[11/15 15:36:59      0s] 
[11/15 15:36:59      0s] Cadence Innovus(TM) Implementation System.
[11/15 15:36:59      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[11/15 15:36:59      0s] 
[11/15 15:36:59      0s] Version:	v20.12-s088_1, built Fri Nov 6 10:29:19 PST 2020
[11/15 15:36:59      0s] Options:	-overwrite -log log/MCU.log -cmd log/MCU.cmd -win -init tcl/MCU.innovus.tcl 
[11/15 15:36:59      0s] Date:		Sat Nov 15 15:36:59 2025
[11/15 15:36:59      0s] Host:		atlas (x86_64 w/Linux 5.3.18-lp152.106-default) (64cores*128cpus*AMD Ryzen Threadripper 3990X 64-Core Processor 512KB)
[11/15 15:36:59      0s] OS:		Unsupported OS as /etc does not have release info
[11/15 15:36:59      0s] 
[11/15 15:36:59      0s] License:
[11/15 15:36:59      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[11/15 15:36:59      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[11/15 15:37:09      9s] @(#)CDS: Innovus v20.12-s088_1 (64bit) 11/06/2020 10:29 (Linux 2.6.32-431.11.2.el6.x86_64)
[11/15 15:37:09      9s] @(#)CDS: NanoRoute 20.12-s088_1 NR201104-1900/20_12-UB (database version 18.20.530) {superthreading v2.11}
[11/15 15:37:09      9s] @(#)CDS: AAE 20.12-s034 (64bit) 11/06/2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[11/15 15:37:09      9s] @(#)CDS: CTE 20.12-s038_1 () Nov  5 2020 21:44:51 ( )
[11/15 15:37:09      9s] @(#)CDS: SYNTECH 20.12-s015_1 () Oct  9 2020 06:18:19 ( )
[11/15 15:37:09      9s] @(#)CDS: CPE v20.12-s080
[11/15 15:37:09      9s] @(#)CDS: IQuantus/TQuantus 20.1.1-s391 (64bit) Tue Sep 8 11:07:25 PDT 2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[11/15 15:37:09      9s] @(#)CDS: OA 22.60-s011 Tue Jun 16 12:27:00 2020
[11/15 15:37:09      9s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[11/15 15:37:09      9s] @(#)CDS: RCDB 11.15.0
[11/15 15:37:09      9s] @(#)CDS: STYLUS 20.10-p020_1 (09/24/2020 03:15 PDT)
[11/15 15:37:09      9s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_89100_atlas_mseminario2_L60O3d.

[11/15 15:37:09      9s] Change the soft stacksize limit to 0.2%RAM (515 mbytes). Set global soft_stack_size_limit to change the value.
[11/15 15:37:09     10s] 
[11/15 15:37:09     10s] **INFO:  MMMC transition support version v31-84 
[11/15 15:37:09     10s] 
[11/15 15:37:09     10s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[11/15 15:37:09     10s] <CMD> suppressMessage ENCEXT-2799
[11/15 15:37:10     10s] <CMD> getVersion
[11/15 15:37:10     10s] [INFO] Loading Pegasus 22.14 fill procedures
[11/15 15:37:10     10s] Sourcing file "tcl/MCU.innovus.tcl" ...
[11/15 15:37:10     10s] <CMD> fit
[11/15 15:37:10     10s] <CMD> redraw
[11/15 15:37:10     10s] <CMD> set init_verilog ../genus/out/MCU.genus.v
[11/15 15:37:10     10s] <CMD> set init_top_cell MCU
[11/15 15:37:10     10s] <CMD> set init_pwr_net VDD
[11/15 15:37:10     10s] <CMD> set init_gnd_net VSS
[11/15 15:37:10     10s] <CMD> set init_mmmc_file tcl/viewdefinition.tcl
[11/15 15:37:10     10s] <CMD> set init_lef_file {/opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X1Z_tech.lef   /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/lef/tsmc65_hvt_sc_adv10_macro.lef  ../ip/rom_hvt_pg/rom_hvt_pg.lef  ../ip/sram1p16k_hvt_pg/sram1p16k_hvt_pg.vclef  ../ic/abstracts/myshkin_abs/GlitchFilter/GlitchFilter.lef  ../ic/abstracts/myshkin_abs/PowerOnResetCheng/PowerOnResetCheng.lef  ../ic/abstracts/myshkin_abs/OscillatorCurrentStarved/OscillatorCurrentStarved.lef}
[11/15 15:37:10     10s] <CMD> set init_design_uniquify 1
[11/15 15:37:10     10s] <CMD> init_design
[11/15 15:37:10     10s] #% Begin Load MMMC data ... (date=11/15 15:37:10, mem=835.2M)
[11/15 15:37:10     10s] #% End Load MMMC data ... (date=11/15 15:37:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=835.5M, current mem=835.5M)
[11/15 15:37:10     10s] 
[11/15 15:37:10     10s] Loading LEF file /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X1Z_tech.lef ...
[11/15 15:37:10     10s] WARNING (LEFPARS-2009): USEMINSPACING PIN statement is obsolete in version 5.6 or later.
[11/15 15:37:10     10s]  The USEMINSPACING PIN statement will be ignored. See file /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X1Z_tech.lef at line 57.
[11/15 15:37:10     10s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[11/15 15:37:10     10s] The LEF parser will ignore this statement.
[11/15 15:37:10     10s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X1Z_tech.lef at line 1231.
[11/15 15:37:10     10s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[11/15 15:37:10     10s] The LEF parser will ignore this statement.
[11/15 15:37:10     10s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X1Z_tech.lef at line 1234.
[11/15 15:37:10     10s] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[11/15 15:37:10     10s] The LEF parser will ignore this statement.
[11/15 15:37:10     10s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X1Z_tech.lef at line 1235.
[11/15 15:37:10     10s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[11/15 15:37:10     10s] The LEF parser will ignore this statement.
[11/15 15:37:10     10s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X1Z_tech.lef at line 1239.
[11/15 15:37:10     10s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[11/15 15:37:10     10s] The LEF parser will ignore this statement.
[11/15 15:37:10     10s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X1Z_tech.lef at line 1242.
[11/15 15:37:10     10s] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[11/15 15:37:10     10s] The LEF parser will ignore this statement.
[11/15 15:37:10     10s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X1Z_tech.lef at line 1243.
[11/15 15:37:10     10s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[11/15 15:37:10     10s] The LEF parser will ignore this statement.
[11/15 15:37:10     10s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X1Z_tech.lef at line 1247.
[11/15 15:37:10     10s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[11/15 15:37:10     10s] The LEF parser will ignore this statement.
[11/15 15:37:10     10s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X1Z_tech.lef at line 1250.
[11/15 15:37:10     10s] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[11/15 15:37:10     10s] The LEF parser will ignore this statement.
[11/15 15:37:10     10s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X1Z_tech.lef at line 1251.
[11/15 15:37:10     10s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[11/15 15:37:10     10s] The LEF parser will ignore this statement.
[11/15 15:37:10     10s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X1Z_tech.lef at line 1255.
[11/15 15:37:10     10s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[11/15 15:37:10     10s] The LEF parser will ignore this statement.
[11/15 15:37:10     10s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X1Z_tech.lef at line 1258.
[11/15 15:37:10     10s] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[11/15 15:37:10     10s] The LEF parser will ignore this statement.
[11/15 15:37:10     10s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X1Z_tech.lef at line 1259.
[11/15 15:37:10     10s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[11/15 15:37:10     10s] The LEF parser will ignore this statement.
[11/15 15:37:10     10s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X1Z_tech.lef at line 1263.
[11/15 15:37:10     10s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[11/15 15:37:10     10s] The LEF parser will ignore this statement.
[11/15 15:37:10     10s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X1Z_tech.lef at line 1266.
[11/15 15:37:10     10s] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[11/15 15:37:10     10s] The LEF parser will ignore this statement.
[11/15 15:37:10     10s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X1Z_tech.lef at line 1267.
[11/15 15:37:10     10s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[11/15 15:37:10     10s] The LEF parser will ignore this statement.
[11/15 15:37:10     10s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X1Z_tech.lef at line 1271.
[11/15 15:37:10     10s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[11/15 15:37:10     10s] The LEF parser will ignore this statement.
[11/15 15:37:10     10s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X1Z_tech.lef at line 1274.
[11/15 15:37:10     10s] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[11/15 15:37:10     10s] The LEF parser will ignore this statement.
[11/15 15:37:10     10s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X1Z_tech.lef at line 1275.
[11/15 15:37:10     10s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[11/15 15:37:10     10s] The LEF parser will ignore this statement.
[11/15 15:37:10     10s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X1Z_tech.lef at line 1279.
[11/15 15:37:10     10s] 
[11/15 15:37:10     10s] Loading LEF file /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/lef/tsmc65_hvt_sc_adv10_macro.lef ...
[11/15 15:37:10     10s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[11/15 15:37:10     10s] The LEF parser will ignore this statement.
[11/15 15:37:10     10s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/lef/tsmc65_hvt_sc_adv10_macro.lef at line 2.
[11/15 15:37:10     10s] Set DBUPerIGU to M2 pitch 400.
[11/15 15:37:10     10s] 
[11/15 15:37:10     10s] Loading LEF file ../ip/rom_hvt_pg/rom_hvt_pg.lef ...
[11/15 15:37:10     10s] 
[11/15 15:37:10     10s] Loading LEF file ../ip/sram1p16k_hvt_pg/sram1p16k_hvt_pg.vclef ...
[11/15 15:37:10     10s] 
[11/15 15:37:10     10s] Loading LEF file ../ic/abstracts/myshkin_abs/GlitchFilter/GlitchFilter.lef ...
[11/15 15:37:10     10s] **ERROR: (IMPLF-40):	Macro 'GlitchFilter' references a site 'CoreSite' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man IMPLF-40' for more detail.
[11/15 15:37:10     10s] 
[11/15 15:37:10     10s] Loading LEF file ../ic/abstracts/myshkin_abs/PowerOnResetCheng/PowerOnResetCheng.lef ...
[11/15 15:37:10     10s] **ERROR: (IMPLF-40):	Macro 'PowerOnResetCheng' references a site 'CoreSite' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man IMPLF-40' for more detail.
[11/15 15:37:10     10s] 
[11/15 15:37:10     10s] Loading LEF file ../ic/abstracts/myshkin_abs/OscillatorCurrentStarved/OscillatorCurrentStarved.lef ...
[11/15 15:37:10     10s] **ERROR: (IMPLF-40):	Macro 'OscillatorCurrentStarved' references a site 'CoreSite' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man IMPLF-40' for more detail.
[11/15 15:37:10     10s] **WARN: (IMPLF-200):	Pin 'Freq[0]' in macro 'OscillatorCurrentStarved' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/15 15:37:10     10s] Type 'man IMPLF-200' for more detail.
[11/15 15:37:10     10s] **WARN: (IMPLF-200):	Pin 'Freq[1]' in macro 'OscillatorCurrentStarved' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/15 15:37:10     10s] Type 'man IMPLF-200' for more detail.
[11/15 15:37:10     10s] **WARN: (IMPLF-200):	Pin 'Freq[2]' in macro 'OscillatorCurrentStarved' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/15 15:37:10     10s] Type 'man IMPLF-200' for more detail.
[11/15 15:37:10     10s] **WARN: (IMPLF-200):	Pin 'Freq[3]' in macro 'OscillatorCurrentStarved' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/15 15:37:10     10s] Type 'man IMPLF-200' for more detail.
[11/15 15:37:10     10s] **WARN: (IMPLF-200):	Pin 'Freq[4]' in macro 'OscillatorCurrentStarved' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/15 15:37:10     10s] Type 'man IMPLF-200' for more detail.
[11/15 15:37:10     10s] **WARN: (IMPLF-200):	Pin 'Freq[5]' in macro 'OscillatorCurrentStarved' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/15 15:37:10     10s] Type 'man IMPLF-200' for more detail.
[11/15 15:37:10     10s] **WARN: (IMPLF-200):	Pin 'Freq[6]' in macro 'OscillatorCurrentStarved' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/15 15:37:10     10s] Type 'man IMPLF-200' for more detail.
[11/15 15:37:10     10s] **WARN: (IMPLF-200):	Pin 'Freq[7]' in macro 'OscillatorCurrentStarved' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/15 15:37:10     10s] Type 'man IMPLF-200' for more detail.
[11/15 15:37:10     10s] **WARN: (IMPLF-200):	Pin 'Freq[8]' in macro 'OscillatorCurrentStarved' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/15 15:37:10     10s] Type 'man IMPLF-200' for more detail.
[11/15 15:37:10     10s] **WARN: (IMPLF-200):	Pin 'Freq[9]' in macro 'OscillatorCurrentStarved' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/15 15:37:10     10s] Type 'man IMPLF-200' for more detail.
[11/15 15:37:10     10s] **WARN: (IMPLF-200):	Pin 'Freq[10]' in macro 'OscillatorCurrentStarved' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/15 15:37:10     10s] Type 'man IMPLF-200' for more detail.
[11/15 15:37:10     10s] **WARN: (IMPLF-200):	Pin 'Freq[11]' in macro 'OscillatorCurrentStarved' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/15 15:37:10     10s] Type 'man IMPLF-200' for more detail.
[11/15 15:37:10     10s] **WARN: (IMPLF-200):	Pin 'En' in macro 'OscillatorCurrentStarved' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/15 15:37:10     10s] Type 'man IMPLF-200' for more detail.
[11/15 15:37:10     10s] **WARN: (IMPLF-200):	Pin 'Reset' in macro 'OscillatorCurrentStarved' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/15 15:37:10     10s] Type 'man IMPLF-200' for more detail.
[11/15 15:37:10     10s] **WARN: (IMPLF-201):	Pin 'ClkOut' in macro 'OscillatorCurrentStarved' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/15 15:37:10     10s] Type 'man IMPLF-201' for more detail.
[11/15 15:37:10     10s] **WARN: (IMPLF-200):	Pin 'resetn_in' in macro 'PowerOnResetCheng' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/15 15:37:10     10s] Type 'man IMPLF-200' for more detail.
[11/15 15:37:10     10s] **WARN: (IMPLF-201):	Pin 'resetn_out' in macro 'PowerOnResetCheng' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/15 15:37:10     10s] Type 'man IMPLF-201' for more detail.
[11/15 15:37:10     10s] **WARN: (IMPLF-200):	Pin 'IrqGlitchy[0]' in macro 'GlitchFilter' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/15 15:37:10     10s] Type 'man IMPLF-200' for more detail.
[11/15 15:37:10     10s] **WARN: (IMPLF-200):	Pin 'IrqGlitchy[1]' in macro 'GlitchFilter' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/15 15:37:10     10s] Type 'man IMPLF-200' for more detail.
[11/15 15:37:10     10s] **WARN: (IMPLF-200):	Pin 'IrqGlitchy[2]' in macro 'GlitchFilter' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/15 15:37:10     10s] Type 'man IMPLF-200' for more detail.
[11/15 15:37:10     10s] **WARN: (IMPLF-200):	Pin 'IrqGlitchy[3]' in macro 'GlitchFilter' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/15 15:37:10     10s] Type 'man IMPLF-200' for more detail.
[11/15 15:37:10     10s] **WARN: (IMPLF-200):	Pin 'IrqGlitchy[4]' in macro 'GlitchFilter' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/15 15:37:10     10s] Type 'man IMPLF-200' for more detail.
[11/15 15:37:10     10s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[11/15 15:37:10     10s] To increase the message display limit, refer to the product command reference manual.
[11/15 15:37:10     10s] **WARN: (IMPLF-201):	Pin 'IrqDeglitched[0]' in macro 'GlitchFilter' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/15 15:37:10     10s] Type 'man IMPLF-201' for more detail.
[11/15 15:37:10     10s] **WARN: (IMPLF-201):	Pin 'IrqDeglitched[1]' in macro 'GlitchFilter' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/15 15:37:10     10s] Type 'man IMPLF-201' for more detail.
[11/15 15:37:10     10s] **WARN: (IMPLF-201):	Pin 'IrqDeglitched[2]' in macro 'GlitchFilter' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/15 15:37:10     10s] Type 'man IMPLF-201' for more detail.
[11/15 15:37:10     10s] **WARN: (IMPLF-201):	Pin 'IrqDeglitched[3]' in macro 'GlitchFilter' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/15 15:37:10     10s] Type 'man IMPLF-201' for more detail.
[11/15 15:37:10     10s] **WARN: (IMPLF-201):	Pin 'IrqDeglitched[4]' in macro 'GlitchFilter' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/15 15:37:10     10s] Type 'man IMPLF-201' for more detail.
[11/15 15:37:10     10s] **WARN: (IMPLF-201):	Pin 'IrqDeglitched[5]' in macro 'GlitchFilter' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/15 15:37:10     10s] Type 'man IMPLF-201' for more detail.
[11/15 15:37:10     10s] **WARN: (IMPLF-201):	Pin 'IrqDeglitched[6]' in macro 'GlitchFilter' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/15 15:37:10     10s] Type 'man IMPLF-201' for more detail.
[11/15 15:37:10     10s] **WARN: (IMPLF-201):	Pin 'IrqDeglitched[7]' in macro 'GlitchFilter' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/15 15:37:10     10s] Type 'man IMPLF-201' for more detail.
[11/15 15:37:10     10s] **WARN: (IMPLF-201):	Pin 'IrqDeglitched[8]' in macro 'GlitchFilter' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/15 15:37:10     10s] Type 'man IMPLF-201' for more detail.
[11/15 15:37:10     10s] **WARN: (IMPLF-201):	Pin 'IrqDeglitched[9]' in macro 'GlitchFilter' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/15 15:37:10     10s] Type 'man IMPLF-201' for more detail.
[11/15 15:37:10     10s] **WARN: (IMPLF-201):	Pin 'IrqDeglitched[10]' in macro 'GlitchFilter' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/15 15:37:10     10s] Type 'man IMPLF-201' for more detail.
[11/15 15:37:10     10s] **WARN: (IMPLF-201):	Pin 'IrqDeglitched[11]' in macro 'GlitchFilter' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/15 15:37:10     10s] Type 'man IMPLF-201' for more detail.
[11/15 15:37:10     10s] **WARN: (IMPLF-201):	Pin 'IrqDeglitched[12]' in macro 'GlitchFilter' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/15 15:37:10     10s] Type 'man IMPLF-201' for more detail.
[11/15 15:37:10     10s] **WARN: (IMPLF-201):	Pin 'IrqDeglitched[13]' in macro 'GlitchFilter' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/15 15:37:10     10s] Type 'man IMPLF-201' for more detail.
[11/15 15:37:10     10s] **WARN: (IMPLF-201):	Pin 'IrqDeglitched[14]' in macro 'GlitchFilter' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/15 15:37:10     10s] Type 'man IMPLF-201' for more detail.
[11/15 15:37:10     10s] **WARN: (IMPLF-201):	Pin 'IrqDeglitched[15]' in macro 'GlitchFilter' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/15 15:37:10     10s] Type 'man IMPLF-201' for more detail.
[11/15 15:37:10     10s] **WARN: (IMPLF-201):	Pin 'IrqDeglitched[16]' in macro 'GlitchFilter' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/15 15:37:10     10s] Type 'man IMPLF-201' for more detail.
[11/15 15:37:10     10s] **WARN: (IMPLF-201):	Pin 'IrqDeglitched[17]' in macro 'GlitchFilter' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/15 15:37:10     10s] Type 'man IMPLF-201' for more detail.
[11/15 15:37:10     10s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[11/15 15:37:10     10s] To increase the message display limit, refer to the product command reference manual.
[11/15 15:37:10     10s] 
[11/15 15:37:10     10s] viaInitial starts at Sat Nov 15 15:37:10 2025
viaInitial ends at Sat Nov 15 15:37:10 2025

##  Check design process and node:  
##  Both design process and tech node are not set.

[11/15 15:37:10     10s] Loading view definition file from tcl/viewdefinition.tcl
[11/15 15:37:10     10s] Reading max_library_set timing library '/opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib' ...
[11/15 15:37:12     12s] Both ff/latch and statetable are present in cell 'RF1R2WSX1MA10TH'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[11/15 15:37:12     12s] Both ff/latch and statetable are present in cell 'RF1R2WSX1P4MA10TH'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[11/15 15:37:12     12s] Both ff/latch and statetable are present in cell 'RF1R2WSX2MA10TH'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[11/15 15:37:12     12s] Both ff/latch and statetable are present in cell 'RF2R2WSX1MA10TH'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[11/15 15:37:12     12s] Both ff/latch and statetable are present in cell 'RF2R2WSX1P4MA10TH'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[11/15 15:37:12     12s] Both ff/latch and statetable are present in cell 'RF2R2WSX2MA10TH'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[11/15 15:37:12     12s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAPTIE8A10TH'. The cell will only be used for analysis. (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[11/15 15:37:12     12s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAPTIE6A10TH'. The cell will only be used for analysis. (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[11/15 15:37:12     12s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAPTIE64A10TH'. The cell will only be used for analysis. (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[11/15 15:37:12     12s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAPTIE32A10TH'. The cell will only be used for analysis. (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[11/15 15:37:12     12s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAPTIE16A10TH'. The cell will only be used for analysis. (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[11/15 15:37:12     12s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAPTIE128A10TH'. The cell will only be used for analysis. (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[11/15 15:37:12     12s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAP8A10TH'. The cell will only be used for analysis. (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[11/15 15:37:12     12s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAP64A10TH'. The cell will only be used for analysis. (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[11/15 15:37:12     12s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAP4A10TH'. The cell will only be used for analysis. (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[11/15 15:37:12     12s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAP3A10TH'. The cell will only be used for analysis. (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[11/15 15:37:12     12s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAP32A10TH'. The cell will only be used for analysis. (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[11/15 15:37:12     12s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAP16A10TH'. The cell will only be used for analysis. (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[11/15 15:37:12     12s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAP128A10TH'. The cell will only be used for analysis. (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[11/15 15:37:12     12s] **WARN: (TECHLIB-302):	No function defined for cell 'FILL18CAPTIE64A10TH'. The cell will only be used for analysis. (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[11/15 15:37:12     12s] **WARN: (TECHLIB-302):	No function defined for cell 'FILL18CAPTIE32A10TH'. The cell will only be used for analysis. (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[11/15 15:37:12     12s] **WARN: (TECHLIB-302):	No function defined for cell 'FILL18CAPTIE16A10TH'. The cell will only be used for analysis. (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[11/15 15:37:12     12s] **WARN: (TECHLIB-302):	No function defined for cell 'FILL18CAPTIE12A10TH'. The cell will only be used for analysis. (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[11/15 15:37:12     12s] **WARN: (TECHLIB-302):	No function defined for cell 'FILL18CAPTIE128A10TH'. The cell will only be used for analysis. (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[11/15 15:37:12     12s] **WARN: (TECHLIB-302):	No function defined for cell 'FILL18CAP64A10TH'. The cell will only be used for analysis. (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[11/15 15:37:12     12s] **WARN: (TECHLIB-302):	No function defined for cell 'FILL18CAP32A10TH'. The cell will only be used for analysis. (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[11/15 15:37:12     12s] Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[11/15 15:37:13     13s] Read 890 cells in library 'scadv10_cln65gp_hvt_ss_0p9v_125c' 
[11/15 15:37:13     13s] Reading max_library_set timing library '/home/mseminario2/chips/myshkin/ip/rom_hvt_pg/rom_hvt_pg_nldm_ss_0p90v_0p90v_125c_syn.lib' ...
[11/15 15:37:13     13s] Read 1 cells in library 'USERLIB_nldm_ss_0p90v_0p90v_125c' 
[11/15 15:37:13     13s] Reading max_library_set timing library '/home/mseminario2/chips/myshkin/ip/sram1p16k_hvt_pg/sram1p16k_hvt_pg_nldm_ss_0p90v_0p90v_125c_syn.lib' ...
[11/15 15:37:13     13s] **WARN: (TECHLIB-459):	Appending library 'USERLIB_nldm_ss_0p90v_0p90v_125c' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /home/mseminario2/chips/myshkin/ip/sram1p16k_hvt_pg/sram1p16k_hvt_pg_nldm_ss_0p90v_0p90v_125c_syn.lib)
[11/15 15:37:13     13s] Read 1 cells in library 'USERLIB_nldm_ss_0p90v_0p90v_125c' 
[11/15 15:37:13     13s] Reading max_library_set timing library '/home/mseminario2/chips/myshkin/ip/sram1p8k_hvt_pg/sram1p8k_hvt_pg_nldm_ss_0p90v_0p90v_125c_syn.lib' ...
[11/15 15:37:13     13s] **WARN: (TECHLIB-459):	Appending library 'USERLIB_nldm_ss_0p90v_0p90v_125c' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /home/mseminario2/chips/myshkin/ip/sram1p8k_hvt_pg/sram1p8k_hvt_pg_nldm_ss_0p90v_0p90v_125c_syn.lib)
[11/15 15:37:13     13s] Read 1 cells in library 'USERLIB_nldm_ss_0p90v_0p90v_125c' 
[11/15 15:37:13     13s] Reading max_library_set timing library '/home/mseminario2/chips/myshkin/ip/sram1p1k_hvt_pg/sram1p1k_hvt_pg_nldm_ss_0p90v_0p90v_125c_syn.lib' ...
[11/15 15:37:13     13s] **WARN: (TECHLIB-459):	Appending library 'USERLIB_nldm_ss_0p90v_0p90v_125c' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /home/mseminario2/chips/myshkin/ip/sram1p1k_hvt_pg/sram1p1k_hvt_pg_nldm_ss_0p90v_0p90v_125c_syn.lib)
[11/15 15:37:13     13s] Read 1 cells in library 'USERLIB_nldm_ss_0p90v_0p90v_125c' 
[11/15 15:37:13     13s] Reading min_library_set timing library '/opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ff_1p1v_m40c.lib' ...
[11/15 15:37:14     14s] Both ff/latch and statetable are present in cell 'RF1R2WSX1MA10TH'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ff_1p1v_m40c.lib)
[11/15 15:37:14     15s] Both ff/latch and statetable are present in cell 'RF1R2WSX1P4MA10TH'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ff_1p1v_m40c.lib)
[11/15 15:37:14     15s] Both ff/latch and statetable are present in cell 'RF1R2WSX2MA10TH'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ff_1p1v_m40c.lib)
[11/15 15:37:14     15s] Both ff/latch and statetable are present in cell 'RF2R2WSX1MA10TH'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ff_1p1v_m40c.lib)
[11/15 15:37:15     15s] Both ff/latch and statetable are present in cell 'RF2R2WSX1P4MA10TH'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ff_1p1v_m40c.lib)
[11/15 15:37:15     15s] Both ff/latch and statetable are present in cell 'RF2R2WSX2MA10TH'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ff_1p1v_m40c.lib)
[11/15 15:37:15     15s] Read 890 cells in library 'scadv10_cln65gp_hvt_ff_1p1v_m40c' 
[11/15 15:37:15     15s] Reading min_library_set timing library '/home/mseminario2/chips/myshkin/ip/rom_hvt_pg/rom_hvt_pg_nldm_ff_1p10v_1p10v_m40c_syn.lib' ...
[11/15 15:37:15     15s] Read 1 cells in library 'USERLIB_nldm_ff_1p10v_1p10v_m40c' 
[11/15 15:37:15     15s] Reading min_library_set timing library '/home/mseminario2/chips/myshkin/ip/sram1p16k_hvt_pg/sram1p16k_hvt_pg_nldm_ff_1p10v_1p10v_m40c_syn.lib' ...
[11/15 15:37:15     15s] **WARN: (TECHLIB-459):	Appending library 'USERLIB_nldm_ff_1p10v_1p10v_m40c' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /home/mseminario2/chips/myshkin/ip/sram1p16k_hvt_pg/sram1p16k_hvt_pg_nldm_ff_1p10v_1p10v_m40c_syn.lib)
[11/15 15:37:15     15s] Read 1 cells in library 'USERLIB_nldm_ff_1p10v_1p10v_m40c' 
[11/15 15:37:15     15s] Reading min_library_set timing library '/home/mseminario2/chips/myshkin/ip/sram1p8k_hvt_pg/sram1p8k_hvt_pg_nldm_ff_1p10v_1p10v_m40c_syn.lib' ...
[11/15 15:37:15     15s] **WARN: (TECHLIB-459):	Appending library 'USERLIB_nldm_ff_1p10v_1p10v_m40c' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /home/mseminario2/chips/myshkin/ip/sram1p8k_hvt_pg/sram1p8k_hvt_pg_nldm_ff_1p10v_1p10v_m40c_syn.lib)
[11/15 15:37:15     15s] Read 1 cells in library 'USERLIB_nldm_ff_1p10v_1p10v_m40c' 
[11/15 15:37:15     15s] Reading min_library_set timing library '/home/mseminario2/chips/myshkin/ip/sram1p1k_hvt_pg/sram1p1k_hvt_pg_nldm_ff_1p10v_1p10v_m40c_syn.lib' ...
[11/15 15:37:15     15s] **WARN: (TECHLIB-459):	Appending library 'USERLIB_nldm_ff_1p10v_1p10v_m40c' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /home/mseminario2/chips/myshkin/ip/sram1p1k_hvt_pg/sram1p1k_hvt_pg_nldm_ff_1p10v_1p10v_m40c_syn.lib)
[11/15 15:37:15     15s] Read 1 cells in library 'USERLIB_nldm_ff_1p10v_1p10v_m40c' 
[11/15 15:37:15     15s] Ending "PreSetAnalysisView" (total cpu=0:00:04.9, real=0:00:05.0, peak res=1014.6M, current mem=870.7M)
[11/15 15:37:15     15s] *** End library_loading (cpu=0.08min, real=0.08min, mem=104.9M, fe_cpu=0.26min, fe_real=0.27min, fe_mem=1117.4M) ***
[11/15 15:37:15     15s] #% Begin Load netlist data ... (date=11/15 15:37:15, mem=870.7M)
[11/15 15:37:15     15s] *** Begin netlist parsing (mem=1117.4M) ***
[11/15 15:37:15     15s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X4MA10TH' is defined in LEF but not in the timing library.
[11/15 15:37:15     15s] Type 'man IMPVL-159' for more detail.
[11/15 15:37:15     15s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X4MA10TH' is defined in LEF but not in the timing library.
[11/15 15:37:15     15s] Type 'man IMPVL-159' for more detail.
[11/15 15:37:15     15s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X3MA10TH' is defined in LEF but not in the timing library.
[11/15 15:37:15     15s] Type 'man IMPVL-159' for more detail.
[11/15 15:37:15     15s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X3MA10TH' is defined in LEF but not in the timing library.
[11/15 15:37:15     15s] Type 'man IMPVL-159' for more detail.
[11/15 15:37:15     15s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X2MA10TH' is defined in LEF but not in the timing library.
[11/15 15:37:15     15s] Type 'man IMPVL-159' for more detail.
[11/15 15:37:15     15s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X2MA10TH' is defined in LEF but not in the timing library.
[11/15 15:37:15     15s] Type 'man IMPVL-159' for more detail.
[11/15 15:37:15     15s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1P4MA10TH' is defined in LEF but not in the timing library.
[11/15 15:37:15     15s] Type 'man IMPVL-159' for more detail.
[11/15 15:37:15     15s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1P4MA10TH' is defined in LEF but not in the timing library.
[11/15 15:37:15     15s] Type 'man IMPVL-159' for more detail.
[11/15 15:37:15     15s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1MA10TH' is defined in LEF but not in the timing library.
[11/15 15:37:15     15s] Type 'man IMPVL-159' for more detail.
[11/15 15:37:15     15s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1MA10TH' is defined in LEF but not in the timing library.
[11/15 15:37:15     15s] Type 'man IMPVL-159' for more detail.
[11/15 15:37:15     15s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X0P7MA10TH' is defined in LEF but not in the timing library.
[11/15 15:37:15     15s] Type 'man IMPVL-159' for more detail.
[11/15 15:37:15     15s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X0P7MA10TH' is defined in LEF but not in the timing library.
[11/15 15:37:15     15s] Type 'man IMPVL-159' for more detail.
[11/15 15:37:15     15s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X0P5MA10TH' is defined in LEF but not in the timing library.
[11/15 15:37:15     15s] Type 'man IMPVL-159' for more detail.
[11/15 15:37:15     15s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X0P5MA10TH' is defined in LEF but not in the timing library.
[11/15 15:37:15     15s] Type 'man IMPVL-159' for more detail.
[11/15 15:37:15     15s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4MA10TH' is defined in LEF but not in the timing library.
[11/15 15:37:15     15s] Type 'man IMPVL-159' for more detail.
[11/15 15:37:15     15s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4MA10TH' is defined in LEF but not in the timing library.
[11/15 15:37:15     15s] Type 'man IMPVL-159' for more detail.
[11/15 15:37:15     15s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X3MA10TH' is defined in LEF but not in the timing library.
[11/15 15:37:15     15s] Type 'man IMPVL-159' for more detail.
[11/15 15:37:15     15s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X3MA10TH' is defined in LEF but not in the timing library.
[11/15 15:37:15     15s] Type 'man IMPVL-159' for more detail.
[11/15 15:37:15     15s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2MA10TH' is defined in LEF but not in the timing library.
[11/15 15:37:15     15s] Type 'man IMPVL-159' for more detail.
[11/15 15:37:15     15s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2MA10TH' is defined in LEF but not in the timing library.
[11/15 15:37:15     15s] Type 'man IMPVL-159' for more detail.
[11/15 15:37:15     15s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[11/15 15:37:15     15s] To increase the message display limit, refer to the product command reference manual.
[11/15 15:37:15     15s] Created 894 new cells from 4 timing libraries.
[11/15 15:37:15     15s] Reading netlist ...
[11/15 15:37:15     15s] Backslashed names will retain backslash and a trailing blank character.
[11/15 15:37:15     15s] Reading verilog netlist '../genus/out/MCU.genus.v'
[11/15 15:37:15     15s] 
[11/15 15:37:15     15s] *** Memory Usage v#1 (Current mem = 1128.445M, initial mem = 283.547M) ***
[11/15 15:37:15     15s] *** End netlist parsing (cpu=0:00:00.2, real=0:00:00.0, mem=1128.4M) ***
[11/15 15:37:15     15s] #% End Load netlist data ... (date=11/15 15:37:15, total cpu=0:00:00.2, real=0:00:00.0, peak res=916.6M, current mem=916.6M)
[11/15 15:37:15     15s] Set top cell to MCU.
[11/15 15:37:15     15s] Hooked 1788 DB cells to tlib cells.
[11/15 15:37:15     15s] ** Removed 2 unused lib cells.
[11/15 15:37:15     16s] Ending "BindLib:" (total cpu=0:00:00.2, real=0:00:00.0, peak res=937.5M, current mem=937.5M)
[11/15 15:37:15     16s] Starting recursive module instantiation check.
[11/15 15:37:15     16s] No recursion found.
[11/15 15:37:15     16s] Building hierarchical netlist for Cell MCU ...
[11/15 15:37:15     16s] *** Netlist is unique.
[11/15 15:37:15     16s] Setting Std. cell height to 4000 DBU (smallest netlist inst).
[11/15 15:37:15     16s] ** info: there are 2259 modules.
[11/15 15:37:15     16s] ** info: there are 27741 stdCell insts.
[11/15 15:37:15     16s] ** info: there are 9 macros.
[11/15 15:37:15     16s] 
[11/15 15:37:15     16s] *** Memory Usage v#1 (Current mem = 1198.859M, initial mem = 283.547M) ***
[11/15 15:37:16     16s] Set Default Net Delay as 1000 ps.
[11/15 15:37:16     16s] Set Default Net Load as 0.5 pF. 
[11/15 15:37:16     16s] Set Default Input Pin Transition as 0.1 ps.
[11/15 15:37:16     16s] Extraction setup Started 
[11/15 15:37:16     16s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[11/15 15:37:16     16s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[11/15 15:37:16     16s] __QRC_SADV_USE_LE__ is set 0
[11/15 15:37:16     16s] Metal Layer Id 1 is M1 
[11/15 15:37:16     16s] Metal Layer Id 2 is M2 
[11/15 15:37:16     16s] Metal Layer Id 3 is M3 
[11/15 15:37:16     16s] Metal Layer Id 4 is M4 
[11/15 15:37:16     16s] Metal Layer Id 5 is M5 
[11/15 15:37:16     16s] Metal Layer Id 6 is M6 
[11/15 15:37:16     16s] Metal Layer Id 7 is M7 
[11/15 15:37:16     16s] Metal Layer Id 8 is M8 
[11/15 15:37:16     16s] Via Layer Id 34 is VIA1 
[11/15 15:37:16     16s] Via Layer Id 35 is VIA2 
[11/15 15:37:16     16s] Via Layer Id 36 is VIA3 
[11/15 15:37:16     16s] Via Layer Id 37 is VIA4 
[11/15 15:37:16     16s] Via Layer Id 38 is VIA5 
[11/15 15:37:16     16s] Via Layer Id 39 is VIA6 
[11/15 15:37:16     16s] Via Layer Id 40 is VIA7 
[11/15 15:37:16     16s] Generating auto layer map file.
[11/15 15:37:16     16s]  lef metal Layer Id 1 mapped to tech Id 6 of Layer metal_1 
[11/15 15:37:16     16s]  lef via Layer Id 1 mapped to tech Id 7 of Layer via_1 
[11/15 15:37:16     16s]  lef metal Layer Id 2 mapped to tech Id 8 of Layer metal_2 
[11/15 15:37:16     16s]  lef via Layer Id 2 mapped to tech Id 9 of Layer via_2 
[11/15 15:37:16     16s]  lef metal Layer Id 3 mapped to tech Id 10 of Layer metal_3 
[11/15 15:37:16     16s]  lef via Layer Id 3 mapped to tech Id 11 of Layer via_3 
[11/15 15:37:16     16s]  lef metal Layer Id 4 mapped to tech Id 12 of Layer metal_4 
[11/15 15:37:16     16s]  lef via Layer Id 4 mapped to tech Id 13 of Layer via_4 
[11/15 15:37:16     16s]  lef metal Layer Id 5 mapped to tech Id 14 of Layer metal_5 
[11/15 15:37:16     16s]  lef via Layer Id 5 mapped to tech Id 15 of Layer via_5 
[11/15 15:37:16     16s]  lef metal Layer Id 6 mapped to tech Id 16 of Layer metal_6 
[11/15 15:37:16     16s]  lef via Layer Id 6 mapped to tech Id 17 of Layer via_6 
[11/15 15:37:16     16s]  lef metal Layer Id 7 mapped to tech Id 18 of Layer metal_7 
[11/15 15:37:16     16s]  lef via Layer Id 7 mapped to tech Id 19 of Layer via_7 
[11/15 15:37:16     16s]  lef metal Layer Id 8 mapped to tech Id 20 of Layer metal_8 
[11/15 15:37:16     16s]  lef via Layer Id 8 mapped to tech Id 21 of Layer via_8 
[11/15 15:37:16     16s]  lef metal Layer Id 9 mapped to tech Id 22 of Layer metal_9 
[11/15 15:37:16     16s] Metal Layer Id 1 mapped to 6 
[11/15 15:37:16     16s] Via Layer Id 1 mapped to 7 
[11/15 15:37:16     16s] Metal Layer Id 2 mapped to 8 
[11/15 15:37:16     16s] Via Layer Id 2 mapped to 9 
[11/15 15:37:16     16s] Metal Layer Id 3 mapped to 10 
[11/15 15:37:16     16s] Via Layer Id 3 mapped to 11 
[11/15 15:37:16     16s] Metal Layer Id 4 mapped to 12 
[11/15 15:37:16     16s] Via Layer Id 4 mapped to 13 
[11/15 15:37:16     16s] Metal Layer Id 5 mapped to 14 
[11/15 15:37:16     16s] Via Layer Id 5 mapped to 15 
[11/15 15:37:16     16s] Metal Layer Id 6 mapped to 16 
[11/15 15:37:16     16s] Via Layer Id 6 mapped to 17 
[11/15 15:37:16     16s] Metal Layer Id 7 mapped to 18 
[11/15 15:37:16     16s] Via Layer Id 7 mapped to 19 
[11/15 15:37:16     16s] Metal Layer Id 8 mapped to 20 
[11/15 15:37:16     16s] Via Layer Id 8 mapped to 21 
[11/15 15:37:16     16s] Metal Layer Id 9 mapped to 22 
[11/15 15:37:16     16s] Restore PreRoute Pattern Extraction data failed.
[11/15 15:37:16     16s] Importing multi-corner technology file(s) for preRoute extraction...
[11/15 15:37:16     16s] /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/voltagestorm/tsmc65_hvt_sc_adv10_9lm_2thick.cl/icecaps.tch
[11/15 15:37:17     17s] Metal Layer Id 1 is M1 
[11/15 15:37:17     17s] Metal Layer Id 2 is M2 
[11/15 15:37:17     17s] Metal Layer Id 3 is M3 
[11/15 15:37:17     17s] Metal Layer Id 4 is M4 
[11/15 15:37:17     17s] Metal Layer Id 5 is M5 
[11/15 15:37:17     17s] Metal Layer Id 6 is M6 
[11/15 15:37:17     17s] Metal Layer Id 7 is M7 
[11/15 15:37:17     17s] Metal Layer Id 8 is M8 
[11/15 15:37:17     17s] Via Layer Id 34 is VIA1 
[11/15 15:37:17     17s] Via Layer Id 35 is VIA2 
[11/15 15:37:17     17s] Via Layer Id 36 is VIA3 
[11/15 15:37:17     17s] Via Layer Id 37 is VIA4 
[11/15 15:37:17     17s] Via Layer Id 38 is VIA5 
[11/15 15:37:17     17s] Via Layer Id 39 is VIA6 
[11/15 15:37:17     17s] Via Layer Id 40 is VIA7 
[11/15 15:37:17     17s] Generating auto layer map file.
[11/15 15:37:17     17s]  lef metal Layer Id 1 mapped to tech Id 6 of Layer metal_1 
[11/15 15:37:17     17s]  lef via Layer Id 1 mapped to tech Id 7 of Layer via_1 
[11/15 15:37:17     17s]  lef metal Layer Id 2 mapped to tech Id 8 of Layer metal_2 
[11/15 15:37:17     17s]  lef via Layer Id 2 mapped to tech Id 9 of Layer via_2 
[11/15 15:37:17     17s]  lef metal Layer Id 3 mapped to tech Id 10 of Layer metal_3 
[11/15 15:37:17     17s]  lef via Layer Id 3 mapped to tech Id 11 of Layer via_3 
[11/15 15:37:17     17s]  lef metal Layer Id 4 mapped to tech Id 12 of Layer metal_4 
[11/15 15:37:17     17s]  lef via Layer Id 4 mapped to tech Id 13 of Layer via_4 
[11/15 15:37:17     17s]  lef metal Layer Id 5 mapped to tech Id 14 of Layer metal_5 
[11/15 15:37:17     17s]  lef via Layer Id 5 mapped to tech Id 15 of Layer via_5 
[11/15 15:37:17     17s]  lef metal Layer Id 6 mapped to tech Id 16 of Layer metal_6 
[11/15 15:37:17     17s]  lef via Layer Id 6 mapped to tech Id 17 of Layer via_6 
[11/15 15:37:17     17s]  lef metal Layer Id 7 mapped to tech Id 18 of Layer metal_7 
[11/15 15:37:17     17s]  lef via Layer Id 7 mapped to tech Id 19 of Layer via_7 
[11/15 15:37:17     17s]  lef metal Layer Id 8 mapped to tech Id 20 of Layer metal_8 
[11/15 15:37:17     17s]  lef via Layer Id 8 mapped to tech Id 21 of Layer via_8 
[11/15 15:37:17     17s]  lef metal Layer Id 9 mapped to tech Id 22 of Layer metal_9 
[11/15 15:37:17     17s] Metal Layer Id 1 mapped to 6 
[11/15 15:37:17     17s] Via Layer Id 1 mapped to 7 
[11/15 15:37:17     17s] Metal Layer Id 2 mapped to 8 
[11/15 15:37:17     17s] Via Layer Id 2 mapped to 9 
[11/15 15:37:17     17s] Metal Layer Id 3 mapped to 10 
[11/15 15:37:17     17s] Via Layer Id 3 mapped to 11 
[11/15 15:37:17     17s] Metal Layer Id 4 mapped to 12 
[11/15 15:37:17     17s] Via Layer Id 4 mapped to 13 
[11/15 15:37:17     17s] Metal Layer Id 5 mapped to 14 
[11/15 15:37:17     17s] Via Layer Id 5 mapped to 15 
[11/15 15:37:17     17s] Metal Layer Id 6 mapped to 16 
[11/15 15:37:17     17s] Via Layer Id 6 mapped to 17 
[11/15 15:37:17     17s] Metal Layer Id 7 mapped to 18 
[11/15 15:37:17     17s] Via Layer Id 7 mapped to 19 
[11/15 15:37:17     17s] Metal Layer Id 8 mapped to 20 
[11/15 15:37:17     17s] Via Layer Id 8 mapped to 21 
[11/15 15:37:17     17s] Metal Layer Id 9 mapped to 22 
[11/15 15:37:18     18s] Completed (cpu: 0:00:02.0 real: 0:00:02.0)
[11/15 15:37:18     18s] Set Shrink Factor to 1.00000
[11/15 15:37:18     18s] Summary of Active RC-Corners : 
[11/15 15:37:18     18s]  
[11/15 15:37:18     18s]  Analysis View: setup_analysis_view
[11/15 15:37:18     18s]     RC-Corner Name        : worst_rc_corner
[11/15 15:37:18     18s]     RC-Corner Index       : 0
[11/15 15:37:18     18s]     RC-Corner Temperature : 25 Celsius
[11/15 15:37:18     18s]     RC-Corner Cap Table   : ''
[11/15 15:37:18     18s]     RC-Corner PreRoute Res Factor         : 1
[11/15 15:37:18     18s]     RC-Corner PreRoute Cap Factor         : 1
[11/15 15:37:18     18s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/15 15:37:18     18s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/15 15:37:18     18s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/15 15:37:18     18s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/15 15:37:18     18s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/15 15:37:18     18s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/15 15:37:18     18s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/15 15:37:18     18s]     RC-Corner Technology file: '/opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/voltagestorm/tsmc65_hvt_sc_adv10_9lm_2thick.cl/icecaps.tch'
[11/15 15:37:18     18s]  
[11/15 15:37:18     18s]  Analysis View: hold_analysis_view
[11/15 15:37:18     18s]     RC-Corner Name        : best_rc_corner
[11/15 15:37:18     18s]     RC-Corner Index       : 1
[11/15 15:37:18     18s]     RC-Corner Temperature : 25 Celsius
[11/15 15:37:18     18s]     RC-Corner Cap Table   : ''
[11/15 15:37:18     18s]     RC-Corner PreRoute Res Factor         : 1
[11/15 15:37:18     18s]     RC-Corner PreRoute Cap Factor         : 1
[11/15 15:37:18     18s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/15 15:37:18     18s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/15 15:37:18     18s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/15 15:37:18     18s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/15 15:37:18     18s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/15 15:37:18     18s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/15 15:37:18     18s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/15 15:37:18     18s]     RC-Corner Technology file: '/opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/voltagestorm/tsmc65_hvt_sc_adv10_9lm_2thick.cl/icecaps.tch'
[11/15 15:37:18     18s] Technology file '/opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/voltagestorm/tsmc65_hvt_sc_adv10_9lm_2thick.cl/icecaps.tch' associated with first view 'setup_analysis_view' will be used as the primary corner for the multi-corner extraction.
[11/15 15:37:18     18s] LayerId::1 widthSet size::1
[11/15 15:37:18     18s] LayerId::2 widthSet size::1
[11/15 15:37:18     18s] LayerId::3 widthSet size::1
[11/15 15:37:18     18s] LayerId::4 widthSet size::1
[11/15 15:37:18     18s] LayerId::5 widthSet size::1
[11/15 15:37:18     18s] LayerId::6 widthSet size::1
[11/15 15:37:18     18s] LayerId::7 widthSet size::1
[11/15 15:37:18     18s] LayerId::8 widthSet size::1
[11/15 15:37:18     18s] Updating RC grid for preRoute extraction ...
[11/15 15:37:18     18s] Initializing multi-corner resistance tables ...
[11/15 15:37:18     18s] **Info: Trial Route has Max Route Layer 15/8.
[11/15 15:37:18     18s] {RT worst_rc_corner 0 8 8 {7 0} 1}
[11/15 15:37:18     18s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[11/15 15:37:18     18s] Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
[11/15 15:37:18     18s] *Info: initialize multi-corner CTS.
[11/15 15:37:18     18s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1179.8M, current mem=1004.8M)
[11/15 15:37:18     18s] Reading timing constraints file '../genus/out/MCU.genus.sdc' ...
[11/15 15:37:18     18s] Current (total cpu=0:00:18.5, real=0:00:19.0, peak res=1243.1M, current mem=1243.1M)
[11/15 15:37:18     18s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../genus/out/MCU.genus.sdc, Line 9).
[11/15 15:37:18     18s] 
[11/15 15:37:18     18s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../genus/out/MCU.genus.sdc, Line 10).
[11/15 15:37:18     18s] 
[11/15 15:37:18     18s] **WARN: (TCLCMD-1531):	'create_clock' has been applied on hierarchical pin 'system0/mclk_out' (File ../genus/out/MCU.genus.sdc, Line 15).
[11/15 15:37:18     18s] 
[11/15 15:37:18     18s] **WARN: (TCLCMD-1531):	'create_clock' has been applied on hierarchical pin 'system0/mclk_out' (File ../genus/out/MCU.genus.sdc, Line 15).
[11/15 15:37:18     18s] 
[11/15 15:37:18     18s] **WARN: (TCLCMD-1531):	'create_clock' has been applied on hierarchical pin 'system0/smclk_out' (File ../genus/out/MCU.genus.sdc, Line 16).
[11/15 15:37:18     18s] 
[11/15 15:37:18     18s] **WARN: (TCLCMD-1531):	'create_clock' has been applied on hierarchical pin 'system0/smclk_out' (File ../genus/out/MCU.genus.sdc, Line 16).
[11/15 15:37:18     18s] 
[11/15 15:37:18     18s] **WARN: (TCLCMD-1531):	'create_clock' has been applied on hierarchical pin 'core/clk_cpu' (File ../genus/out/MCU.genus.sdc, Line 17).
[11/15 15:37:18     18s] 
[11/15 15:37:18     18s] **WARN: (TCLCMD-1531):	'create_clock' has been applied on hierarchical pin 'core/clk_cpu' (File ../genus/out/MCU.genus.sdc, Line 17).
[11/15 15:37:18     18s] 
[11/15 15:37:18     18s] **WARN: (TCLCMD-1531):	'create_clock' has been applied on hierarchical pin 'system0/clk_lfxt_out' (File ../genus/out/MCU.genus.sdc, Line 18).
[11/15 15:37:18     18s] 
[11/15 15:37:18     18s] **WARN: (TCLCMD-1531):	'create_clock' has been applied on hierarchical pin 'system0/clk_lfxt_out' (File ../genus/out/MCU.genus.sdc, Line 18).
[11/15 15:37:18     18s] 
[11/15 15:37:18     18s] **WARN: (TCLCMD-1531):	'create_clock' has been applied on hierarchical pin 'system0/clk_hfxt_out' (File ../genus/out/MCU.genus.sdc, Line 19).
[11/15 15:37:18     18s] 
[11/15 15:37:18     18s] **WARN: (TCLCMD-1531):	'create_clock' has been applied on hierarchical pin 'system0/clk_hfxt_out' (File ../genus/out/MCU.genus.sdc, Line 19).
[11/15 15:37:18     18s] 
[11/15 15:37:18     18s] **WARN: (TCLCMD-1531):	'create_clock' has been applied on hierarchical pin 'i2c0/SCL_IN' (File ../genus/out/MCU.genus.sdc, Line 20).
[11/15 15:37:18     18s] 
[11/15 15:37:18     18s] **WARN: (TCLCMD-1531):	'create_clock' has been applied on hierarchical pin 'i2c0/SCL_IN' (File ../genus/out/MCU.genus.sdc, Line 20).
[11/15 15:37:18     18s] 
[11/15 15:37:18     18s] **WARN: (TCLCMD-1531):	'create_clock' has been applied on hierarchical pin 'i2c1/SCL_IN' (File ../genus/out/MCU.genus.sdc, Line 21).
[11/15 15:37:18     18s] 
[11/15 15:37:18     18s] **WARN: (TCLCMD-1531):	'create_clock' has been applied on hierarchical pin 'i2c1/SCL_IN' (File ../genus/out/MCU.genus.sdc, Line 21).
[11/15 15:37:18     18s] 
[11/15 15:37:18     18s] **WARN: (TCLCMD-1531):	'create_clock' has been applied on hierarchical pin 'spi0/sck_in' (File ../genus/out/MCU.genus.sdc, Line 22).
[11/15 15:37:18     18s] 
[11/15 15:37:18     18s] **WARN: (TCLCMD-1531):	'create_clock' has been applied on hierarchical pin 'spi0/sck_in' (File ../genus/out/MCU.genus.sdc, Line 22).
[11/15 15:37:18     18s] 
[11/15 15:37:18     18s] **WARN: (TCLCMD-1531):	'create_clock' has been applied on hierarchical pin 'spi1/sck_in' (File ../genus/out/MCU.genus.sdc, Line 23).
[11/15 15:37:18     18s] 
[11/15 15:37:18     18s] **WARN: (TCLCMD-1531):	'create_clock' has been applied on hierarchical pin 'spi1/sck_in' (File ../genus/out/MCU.genus.sdc, Line 23).
[11/15 15:37:18     18s] 
[11/15 15:37:18     18s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view setup_analysis_view.
[11/15 15:37:18     18s] Type 'man IMPCTE-290' for more detail.
[11/15 15:37:18     18s] **WARN: (IMPCTE-288):	Could not locate the library scadv10_cln65gp_hvt_tt_1p0v_25c.
[11/15 15:37:18     18s] **WARN: (IMPCTE-289):	set_driving_cell :  Use the cell in library scadv10_cln65gp_hvt_ss_0p9v_125c.
[11/15 15:37:18     18s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view setup_analysis_view.
[11/15 15:37:18     18s] Type 'man IMPCTE-290' for more detail.
[11/15 15:37:18     18s] **WARN: (IMPCTE-288):	Could not locate the library scadv10_cln65gp_hvt_tt_1p0v_25c.
[11/15 15:37:18     18s] **WARN: (IMPCTE-289):	set_driving_cell :  Use the cell in library scadv10_cln65gp_hvt_ss_0p9v_125c.
[11/15 15:37:18     18s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view setup_analysis_view.
[11/15 15:37:18     18s] Type 'man IMPCTE-290' for more detail.
[11/15 15:37:18     18s] **WARN: (IMPCTE-288):	Could not locate the library scadv10_cln65gp_hvt_tt_1p0v_25c.
[11/15 15:37:18     18s] **WARN: (IMPCTE-289):	set_driving_cell :  Use the cell in library scadv10_cln65gp_hvt_ss_0p9v_125c.
[11/15 15:37:18     18s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view setup_analysis_view.
[11/15 15:37:18     18s] Type 'man IMPCTE-290' for more detail.
[11/15 15:37:18     18s] **WARN: (IMPCTE-288):	Could not locate the library scadv10_cln65gp_hvt_tt_1p0v_25c.
[11/15 15:37:18     18s] **WARN: (IMPCTE-289):	set_driving_cell :  Use the cell in library scadv10_cln65gp_hvt_ss_0p9v_125c.
[11/15 15:37:18     18s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view hold_analysis_view.
[11/15 15:37:18     18s] Type 'man IMPCTE-290' for more detail.
[11/15 15:37:18     18s] **WARN: (IMPCTE-288):	Could not locate the library scadv10_cln65gp_hvt_tt_1p0v_25c.
[11/15 15:37:18     18s] **WARN: (IMPCTE-289):	set_driving_cell :  Use the cell in library scadv10_cln65gp_hvt_ss_0p9v_125c.
[11/15 15:37:18     18s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view hold_analysis_view.
[11/15 15:37:18     18s] Type 'man IMPCTE-290' for more detail.
[11/15 15:37:18     18s] **WARN: (IMPCTE-288):	Could not locate the library scadv10_cln65gp_hvt_tt_1p0v_25c.
[11/15 15:37:18     18s] **WARN: (IMPCTE-289):	set_driving_cell :  Use the cell in library scadv10_cln65gp_hvt_ss_0p9v_125c.
[11/15 15:37:18     18s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view hold_analysis_view.
[11/15 15:37:18     18s] Type 'man IMPCTE-290' for more detail.
[11/15 15:37:18     18s] **WARN: (IMPCTE-288):	Could not locate the library scadv10_cln65gp_hvt_tt_1p0v_25c.
[11/15 15:37:18     18s] **WARN: (IMPCTE-289):	set_driving_cell :  Use the cell in library scadv10_cln65gp_hvt_ss_0p9v_125c.
[11/15 15:37:18     18s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view hold_analysis_view.
[11/15 15:37:18     18s] Type 'man IMPCTE-290' for more detail.
[11/15 15:37:18     18s] **WARN: (IMPCTE-288):	Could not locate the library scadv10_cln65gp_hvt_tt_1p0v_25c.
[11/15 15:37:18     18s] **WARN: (IMPCTE-289):	set_driving_cell :  Use the cell in library scadv10_cln65gp_hvt_ss_0p9v_125c.
[11/15 15:37:18     18s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view setup_analysis_view.
[11/15 15:37:18     18s] Type 'man IMPCTE-290' for more detail.
[11/15 15:37:18     18s] **WARN: (IMPCTE-288):	Could not locate the library scadv10_cln65gp_hvt_tt_1p0v_25c.
[11/15 15:37:18     18s] **WARN: (IMPCTE-289):	set_driving_cell :  Use the cell in library scadv10_cln65gp_hvt_ss_0p9v_125c.
[11/15 15:37:18     18s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view setup_analysis_view.
[11/15 15:37:18     18s] Type 'man IMPCTE-290' for more detail.
[11/15 15:37:18     18s] **WARN: (IMPCTE-288):	Could not locate the library scadv10_cln65gp_hvt_tt_1p0v_25c.
[11/15 15:37:18     18s] **WARN: (IMPCTE-289):	set_driving_cell :  Use the cell in library scadv10_cln65gp_hvt_ss_0p9v_125c.
[11/15 15:37:18     18s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view setup_analysis_view.
[11/15 15:37:18     18s] Type 'man IMPCTE-290' for more detail.
[11/15 15:37:18     18s] **WARN: (IMPCTE-288):	Could not locate the library scadv10_cln65gp_hvt_tt_1p0v_25c.
[11/15 15:37:18     18s] **WARN: (IMPCTE-289):	set_driving_cell :  Use the cell in library scadv10_cln65gp_hvt_ss_0p9v_125c.
[11/15 15:37:18     18s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view setup_analysis_view.
[11/15 15:37:18     18s] Type 'man IMPCTE-290' for more detail.
[11/15 15:37:18     18s] **WARN: (IMPCTE-288):	Could not locate the library scadv10_cln65gp_hvt_tt_1p0v_25c.
[11/15 15:37:18     18s] **WARN: (IMPCTE-289):	set_driving_cell :  Use the cell in library scadv10_cln65gp_hvt_ss_0p9v_125c.
[11/15 15:37:18     18s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view hold_analysis_view.
[11/15 15:37:18     18s] Type 'man IMPCTE-290' for more detail.
[11/15 15:37:18     18s] **WARN: (IMPCTE-288):	Could not locate the library scadv10_cln65gp_hvt_tt_1p0v_25c.
[11/15 15:37:18     18s] **WARN: (IMPCTE-289):	set_driving_cell :  Use the cell in library scadv10_cln65gp_hvt_ss_0p9v_125c.
[11/15 15:37:18     18s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view hold_analysis_view.
[11/15 15:37:18     18s] Type 'man IMPCTE-290' for more detail.
[11/15 15:37:18     18s] **WARN: (IMPCTE-288):	Could not locate the library scadv10_cln65gp_hvt_tt_1p0v_25c.
[11/15 15:37:18     18s] **WARN: (IMPCTE-289):	set_driving_cell :  Use the cell in library scadv10_cln65gp_hvt_ss_0p9v_125c.
[11/15 15:37:18     18s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view hold_analysis_view.
[11/15 15:37:18     18s] Type 'man IMPCTE-290' for more detail.
[11/15 15:37:18     18s] **WARN: (IMPCTE-288):	Could not locate the library scadv10_cln65gp_hvt_tt_1p0v_25c.
[11/15 15:37:18     18s] **WARN: (IMPCTE-289):	set_driving_cell :  Use the cell in library scadv10_cln65gp_hvt_ss_0p9v_125c.
[11/15 15:37:18     18s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view hold_analysis_view.
[11/15 15:37:18     18s] Type 'man IMPCTE-290' for more detail.
[11/15 15:37:18     18s] **WARN: (IMPCTE-288):	Could not locate the library scadv10_cln65gp_hvt_tt_1p0v_25c.
[11/15 15:37:18     18s] **WARN: (IMPCTE-289):	set_driving_cell :  Use the cell in library scadv10_cln65gp_hvt_ss_0p9v_125c.
[11/15 15:37:18     18s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view setup_analysis_view.
[11/15 15:37:18     18s] Type 'man IMPCTE-290' for more detail.
[11/15 15:37:18     18s] **WARN: (IMPCTE-288):	Could not locate the library scadv10_cln65gp_hvt_tt_1p0v_25c.
[11/15 15:37:18     18s] **WARN: (IMPCTE-289):	set_driving_cell :  Use the cell in library scadv10_cln65gp_hvt_ss_0p9v_125c.
[11/15 15:37:18     18s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view setup_analysis_view.
[11/15 15:37:18     18s] Type 'man IMPCTE-290' for more detail.
[11/15 15:37:18     18s] **WARN: (IMPCTE-288):	Could not locate the library scadv10_cln65gp_hvt_tt_1p0v_25c.
[11/15 15:37:18     18s] **WARN: (IMPCTE-289):	set_driving_cell :  Use the cell in library scadv10_cln65gp_hvt_ss_0p9v_125c.
[11/15 15:37:18     18s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view setup_analysis_view.
[11/15 15:37:18     18s] Type 'man IMPCTE-290' for more detail.
[11/15 15:37:18     18s] **WARN: (IMPCTE-288):	Could not locate the library scadv10_cln65gp_hvt_tt_1p0v_25c.
[11/15 15:37:18     18s] **WARN: (IMPCTE-289):	set_driving_cell :  Use the cell in library scadv10_cln65gp_hvt_ss_0p9v_125c.
[11/15 15:37:18     18s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view setup_analysis_view.
[11/15 15:37:18     18s] Type 'man IMPCTE-290' for more detail.
[11/15 15:37:18     18s] **WARN: (IMPCTE-288):	Could not locate the library scadv10_cln65gp_hvt_tt_1p0v_25c.
[11/15 15:37:18     18s] **WARN: (IMPCTE-289):	set_driving_cell :  Use the cell in library scadv10_cln65gp_hvt_ss_0p9v_125c.
[11/15 15:37:18     18s] **WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
[11/15 15:37:18     18s] To increase the message display limit, refer to the product command reference manual.
[11/15 15:37:18     18s] **WARN: (EMS-27):	Message (IMPCTE-288) has exceeded the current message display limit of 20.
[11/15 15:37:18     18s] To increase the message display limit, refer to the product command reference manual.
[11/15 15:37:18     18s] **WARN: (EMS-27):	Message (IMPCTE-289) has exceeded the current message display limit of 20.
[11/15 15:37:18     18s] To increase the message display limit, refer to the product command reference manual.
[11/15 15:37:18     18s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'scadv10_cln65gp_hvt_tt_1p0v_25c/TIEHIX1MA10TH' (File ../genus/out/MCU.genus.sdc, Line 1396).
[11/15 15:37:18     18s] 
[11/15 15:37:18     18s] **ERROR: (TCLCMD-917):	Cannot find 'library cells' that match 'scadv10_cln65gp_hvt_tt_1p0v_25c/TIEHIX1MA10TH' (File ../genus/out/MCU.genus.sdc, Line 1396).

**ERROR: (TCLCMD-917):	Cannot find 'modules, or cells' that match '' (File ../genus/out/MCU.genus.sdc, Line 1396).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'scadv10_cln65gp_hvt_tt_1p0v_25c/TIELOX1MA10TH' (File ../genus/out/MCU.genus.sdc, Line 1397).
[11/15 15:37:18     18s] 
[11/15 15:37:18     18s] **ERROR: (TCLCMD-917):	Cannot find 'library cells' that match 'scadv10_cln65gp_hvt_tt_1p0v_25c/TIELOX1MA10TH' (File ../genus/out/MCU.genus.sdc, Line 1397).

**ERROR: (TCLCMD-917):	Cannot find 'modules, or cells' that match '' (File ../genus/out/MCU.genus.sdc, Line 1397).

Number of path exceptions in the constraint file = 74
[11/15 15:37:18     18s] INFO (CTE): Reading of timing constraints file ../genus/out/MCU.genus.sdc completed, with 22 Warnings and 4 Errors.
[11/15 15:37:18     18s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1289.4M, current mem=1289.4M)
[11/15 15:37:18     18s] Current (total cpu=0:00:18.6, real=0:00:19.0, peak res=1289.4M, current mem=1289.4M)
[11/15 15:37:18     18s] **WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
[11/15 15:37:18     18s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/15 15:37:18     18s] Creating Cell Server ...(0, 1, 1, 1)
[11/15 15:37:18     18s] Summary for sequential cells identification: 
[11/15 15:37:18     18s]   Identified SBFF number: 148
[11/15 15:37:18     18s]   Identified MBFF number: 0
[11/15 15:37:18     18s]   Identified SB Latch number: 0
[11/15 15:37:18     18s]   Identified MB Latch number: 0
[11/15 15:37:18     18s]   Not identified SBFF number: 0
[11/15 15:37:18     18s]   Not identified MBFF number: 0
[11/15 15:37:18     18s]   Not identified SB Latch number: 0
[11/15 15:37:18     18s]   Not identified MB Latch number: 0
[11/15 15:37:18     18s]   Number of sequential cells which are not FFs: 106
[11/15 15:37:18     18s] Total number of combinational cells: 627
[11/15 15:37:18     18s] Total number of sequential cells: 254
[11/15 15:37:18     18s] Total number of tristate cells: 9
[11/15 15:37:18     18s] Total number of level shifter cells: 0
[11/15 15:37:18     18s] Total number of power gating cells: 0
[11/15 15:37:18     18s] Total number of isolation cells: 0
[11/15 15:37:18     18s] Total number of power switch cells: 0
[11/15 15:37:18     18s] Total number of pulse generator cells: 0
[11/15 15:37:18     18s] Total number of always on buffers: 0
[11/15 15:37:18     18s] Total number of retention cells: 0
[11/15 15:37:18     18s] List of usable buffers: FRICGX0P5BA10TH FRICGX0P6BA10TH FRICGX0P8BA10TH FRICGX0P7BA10TH FRICGX11BA10TH FRICGX13BA10TH FRICGX16BA10TH FRICGX1BA10TH FRICGX1P2BA10TH FRICGX1P4BA10TH FRICGX2BA10TH FRICGX1P7BA10TH FRICGX3BA10TH FRICGX2P5BA10TH FRICGX4BA10TH FRICGX3P5BA10TH FRICGX5BA10TH FRICGX6BA10TH FRICGX7P5BA10TH FRICGX9BA10TH BUFHX0P8MA10TH BUFHX0P7MA10TH BUFHX11MA10TH BUFHX13MA10TH BUFHX16MA10TH BUFHX1MA10TH BUFHX1P2MA10TH BUFHX1P7MA10TH BUFHX1P4MA10TH BUFHX2MA10TH BUFHX3MA10TH BUFHX2P5MA10TH BUFHX4MA10TH BUFHX3P5MA10TH BUFHX5MA10TH BUFHX6MA10TH BUFHX7P5MA10TH BUFHX9MA10TH BUFX0P7BA10TH BUFX0P7MA10TH BUFX0P8MA10TH BUFX0P8BA10TH BUFX11MA10TH BUFX11BA10TH BUFX13MA10TH BUFX13BA10TH BUFX16BA10TH BUFX16MA10TH BUFX1MA10TH BUFX1BA10TH BUFX1P2BA10TH BUFX1P2MA10TH BUFX1P4BA10TH BUFX1P4MA10TH BUFX1P7BA10TH BUFX1P7MA10TH BUFX2MA10TH BUFX2BA10TH BUFX2P5BA10TH BUFX2P5MA10TH BUFX3MA10TH BUFX3BA10TH BUFX3P5BA10TH BUFX3P5MA10TH BUFX4MA10TH BUFX4BA10TH BUFX5MA10TH BUFX5BA10TH BUFX6MA10TH BUFX6BA10TH BUFX7P5MA10TH BUFX7P5BA10TH BUFX9BA10TH BUFX9MA10TH
[11/15 15:37:18     18s] Total number of usable buffers: 74
[11/15 15:37:18     18s] List of unusable buffers:
[11/15 15:37:18     18s] Total number of unusable buffers: 0
[11/15 15:37:18     18s] List of usable inverters: INVX0P5BA10TH INVX0P5MA10TH INVX0P6BA10TH INVX0P6MA10TH INVX0P7BA10TH INVX0P7MA10TH INVX0P8MA10TH INVX0P8BA10TH INVX11MA10TH INVX11BA10TH INVX13MA10TH INVX13BA10TH INVX16BA10TH INVX16MA10TH INVX1MA10TH INVX1BA10TH INVX1P2BA10TH INVX1P2MA10TH INVX1P4BA10TH INVX1P4MA10TH INVX1P7BA10TH INVX1P7MA10TH INVX2MA10TH INVX2BA10TH INVX2P5BA10TH INVX2P5MA10TH INVX3MA10TH INVX3BA10TH INVX3P5BA10TH INVX3P5MA10TH INVX4MA10TH INVX4BA10TH INVX5MA10TH INVX5BA10TH INVX6MA10TH INVX6BA10TH INVX7P5MA10TH INVX7P5BA10TH INVX9MA10TH INVX9BA10TH
[11/15 15:37:18     18s] Total number of usable inverters: 40
[11/15 15:37:18     18s] List of unusable inverters:
[11/15 15:37:18     18s] Total number of unusable inverters: 0
[11/15 15:37:18     18s] List of identified usable delay cells: DLY2X0P5MA10TH DLY4X0P5MA10TH
[11/15 15:37:18     18s] Total number of identified usable delay cells: 2
[11/15 15:37:18     18s] List of identified unusable delay cells:
[11/15 15:37:18     18s] Total number of identified unusable delay cells: 0
[11/15 15:37:18     18s] Creating Cell Server, finished. 
[11/15 15:37:18     18s] 
[11/15 15:37:18     18s] Deleting Cell Server ...
[11/15 15:37:18     18s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1290.8M, current mem=1290.7M)
[11/15 15:37:18     18s] Creating Cell Server ...(0, 0, 0, 0)
[11/15 15:37:18     18s] Summary for sequential cells identification: 
[11/15 15:37:18     18s]   Identified SBFF number: 148
[11/15 15:37:18     18s]   Identified MBFF number: 0
[11/15 15:37:18     18s]   Identified SB Latch number: 0
[11/15 15:37:18     18s]   Identified MB Latch number: 0
[11/15 15:37:18     18s]   Not identified SBFF number: 0
[11/15 15:37:18     18s]   Not identified MBFF number: 0
[11/15 15:37:18     18s]   Not identified SB Latch number: 0
[11/15 15:37:18     18s]   Not identified MB Latch number: 0
[11/15 15:37:18     18s]   Number of sequential cells which are not FFs: 106
[11/15 15:37:18     18s]  Visiting view : setup_analysis_view
[11/15 15:37:18     18s]    : PowerDomain = none : Weighted F : unweighted  = 21.30 (1.000) with rcCorner = 0
[11/15 15:37:18     18s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[11/15 15:37:18     18s]  Visiting view : hold_analysis_view
[11/15 15:37:18     18s]    : PowerDomain = none : Weighted F : unweighted  = 8.80 (1.000) with rcCorner = 1
[11/15 15:37:18     18s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[11/15 15:37:18     18s]  Setting StdDelay to 21.30
[11/15 15:37:18     18s] Creating Cell Server, finished. 
[11/15 15:37:18     18s] 
[11/15 15:37:18     18s] #% Begin Load MMMC data ... (date=11/15 15:37:18, mem=1291.2M)
[11/15 15:37:18     18s] #% End Load MMMC data ... (date=11/15 15:37:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=1291.2M, current mem=1291.2M)
[11/15 15:37:18     18s] **WARN: (IMPSYC-2):	Timing information is not defined for cell OscillatorCurrentStarved; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[11/15 15:37:18     18s] Type 'man IMPSYC-2' for more detail.
[11/15 15:37:18     18s] **WARN: (IMPSYC-2):	Timing information is not defined for cell PowerOnResetCheng; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[11/15 15:37:18     18s] Type 'man IMPSYC-2' for more detail.
[11/15 15:37:18     18s] **WARN: (IMPSYC-2):	Timing information is not defined for cell GlitchFilter; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[11/15 15:37:18     18s] Type 'man IMPSYC-2' for more detail.
[11/15 15:37:18     18s] 
[11/15 15:37:18     18s] *** Summary of all messages that are not suppressed in this session:
[11/15 15:37:18     18s] Severity  ID               Count  Summary                                  
[11/15 15:37:18     18s] ERROR     IMPLF-40             3  Macro '%s' references a site '%s' that h...
[11/15 15:37:18     18s] WARNING   IMPLF-200           48  Pin '%s' in macro '%s' has no ANTENNAGAT...
[11/15 15:37:18     18s] WARNING   IMPLF-201           34  Pin '%s' in macro '%s' has no ANTENNADIF...
[11/15 15:37:18     18s] WARNING   IMPSYC-2             3  Timing information is not defined for ce...
[11/15 15:37:18     18s] WARNING   IMPVL-159         1780  Pin '%s' of cell '%s' is defined in LEF ...
[11/15 15:37:18     18s] WARNING   IMPCTE-288         360  Could not locate the library %s.         
[11/15 15:37:18     18s] WARNING   IMPCTE-289         360  set_driving_cell : %s Use the cell in li...
[11/15 15:37:18     18s] WARNING   IMPCTE-290         360  Could not locate cell %s in any library ...
[11/15 15:37:18     18s] WARNING   TA-976               1  Path groups asserted by the group_path c...
[11/15 15:37:18     18s] WARNING   TCLCMD-513           2  The software could not find a matching o...
[11/15 15:37:18     18s] ERROR     TCLCMD-917           4  Cannot find '%s' that match '%s'         
[11/15 15:37:18     18s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[11/15 15:37:18     18s] WARNING   TCLCMD-1531         18  '%s' has been applied on hierarchical pi...
[11/15 15:37:18     18s] WARNING   TECHLIB-302         46  No function defined for cell '%s'. The c...
[11/15 15:37:18     18s] WARNING   TECHLIB-459          6  Appending library '%s' to the previously...
[11/15 15:37:18     18s] *** Message Summary: 3020 warning(s), 7 error(s)
[11/15 15:37:18     18s] 
[11/15 15:37:18     18s] <CMD> setDesignMode -process 65 -flowEffort standard -powerEffort low
[11/15 15:37:18     18s] ##  Process: 65            (User Set)               
[11/15 15:37:18     18s] ##     Node: (not set)                           
[11/15 15:37:18     18s] 
##  Check design process and node:  
##  Design tech node is not set.

[11/15 15:37:18     18s] Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[11/15 15:37:18     18s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[11/15 15:37:18     18s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[11/15 15:37:18     18s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[11/15 15:37:18     18s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'medium'.
[11/15 15:37:18     18s] ### UNL STATUS #### : Preparing 8 CPU cores...
[11/15 15:37:18     18s] <CMD> setMultiCpuUsage -acquireLicense 8 -localCpu 8
[11/15 15:37:18     18s] <CMD> setFillerMode -corePrefix FILLER -core {FILLTIE128A10TH FILLTIE64A10TH FILLTIE32A10TH FILLTIE16A10TH FILLTIE8A10TH FILLTIE4A10TH FILLTIE2A10TH FILL128A10TH FILL64A10TH FILL32A10TH FILL16A10TH FILL8A10TH FILL4A10TH FILL2A10TH FILL1A10TH}
[11/15 15:37:18     18s] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[11/15 15:37:18     18s] <CMD> clearGlobalNets
[11/15 15:37:18     18s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -module {} -autoTie -verbose
[11/15 15:37:18     18s] 27750 new pwr-pin connections were made to global net 'VDD'.
[11/15 15:37:18     18s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -module {} -autoTie -verbose
[11/15 15:37:18     18s] 27750 new gnd-pin connections were made to global net 'VSS'.
[11/15 15:37:18     18s] <CMD> floorPlan -site TSMC65ADV10TSITE -s 1184 683 1 2 1 1
[11/15 15:37:18     18s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[11/15 15:37:18     18s] <CMD> setPreference EnableRectilinearDesign 1
[11/15 15:37:18     18s] <CMD> setObjFPlanPolygon cell MCU 0 686 0 0 1186 0 1186 686 1139 686 1139 446 739 446 739 506 389 506 389 656 670 656 670 686
[11/15 15:37:18     18s] <CMD> placeInstance rom0 10 519.475 R90
[11/15 15:37:18     18s] <CMD> addHaloToBlock 9 2.0 2.0 9 rom0
[11/15 15:37:18     18s] <CMD> cutRow
[11/15 15:37:18     18s] <CMD> placeInstance ram1 29.975 10 MX
[11/15 15:37:18     18s] <CMD> addHaloToBlock 30.975 2.0 2.0 2.0 ram1
[11/15 15:37:18     18s] <CMD> cutRow
[11/15 15:37:18     18s] <CMD> placeInstance ram0 30.975 135.47 MX
[11/15 15:37:18     18s] <CMD> addHaloToBlock 29.975 2.0 2.0 2.0 ram0
[11/15 15:37:18     18s] <CMD> cutRow
[11/15 15:37:18     18s] <CMD> placeInstance por 37.675 350.0 MX
[11/15 15:37:18     18s] <CMD> addHaloToBlock 2.0 2.0 2.0 2.0 por
[11/15 15:37:18     18s] <CMD> cutRow
[11/15 15:37:18     18s] <CMD> placeInstance irq_gf0 435.4 300 R0
[11/15 15:37:18     18s] <CMD> addHaloToBlock 2.0 2.0 2.0 2.0 irq_gf0
[11/15 15:37:18     18s] <CMD> cutRow
[11/15 15:37:18     18s] <CMD> placeInstance irq_gf1 435.4 350.0 R0
[11/15 15:37:18     18s] <CMD> addHaloToBlock 2.0 2.0 2.0 2.0 irq_gf1
[11/15 15:37:18     18s] <CMD> cutRow
[11/15 15:37:18     18s] <CMD> placeInstance irq_gf2 435.4 400.0 R0
[11/15 15:37:18     18s] <CMD> addHaloToBlock 2.0 2.0 2.0 2.0 irq_gf2
[11/15 15:37:18     18s] <CMD> cutRow
[11/15 15:37:18     18s] <CMD> placeInstance dco0 121.795 403 R0
[11/15 15:37:18     18s] <CMD> addHaloToBlock 2.0 2.0 0.9 2.0 dco0
[11/15 15:37:18     18s] <CMD> cutRow
[11/15 15:37:18     18s] <CMD> placeInstance dco1 221.795 403 R0
[11/15 15:37:18     18s] <CMD> addHaloToBlock 0.9 2.0 2.0 2.0 dco1
[11/15 15:37:18     18s] <CMD> cutRow
[11/15 15:37:18     18s] ### UNL STATUS #### : Placed memory and abstract blocks
[11/15 15:37:18     18s] <CMD> fit
[11/15 15:37:18     18s] <CMD> redraw
[11/15 15:37:18     18s] <CMD> loadIoFile in/MCU.io
[11/15 15:37:18     18s] Reading IO assignment file "in/MCU.io" ...
[11/15 15:37:18     18s] **WARN: (IMPFP-180):	Data inconsistent, io file has 4 edge, and design has 12.
[11/15 15:37:18     18s] <CMD> fit
[11/15 15:37:18     18s] <CMD> redraw
[11/15 15:37:18     18s] ### UNL STATUS #### : Placed I/O pins
[11/15 15:37:18     18s] **INFO(SUSPEND): The current script is stopped at 'suspend' command. Type 'resume' to continue.
[11/15 15:38:40     22s] ### UNL STATUS #### : Adding power rings
[11/15 15:38:40     22s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow io -layer {top M8 bottom M8 left M7 right M7} -width 10.0 -spacing 4.0 -offset 4.0 -center 0 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[11/15 15:38:40     22s] #% Begin addRing (date=11/15 15:38:40, mem=1575.5M)
[11/15 15:38:40     22s] 
[11/15 15:38:40     22s] The power planner will calculate offsets from I/O rows.
[11/15 15:38:40     22s] Rows are cut under selected placement blockage (670.000000 656.000000 1139.000000 683.000000). Rings will be added excluding the area.
[11/15 15:38:40     22s] Rows are cut under selected placement blockage (389.000000 506.000000 1139.000000 656.000000). Rings will be added excluding the area.
[11/15 15:38:40     22s] Rows are cut under selected placement blockage (739.000000 446.000000 1139.000000 506.000000). Rings will be added excluding the area.
[11/15 15:38:40     22s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2230.1M)
[11/15 15:38:40     22s] The power planner has cut rows, and such rows will be considered to be placement objects.
[11/15 15:38:40     22s] Ring generation is complete.
[11/15 15:38:40     22s] vias are now being generated.
[11/15 15:38:40     22s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M8 at (29.98, 11.66) (1156.03, 12.02).
[11/15 15:38:40     22s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M8 at (29.98, 10.23) (1156.03, 11.43).
[11/15 15:38:40     22s] addRing created 16 wires.
[11/15 15:38:40     22s] ViaGen created 272 vias, deleted 0 via to avoid violation.
[11/15 15:38:40     22s] +--------+----------------+----------------+
[11/15 15:38:40     22s] |  Layer |     Created    |     Deleted    |
[11/15 15:38:40     22s] +--------+----------------+----------------+
[11/15 15:38:40     22s] |  VIA4  |       64       |        0       |
[11/15 15:38:40     22s] |  VIA5  |       64       |        0       |
[11/15 15:38:40     22s] |  VIA6  |       64       |        0       |
[11/15 15:38:40     22s] |   M7   |        8       |       NA       |
[11/15 15:38:40     22s] |  VIA7  |       80       |        0       |
[11/15 15:38:40     22s] |   M8   |        8       |       NA       |
[11/15 15:38:40     22s] +--------+----------------+----------------+
[11/15 15:38:40     22s] #% End addRing (date=11/15 15:38:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1579.2M, current mem=1579.2M)
[11/15 15:38:40     22s] <CMD> add_text -label VDD -layer M8 -pt {9.0 9.0}
[11/15 15:38:40     22s] <CMD> add_text -label VSS -layer M8 -pt {23.0 23.0}
[11/15 15:38:40     22s] <CMD> setAddStripeMode -remove_floating_stripe_over_block true -trim_antenna_back_to_shape core_ring -stacked_via_top_layer M8 -extend_to_closest_target ring
[11/15 15:38:40     22s] The power planner will be remove floating stripes over blocks.
[11/15 15:38:40     22s] Setting stripe extending to closest ring.
[11/15 15:38:40     22s] The power planner will set stripe antenna targets to core ring.
[11/15 15:38:40     22s] <CMD> addStripe -layer M8 -nets {VDD VSS} -direction horizontal -start_from left -set_to_set_distance 50.0 -spacing 4.0 -width 5.0 -block_ring_bottom_layer_limit M1 -start_offset 50.0 -stop_offset 4.0 -area_blockage {{121.795 407 180.205 440.39} {221.795 407 280.205 440.39}}
[11/15 15:38:40     22s] #% Begin addStripe (date=11/15 15:38:40, mem=1579.2M)
[11/15 15:38:40     22s] 
[11/15 15:38:40     22s] Initialize fgc environment(mem: 2230.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2230.1M)
[11/15 15:38:40     22s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2230.1M)
[11/15 15:38:40     22s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2230.1M)
[11/15 15:38:40     22s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2230.1M)
[11/15 15:38:40     22s] Starting stripe generation ...
[11/15 15:38:40     22s] Non-Default Mode Option Settings :
[11/15 15:38:40     22s]   -extend_to_closest_target  ring
[11/15 15:38:40     22s]   -trim_antenna_back_to_shape  core_ring
[11/15 15:38:40     22s] **WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
[11/15 15:38:40     22s] Type 'man IMPPP-4055' for more detail.
[11/15 15:38:40     22s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2230.1M)
[11/15 15:38:40     22s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2230.1M)
[11/15 15:38:40     22s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2230.1M)
[11/15 15:38:40     22s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2230.1M)
[11/15 15:38:40     22s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2230.1M)
[11/15 15:38:40     22s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2230.1M)
[11/15 15:38:40     22s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2230.1M)
[11/15 15:38:40     22s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2230.1M)
[11/15 15:38:40     22s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2230.1M)
[11/15 15:38:40     22s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2230.1M)
[11/15 15:38:40     22s] To avoid a zero-length segment, the power planner will not trim the wire segment at 18.000000 411.000000 121.794998 416.000000.
[11/15 15:38:40     22s] Stripe generation is complete.
[11/15 15:38:40     22s] vias are now being generated.
[11/15 15:38:40     22s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M8 at (29.98, 55.73) (1156.03, 55.95).
[11/15 15:38:40     22s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M8 at (29.98, 54.93) (1156.03, 55.13).
[11/15 15:38:40     22s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M8 at (29.98, 52.85) (1156.03, 53.05).
[11/15 15:38:40     22s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M8 at (29.98, 106.88) (1156.03, 107.25).
[11/15 15:38:40     22s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M8 at (30.98, 255.82) (1157.03, 256.24).
[11/15 15:38:40     22s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M8 at (30.98, 254.34) (1157.03, 254.84).
[11/15 15:38:40     22s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M3 & M8 at (37.67, 354.45) (64.08, 354.74).
[11/15 15:38:40     22s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M8 at (221.79, 405.97) (279.96, 406.47).
[11/15 15:38:40     22s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M8 at (121.79, 405.97) (179.96, 406.47).
[11/15 15:38:41     22s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M8 & M7 at (380.00, 652.00) (385.00, 657.00).
[11/15 15:38:41     22s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M8 at (29.98, 62.28) (1156.03, 62.47).
[11/15 15:38:41     22s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M8 at (29.98, 112.61) (1156.03, 113.04).
[11/15 15:38:41     22s] addStripe created 27 wires.
[11/15 15:38:41     22s] ViaGen created 558 vias, deleted 0 via to avoid violation.
[11/15 15:38:41     22s] +--------+----------------+----------------+
[11/15 15:38:41     22s] |  Layer |     Created    |     Deleted    |
[11/15 15:38:41     22s] +--------+----------------+----------------+
[11/15 15:38:41     22s] |  VIA4  |       128      |        0       |
[11/15 15:38:41     22s] |  VIA5  |       128      |        0       |
[11/15 15:38:41     22s] |  VIA6  |       128      |        0       |
[11/15 15:38:41     22s] |  VIA7  |       174      |        0       |
[11/15 15:38:41     22s] |   M8   |       27       |       NA       |
[11/15 15:38:41     22s] +--------+----------------+----------------+
[11/15 15:38:41     22s] #% End addStripe (date=11/15 15:38:41, total cpu=0:00:00.0, real=0:00:01.0, peak res=1580.4M, current mem=1580.4M)
[11/15 15:38:41     22s] <CMD> addStripe -layer M7 -nets {VDD VSS} -direction vertical -extend_to design_boundary -start_from bottom -set_to_set_distance 50.0 -spacing 4.0 -width 5.0 -block_ring_bottom_layer_limit M1 -start_offset 50.0 -stop_offset 4.0 -area_blockage {{121.795 407 180.205 440.39} {221.795 407 280.205 440.39}}
[11/15 15:38:41     22s] #% Begin addStripe (date=11/15 15:38:41, mem=1580.4M)
[11/15 15:38:41     22s] 
[11/15 15:38:41     22s] Initialize fgc environment(mem: 2230.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2230.1M)
[11/15 15:38:41     22s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2230.1M)
[11/15 15:38:41     22s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2230.1M)
[11/15 15:38:41     22s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2230.1M)
[11/15 15:38:41     22s] Starting stripe generation ...
[11/15 15:38:41     22s] Non-Default Mode Option Settings :
[11/15 15:38:41     22s]   -extend_to_closest_target  ring
[11/15 15:38:41     22s]   -trim_antenna_back_to_shape  core_ring
[11/15 15:38:41     22s] **WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
[11/15 15:38:41     22s] Type 'man IMPPP-4055' for more detail.
[11/15 15:38:41     22s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2230.1M)
[11/15 15:38:41     22s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2230.1M)
[11/15 15:38:41     22s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2230.1M)
[11/15 15:38:41     22s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2230.1M)
[11/15 15:38:41     22s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2230.1M)
[11/15 15:38:41     22s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2230.1M)
[11/15 15:38:41     22s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2230.1M)
[11/15 15:38:41     22s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2230.1M)
[11/15 15:38:41     22s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2230.1M)
[11/15 15:38:41     22s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2230.1M)
[11/15 15:38:41     22s] Stripe generation is complete.
[11/15 15:38:41     22s] vias are now being generated.
[11/15 15:38:41     22s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M7 at (154.62, 519.47) (155.43, 676.00).
[11/15 15:38:41     22s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M7 at (151.82, 519.47) (152.62, 676.00).
[11/15 15:38:41     22s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M7 at (150.43, 519.47) (151.23, 676.00).
[11/15 15:38:41     22s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M7 & M8 at (151.00, 672.00) (156.00, 677.00).
[11/15 15:38:41     22s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M7 at (154.62, 519.47) (155.43, 676.00).
[11/15 15:38:41     22s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M7 at (151.82, 519.47) (152.62, 676.00).
[11/15 15:38:41     22s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M7 at (150.43, 519.47) (151.23, 676.00).
[11/15 15:38:41     22s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M8 & M7 at (151.00, 672.00) (156.00, 677.00).
[11/15 15:38:41     22s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M8 at (154.62, 519.47) (155.43, 676.00).
[11/15 15:38:41     22s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M8 at (151.82, 519.47) (152.62, 676.00).
[11/15 15:38:41     22s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M8 at (150.43, 519.47) (151.23, 676.00).
[11/15 15:38:41     22s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M7 at (203.88, 519.47) (204.68, 676.00).
[11/15 15:38:41     22s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M7 at (201.09, 519.47) (201.88, 676.00).
[11/15 15:38:41     22s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M7 & M8 at (201.00, 672.00) (206.00, 677.00).
[11/15 15:38:41     22s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M7 at (203.88, 519.47) (204.68, 676.00).
[11/15 15:38:41     22s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M7 at (201.09, 519.47) (201.88, 676.00).
[11/15 15:38:41     22s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M8 & M7 at (201.00, 672.00) (206.00, 677.00).
[11/15 15:38:41     22s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M8 at (203.88, 519.47) (204.68, 676.00).
[11/15 15:38:41     22s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M8 at (201.09, 519.47) (201.88, 676.00).
[11/15 15:38:41     22s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M7 at (162.96, 519.47) (163.76, 676.00).
[11/15 15:38:41     22s] **WARN: (EMS-27):	Message (IMPPP-532) has exceeded the current message display limit of 20.
[11/15 15:38:41     22s] To increase the message display limit, refer to the product command reference manual.
[11/15 15:38:41     22s] addStripe created 76 wires.
[11/15 15:38:41     22s] ViaGen created 4350 vias, deleted 21 vias to avoid violation.
[11/15 15:38:41     22s] +--------+----------------+----------------+
[11/15 15:38:41     22s] |  Layer |     Created    |     Deleted    |
[11/15 15:38:41     22s] +--------+----------------+----------------+
[11/15 15:38:41     22s] |  VIA3  |        8       |        0       |
[11/15 15:38:41     22s] |  VIA4  |      1274      |        0       |
[11/15 15:38:41     22s] |  VIA5  |      1278      |        0       |
[11/15 15:38:41     22s] |  VIA6  |      1278      |        0       |
[11/15 15:38:41     22s] |   M7   |       72       |       NA       |
[11/15 15:38:41     22s] |  VIA7  |       512      |       21       |
[11/15 15:38:41     22s] |   M8   |        4       |       NA       |
[11/15 15:38:41     22s] +--------+----------------+----------------+
[11/15 15:38:41     22s] #% End addStripe (date=11/15 15:38:41, total cpu=0:00:00.2, real=0:00:00.0, peak res=1580.7M, current mem=1580.7M)
[11/15 15:38:41     22s] <CMD> editTrim -all
[11/15 15:38:41     22s] <CMD> setCheckMode -globalNet true -io true -route true -tapeOut true
[11/15 15:38:41     22s] ### UNL STATUS #### : Routing power rings
[11/15 15:38:41     22s] <CMD> sroute -nets { VSS VDD } -allowLayerChange 0 -allowJogging 0 -connect corePin -corePinWidth 0.3
[11/15 15:38:41     22s] #% Begin sroute (date=11/15 15:38:41, mem=1582.6M)
[11/15 15:38:41     22s] *** Begin SPECIAL ROUTE on Sat Nov 15 15:38:41 2025 ***
[11/15 15:38:41     22s] SPECIAL ROUTE ran on directory: /home/mseminario2/chips/myshkin/innovus
[11/15 15:38:41     22s] SPECIAL ROUTE ran on machine: atlas (Linux 5.3.18-lp152.106-default x86_64 2.16Ghz)
[11/15 15:38:41     22s] 
[11/15 15:38:41     22s] Begin option processing ...
[11/15 15:38:41     22s] srouteConnectPowerBump set to false
[11/15 15:38:41     22s] routeSelectNet set to "VSS VDD"
[11/15 15:38:41     22s] routeSpecial set to true
[11/15 15:38:41     22s] srouteConnectBlockPin set to false
[11/15 15:38:41     22s] srouteConnectConverterPin set to false
[11/15 15:38:41     22s] srouteConnectPadPin set to false
[11/15 15:38:41     22s] srouteConnectStripe set to false
[11/15 15:38:41     22s] srouteCorePinWidth set to 600
[11/15 15:38:41     22s] srouteFollowCorePinEnd set to 3
[11/15 15:38:41     22s] srouteFollowPadPin set to false
[11/15 15:38:41     22s] srouteNoLayerChangeRoute set to true
[11/15 15:38:41     22s] sroutePadPinAllPorts set to true
[11/15 15:38:41     22s] sroutePreserveExistingRoutes set to true
[11/15 15:38:41     22s] srouteRoutePowerBarPortOnBothDir set to true
[11/15 15:38:41     22s] srouteStraightConnections set to "straightWithDrcClean"
[11/15 15:38:41     22s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3342.00 megs.
[11/15 15:38:41     22s] 
[11/15 15:38:41     22s] Reading DB technology information...
[11/15 15:38:41     22s] Finished reading DB technology information.
[11/15 15:38:41     22s] Reading floorplan and netlist information...
[11/15 15:38:41     22s] Finished reading floorplan and netlist information.
[11/15 15:38:41     22s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[11/15 15:38:41     22s] Read in 16 layers, 8 routing layers, 1 overlap layer
[11/15 15:38:41     22s] Read in 921 macros, 200 used
[11/15 15:38:41     22s] Read in 203 components
[11/15 15:38:41     22s]   194 core components: 194 unplaced, 0 placed, 0 fixed
[11/15 15:38:41     22s]   9 block/ring components: 0 unplaced, 0 placed, 9 fixed
[11/15 15:38:41     22s] Read in 416 physical pins
[11/15 15:38:41     22s]   416 physical pins: 0 unplaced, 0 placed, 416 fixed
[11/15 15:38:41     22s] Read in 32 logical pins
[11/15 15:38:41     22s] Read in 19 blockages
[11/15 15:38:41     22s] Read in 334 nets
[11/15 15:38:41     22s] Read in 2 special nets, 2 routed
[11/15 15:38:41     22s] Read in 822 terminals
[11/15 15:38:41     22s] 2 nets selected.
[11/15 15:38:41     22s] 
[11/15 15:38:41     22s] Begin power routing ...
[11/15 15:38:41     23s] CPU time for FollowPin 0 seconds
[11/15 15:38:41     23s] CPU time for FollowPin 0 seconds
[11/15 15:38:42     23s]   Number of Core ports routed: 19  open: 1009
[11/15 15:38:42     23s]   Number of Followpin connections: 544
[11/15 15:38:42     23s] End power routing: cpu: 0:00:01, real: 0:00:01, peak: 3356.00 megs.
[11/15 15:38:42     23s] 
[11/15 15:38:42     23s] 
[11/15 15:38:42     23s] 
[11/15 15:38:42     23s]  Begin updating DB with routing results ...
[11/15 15:38:42     23s]  Updating DB with 416 io pins ...
[11/15 15:38:42     23s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[11/15 15:38:42     23s] Pin and blockage extraction finished
[11/15 15:38:42     23s] 
[11/15 15:38:42     23s] sroute created 563 wires.
[11/15 15:38:42     23s] ViaGen created 19598 vias, deleted 1 via to avoid violation.
[11/15 15:38:42     23s] +--------+----------------+----------------+
[11/15 15:38:42     23s] |  Layer |     Created    |     Deleted    |
[11/15 15:38:42     23s] +--------+----------------+----------------+
[11/15 15:38:42     23s] |   M1   |       563      |       NA       |
[11/15 15:38:42     23s] |  VIA1  |      3266      |        0       |
[11/15 15:38:42     23s] |  VIA2  |      3266      |        0       |
[11/15 15:38:42     23s] |  VIA3  |      3266      |        0       |
[11/15 15:38:42     23s] |  VIA4  |      3266      |        0       |
[11/15 15:38:42     23s] |  VIA5  |      3266      |        0       |
[11/15 15:38:42     23s] |  VIA6  |      3266      |        0       |
[11/15 15:38:42     23s] |  VIA7  |        2       |        1       |
[11/15 15:38:42     23s] +--------+----------------+----------------+
[11/15 15:38:42     23s] #% End sroute (date=11/15 15:38:42, total cpu=0:00:00.8, real=0:00:01.0, peak res=1617.4M, current mem=1603.0M)
[11/15 15:38:42     23s] **WARN: (IMPVFG-173):	Verify Geometry does not write any warning markers, so the -warning option does not change the output of the tool. The option will be removed from future releases.
[11/15 15:38:42     23s]  *** Starting Verify Geometry (MEM: 2245.4) ***
[11/15 15:38:42     23s] 
[11/15 15:38:42     23s] **WARN: (IMPVFG-257):	setVerifyGeometryMode/verifyGeometry command is obsolete and should not be used any more. It still works in this release but will be removed in future release. You should change to use set_verify_drc_mode/verify_drc which is the replacement tool for verifyGeometry.
[11/15 15:38:42     23s]   VERIFY GEOMETRY ...... Starting Verification
[11/15 15:38:42     23s]   VERIFY GEOMETRY ...... Initializing
[11/15 15:38:42     23s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[11/15 15:38:42     23s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[11/15 15:38:42     23s]                   ...... bin size: 2880
[11/15 15:38:42     23s] Multi-CPU acceleration using 8 CPU(s).
[11/15 15:38:42     23s] <CMD> saveDrc /tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/vergQTmpsu2kCd/qthread_src.drc
[11/15 15:38:42     23s] Saving Drc markers ...
[11/15 15:38:42     23s] ... 1009 markers are saved ...
[11/15 15:38:42     23s] ... 0 geometry drc markers are saved ...
[11/15 15:38:42     23s] ... 0 antenna drc markers are saved ...
[11/15 15:38:42     23s] <CMD> clearDrc
[11/15 15:38:42     23s]   VERIFY GEOMETRY ...... SubArea : 1 of 28  Thread : 0
[11/15 15:38:42     23s]   VERIFY GEOMETRY ...... SubArea : 2 of 28  Thread : 1
[11/15 15:38:42     23s]   VERIFY GEOMETRY ...... SubArea : 3 of 28  Thread : 2
[11/15 15:38:42     23s]   VERIFY GEOMETRY ...... SubArea : 4 of 28  Thread : 3
[11/15 15:38:42     23s]   VERIFY GEOMETRY ...... SubArea : 5 of 28  Thread : 4
[11/15 15:38:42     23s]   VERIFY GEOMETRY ...... SubArea : 6 of 28  Thread : 5
[11/15 15:38:42     23s]   VERIFY GEOMETRY ...... SubArea : 7 of 28  Thread : 6
[11/15 15:38:42     23s]   VERIFY GEOMETRY ...... SubArea : 8 of 28  Thread : 7
[11/15 15:38:42     23s]   VERIFY GEOMETRY ...... SubArea : 9 of 28  Thread : 0
[11/15 15:38:42     23s]   VERIFY GEOMETRY ...... SubArea : 10 of 28  Thread : 1
[11/15 15:38:42     23s]   VERIFY GEOMETRY ...... SubArea : 11 of 28  Thread : 2
[11/15 15:38:42     23s]   VERIFY GEOMETRY ...... SubArea : 13 of 28  Thread : 4
[11/15 15:38:42     23s]   VERIFY GEOMETRY ...... SubArea : 12 of 28  Thread : 3
[11/15 15:38:42     23s]   VERIFY GEOMETRY ...... SubArea : 14 of 28  Thread : 5
[11/15 15:38:42     23s]   VERIFY GEOMETRY ...... SubArea : 15 of 28  Thread : 6
[11/15 15:38:42     23s]   VERIFY GEOMETRY ...... SubArea : 17 of 28  Thread : 0
[11/15 15:38:42     23s]   VERIFY GEOMETRY ...... SubArea : 16 of 28  Thread : 7
[11/15 15:38:42     23s]   VERIFY GEOMETRY ...... SubArea : 20 of 28  Thread : 3
[11/15 15:38:42     23s]   VERIFY GEOMETRY ...... SubArea : 18 of 28  Thread : 1
[11/15 15:38:42     23s]   VERIFY GEOMETRY ...... SubArea : 19 of 28  Thread : 2
[11/15 15:38:42     23s]   VERIFY GEOMETRY ...... SubArea : 21 of 28  Thread : 4
[11/15 15:38:42     23s]   VERIFY GEOMETRY ...... SubArea : 22 of 28  Thread : 5
[11/15 15:38:42     23s]   VERIFY GEOMETRY ...... SubArea : 24 of 28  Thread : 7
[11/15 15:38:42     23s]   VERIFY GEOMETRY ...... SubArea : 28 of 28  Thread : 3
[11/15 15:38:42     23s]   VERIFY GEOMETRY ...... SubArea : 25 of 28  Thread : 0
[11/15 15:38:42     23s]   VERIFY GEOMETRY ...... SubArea : 27 of 28  Thread : 2
[11/15 15:38:42     23s]   VERIFY GEOMETRY ...... SubArea : 26 of 28  Thread : 1
[11/15 15:38:42     23s]   VERIFY GEOMETRY ...... SubArea : 23 of 28  Thread : 6
[11/15 15:38:42     23s] VG: elapsed time: 0.00
[11/15 15:38:42     23s] Begin Summary ...
[11/15 15:38:42     23s]   Cells       : 0
[11/15 15:38:42     23s]   SameNet     : 0
[11/15 15:38:42     23s]   Wiring      : 0
[11/15 15:38:42     23s]   Antenna     : 0
[11/15 15:38:42     23s]   Short       : 0
[11/15 15:38:42     23s]   Overlap     : 0
[11/15 15:38:42     23s] End Summary
[11/15 15:38:42     23s] 
[11/15 15:38:42     23s]   Verification Complete : 0 Viols.  0 Wrngs.
[11/15 15:38:42     23s] 
[11/15 15:38:42     23s] **********End: VERIFY GEOMETRY**********
[11/15 15:38:42     23s]  *** verify geometry (CPU: 0:00:00.1  MEM: 1011.5M)
[11/15 15:38:42     23s] 
[11/15 15:38:42     23s] <CMD> fixVia -short
[11/15 15:38:42     23s] #create default rule from bind_ndr_rule rule=0x7f255c5d0c10 0x7f2547dc0018
[11/15 15:38:43     24s] ### import design signature (1): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 halo=0
[11/15 15:38:43     24s] 
Start fixing short vias at Sat Nov 15 15:38:43 2025
End fixing short vias at Sat Nov 15 15:38:43 2025
<CMD> fixVia -minCut
[11/15 15:38:43     24s] 
Start fixing mincut vias at Sat Nov 15 15:38:43 2025
No minimum cut violation markers found on special net vias.
[11/15 15:38:43     24s] End fixing mincut vias at Sat Nov 15 15:38:43 2025
<CMD> fixVia -minStep
[11/15 15:38:43     24s] 
Start fixing minstep vias at Sat Nov 15 15:38:43 2025
No minstep violation markers found on special net vias.
[11/15 15:38:43     24s] End fixing minstep vias at Sat Nov 15 15:38:43 2025
<CMD> fit
[11/15 15:38:43     24s] <CMD> redraw
[11/15 15:38:43     24s] ### UNL STATUS #### : Routed power rings. Please check that VDD and VSS connections are good on ROMs, RAMs, and other abstract instances.
[11/15 15:38:43     24s] **INFO(SUSPEND): The current script is stopped at 'suspend' command. Type 'resume' to continue.
[11/15 15:38:46     24s] <CMD> createRouteBlk -box 0 0 1186 686 -layer 8
[11/15 15:38:46     24s] <CMD> createRouteBlk -box 435.4 300 466.6 318.87 -layer 1
[11/15 15:38:46     24s] <CMD> createRouteBlk -box 435.4 350.0 466.6 368.87 -layer 1
[11/15 15:38:46     24s] <CMD> createRouteBlk -box 435.4 400.0 466.6 418.87 -layer 1
[11/15 15:38:46     24s] <CMD> createRouteBlk -box 37.675 350.0 64.325 361.79 -layer {1 2}
[11/15 15:38:46     24s] <CMD> createRouteBlk -box 121.795 407 180.205 440.39 -layer all
[11/15 15:38:46     24s] <CMD> createRouteBlk -box 221.795 407 280.205 440.39 -layer all
[11/15 15:38:46     24s] <CMD> addWellTap -cell FILLTIE2A10TH -cellInterval 24 -fixedGap -checkerBoard -prefix WELLTAP
[11/15 15:38:46     24s] skipRow option will be disabled when checkerBoard is set
[11/15 15:38:46     24s] OPERPROF: Starting DPlace-Init at level 1, MEM:2303.5M
[11/15 15:38:46     24s] z: 2, totalTracks: 1
[11/15 15:38:46     24s] z: 4, totalTracks: 1
[11/15 15:38:46     24s] z: 6, totalTracks: 1
[11/15 15:38:46     24s] z: 8, totalTracks: 1
[11/15 15:38:46     24s] #spOpts: N=65 VtWidth 
[11/15 15:38:47     24s] # Building MCU llgBox search-tree.
[11/15 15:38:47     24s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2316.5M
[11/15 15:38:47     24s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2316.5M
[11/15 15:38:47     24s] Core basic site is TSMC65ADV10TSITE
[11/15 15:38:47     24s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2317.5M
[11/15 15:38:47     24s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.021, REAL:0.005, MEM:2358.5M
[11/15 15:38:47     24s] Use non-trimmed site array because memory saving is not enough.
[11/15 15:38:47     24s] SiteArray: non-trimmed site array dimensions = 341 x 5920
[11/15 15:38:47     24s] SiteArray: use 8,380,416 bytes
[11/15 15:38:47     24s] SiteArray: current memory after site array memory allocation 2366.5M
[11/15 15:38:47     24s] SiteArray: FP blocked sites are writable
[11/15 15:38:47     24s] Estimated cell power/ground rail width = 0.344 um
[11/15 15:38:47     24s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/15 15:38:47     24s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2366.5M
[11/15 15:38:47     24s] Process 25427 wires and vias for routing blockage analysis
[11/15 15:38:47     24s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.112, REAL:0.016, MEM:2367.5M
[11/15 15:38:47     24s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.191, REAL:0.065, MEM:2367.5M
[11/15 15:38:47     24s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.201, REAL:0.075, MEM:2367.5M
[11/15 15:38:47     24s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=2367.5MB).
[11/15 15:38:47     24s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.271, REAL:0.145, MEM:2367.5M
[11/15 15:38:47     24s] For 6495 new insts, 6495 new pwr-pin connections were made to global net 'VDD'.
[11/15 15:38:47     24s] 6495 new gnd-pin connections were made to global net 'VSS'.
[11/15 15:38:47     24s] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[11/15 15:38:47     24s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2373.9M
[11/15 15:38:47     24s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2373.9M
[11/15 15:38:47     24s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:2373.9M
[11/15 15:38:47     24s] All LLGs are deleted
[11/15 15:38:47     24s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2373.9M
[11/15 15:38:47     24s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2373.9M
[11/15 15:38:47     24s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.031, REAL:0.016, MEM:2373.9M
[11/15 15:38:47     24s] Inserted 6495 well-taps <FILLTIE2A10TH> cells (prefix WELLTAP).
[11/15 15:38:47     24s] <CMD> place_opt_design
[11/15 15:38:47     24s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:00:24.6/0:01:46.6 (0.2), mem = 2370.5M
[11/15 15:38:47     24s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[11/15 15:38:47     24s] *** Starting GigaPlace ***
[11/15 15:38:47     24s] **INFO: User settings:
[11/15 15:38:47     24s] setDesignMode -flowEffort        standard
[11/15 15:38:47     24s] setDesignMode -powerEffort       low
[11/15 15:38:47     24s] setDesignMode -process           65
[11/15 15:38:47     24s] setExtractRCMode -coupling_c_th  0.1
[11/15 15:38:47     24s] setExtractRCMode -relative_c_th  1
[11/15 15:38:47     24s] setExtractRCMode -total_c_th     0
[11/15 15:38:47     24s] setDelayCalMode -engine          aae
[11/15 15:38:47     24s] setAnalysisMode -analysisType    onChipVariation
[11/15 15:38:47     24s] setAnalysisMode -cppr            both
[11/15 15:38:47     24s] 
[11/15 15:38:47     24s] #optDebug: fT-E <X 2 3 1 0>
[11/15 15:38:47     24s] OPERPROF: Starting DPlace-Init at level 1, MEM:2370.5M
[11/15 15:38:47     24s] z: 2, totalTracks: 1
[11/15 15:38:47     24s] z: 4, totalTracks: 1
[11/15 15:38:47     24s] z: 6, totalTracks: 1
[11/15 15:38:47     24s] z: 8, totalTracks: 1
[11/15 15:38:47     24s] #spOpts: N=65 mergeVia=F 
[11/15 15:38:47     24s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2362.5M
[11/15 15:38:47     24s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2362.5M
[11/15 15:38:47     24s] Core basic site is TSMC65ADV10TSITE
[11/15 15:38:47     24s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2362.5M
[11/15 15:38:47     24s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.024, REAL:0.005, MEM:2362.5M
[11/15 15:38:47     24s] SiteArray: non-trimmed site array dimensions = 341 x 5920
[11/15 15:38:47     24s] SiteArray: use 8,380,416 bytes
[11/15 15:38:47     24s] SiteArray: current memory after site array memory allocation 2370.5M
[11/15 15:38:47     24s] SiteArray: FP blocked sites are writable
[11/15 15:38:47     24s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/15 15:38:47     24s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2370.5M
[11/15 15:38:47     24s] Process 25427 wires and vias for routing blockage analysis
[11/15 15:38:47     24s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.124, REAL:0.017, MEM:2370.5M
[11/15 15:38:47     24s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.202, REAL:0.060, MEM:2370.5M
[11/15 15:38:47     24s] OPERPROF:     Starting CMU at level 3, MEM:2370.5M
[11/15 15:38:47     24s] OPERPROF:     Finished CMU at level 3, CPU:0.003, REAL:0.003, MEM:2370.5M
[11/15 15:38:47     24s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.223, REAL:0.081, MEM:2370.5M
[11/15 15:38:47     24s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2370.5MB).
[11/15 15:38:47     24s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.262, REAL:0.120, MEM:2370.5M
[11/15 15:38:47     24s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2370.5M
[11/15 15:38:47     24s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2370.5M
[11/15 15:38:47     24s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:2370.5M
[11/15 15:38:47     24s] All LLGs are deleted
[11/15 15:38:47     24s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2370.5M
[11/15 15:38:47     24s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2370.5M
[11/15 15:38:47     24s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.033, REAL:0.015, MEM:2370.5M
[11/15 15:38:47     24s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/15 15:38:47     24s] [check_scan_connected]: number of scan connected with missing definition = 370, number of scan = 437, number of sequential = 5736, percentage of missing scan cell = 6.45% (370 / 5736)
[11/15 15:38:47     24s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 6.45% flops. Placement and timing QoR can be severely impacted in this case!
[11/15 15:38:47     24s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[11/15 15:38:47     25s] no activity file in design. spp won't run.
[11/15 15:38:47     25s] ### Time Record (colorize_geometry) is installed.
[11/15 15:38:47     25s] #Start colorize_geometry on Sat Nov 15 15:38:47 2025
[11/15 15:38:47     25s] #
[11/15 15:38:47     25s] ### Time Record (Pre Callback) is installed.
[11/15 15:38:47     25s] ### Time Record (Pre Callback) is uninstalled.
[11/15 15:38:47     25s] ### Time Record (DB Import) is installed.
[11/15 15:38:47     25s] ### import design signature (2): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1631048610 placement=353891814 pin_access=1 halo=0
[11/15 15:38:47     25s] ### Time Record (DB Import) is uninstalled.
[11/15 15:38:47     25s] ### Time Record (DB Export) is installed.
[11/15 15:38:47     25s] Extracting standard cell pins and blockage ...... 
[11/15 15:38:47     25s] Pin and blockage extraction finished
[11/15 15:38:47     25s] ### export design design signature (3): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1631048610 placement=353891814 pin_access=1 halo=0
[11/15 15:38:47     25s] ### Time Record (DB Export) is uninstalled.
[11/15 15:38:47     25s] ### Time Record (Post Callback) is installed.
[11/15 15:38:47     25s] ### Time Record (Post Callback) is uninstalled.
[11/15 15:38:47     25s] #
[11/15 15:38:47     25s] #colorize_geometry statistics:
[11/15 15:38:47     25s] #Cpu time = 00:00:00
[11/15 15:38:47     25s] #Elapsed time = 00:00:00
[11/15 15:38:47     25s] #Increased memory = -7.63 (MB)
[11/15 15:38:47     25s] #Total memory = 1675.60 (MB)
[11/15 15:38:47     25s] #Peak memory = 1687.32 (MB)
[11/15 15:38:47     25s] #Number of warnings = 0
[11/15 15:38:47     25s] #Total number of warnings = 0
[11/15 15:38:47     25s] #Number of fails = 0
[11/15 15:38:47     25s] #Total number of fails = 0
[11/15 15:38:47     25s] #Complete colorize_geometry on Sat Nov 15 15:38:47 2025
[11/15 15:38:47     25s] #
[11/15 15:38:47     25s] ### import design signature (4): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 halo=0
[11/15 15:38:47     25s] ### Time Record (colorize_geometry) is uninstalled.
[11/15 15:38:47     25s] ### 
[11/15 15:38:47     25s] ###   Scalability Statistics
[11/15 15:38:47     25s] ### 
[11/15 15:38:47     25s] ### ------------------------+----------------+----------------+----------------+
[11/15 15:38:47     25s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[11/15 15:38:47     25s] ### ------------------------+----------------+----------------+----------------+
[11/15 15:38:47     25s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[11/15 15:38:47     25s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[11/15 15:38:47     25s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[11/15 15:38:47     25s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[11/15 15:38:47     25s] ###   Entire Command        |        00:00:00|        00:00:00|             1.1|
[11/15 15:38:47     25s] ### ------------------------+----------------+----------------+----------------+
[11/15 15:38:47     25s] ### 
[11/15 15:38:47     25s] **Info: Trial Route has Max Route Layer 15/8.
[11/15 15:38:47     25s] ### Creating LA Mngr. totSessionCpu=0:00:25.2 mem=2303.5M
[11/15 15:38:47     25s] ### Creating LA Mngr, finished. totSessionCpu=0:00:25.2 mem=2303.5M
[11/15 15:38:47     25s] *** Start deleteBufferTree ***
[11/15 15:38:48     26s] Multithreaded Timing Analysis is initialized with 8 threads
[11/15 15:38:48     26s] 
[11/15 15:38:48     26s] Info: Detect buffers to remove automatically.
[11/15 15:38:48     26s] Analyzing netlist ...
[11/15 15:38:48     26s] Updating netlist
[11/15 15:38:49     26s] AAE DB initialization (MEM=2418.33 CPU=0:00:00.0 REAL=0:00:00.0) 
[11/15 15:38:49     26s] Start AAE Lib Loading. (MEM=2418.33)
[11/15 15:38:49     26s] End AAE Lib Loading. (MEM=2437.41 CPU=0:00:00.0 Real=0:00:00.0)
[11/15 15:38:49     26s] 
[11/15 15:38:49     26s] *summary: 267 instances (buffers/inverters) removed
[11/15 15:38:49     26s] *** Finish deleteBufferTree (0:00:01.8) ***
[11/15 15:38:49     26s] Deleting Cell Server ...
[11/15 15:38:49     27s] Effort level <high> specified for tdgp_reg2reg_default path_group
[11/15 15:38:49     27s] 
[11/15 15:38:49     27s] **INFO: Power effort not set by setOptMode, so setting 'setOptMode -powerEffort low', as set by setDesignMode
[11/15 15:38:49     27s] **INFO: No dynamic/leakage power view specified, setting up the setup view "setup_analysis_view" as power view
[11/15 15:38:49     27s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:2441.4M
[11/15 15:38:49     27s] Deleted 0 physical inst  (cell FILLTIE128A10TH / prefix FILLER).
[11/15 15:38:49     27s] Deleted 0 physical inst  (cell FILLTIE64A10TH / prefix FILLER).
[11/15 15:38:49     27s] Deleted 0 physical inst  (cell FILLTIE32A10TH / prefix FILLER).
[11/15 15:38:49     27s] Deleted 0 physical inst  (cell FILLTIE16A10TH / prefix FILLER).
[11/15 15:38:49     27s] Deleted 0 physical inst  (cell FILLTIE8A10TH / prefix FILLER).
[11/15 15:38:49     27s] Deleted 0 physical inst  (cell FILLTIE4A10TH / prefix FILLER).
[11/15 15:38:49     27s] Deleted 0 physical inst  (cell FILLTIE2A10TH / prefix FILLER).
[11/15 15:38:49     27s] Deleted 0 physical inst  (cell FILL128A10TH / prefix FILLER).
[11/15 15:38:49     27s] Deleted 0 physical inst  (cell FILL64A10TH / prefix FILLER).
[11/15 15:38:49     27s] Deleted 0 physical inst  (cell FILL32A10TH / prefix FILLER).
[11/15 15:38:49     27s] Deleted 0 physical inst  (cell FILL16A10TH / prefix FILLER).
[11/15 15:38:49     27s] Deleted 0 physical inst  (cell FILL8A10TH / prefix FILLER).
[11/15 15:38:49     27s] Deleted 0 physical inst  (cell FILL4A10TH / prefix FILLER).
[11/15 15:38:49     27s] Deleted 0 physical inst  (cell FILL2A10TH / prefix FILLER).
[11/15 15:38:49     27s] Deleted 0 physical inst  (cell FILL1A10TH / prefix FILLER).
[11/15 15:38:49     27s] Did not delete 6495 physical insts as they did not match the given prefix <FILLER>.
[11/15 15:38:49     27s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.004, REAL:0.004, MEM:2441.4M
[11/15 15:38:49     27s] INFO: #ExclusiveGroups=0
[11/15 15:38:49     27s] INFO: There are no Exclusive Groups.
[11/15 15:38:49     27s] No user-set net weight.
[11/15 15:38:49     27s] Net fanout histogram:
[11/15 15:38:49     27s] 2		: 19550 (65.9%) nets
[11/15 15:38:49     27s] 3		: 5388 (18.2%) nets
[11/15 15:38:49     27s] 4     -	14	: 3918 (13.2%) nets
[11/15 15:38:49     27s] 15    -	39	: 638 (2.2%) nets
[11/15 15:38:49     27s] 40    -	79	: 114 (0.4%) nets
[11/15 15:38:49     27s] 80    -	159	: 37 (0.1%) nets
[11/15 15:38:49     27s] 160   -	319	: 9 (0.0%) nets
[11/15 15:38:49     27s] 320   -	639	: 1 (0.0%) nets
[11/15 15:38:49     27s] 640   -	1279	: 0 (0.0%) nets
[11/15 15:38:49     27s] 1280  -	2559	: 1 (0.0%) nets
[11/15 15:38:49     27s] 2560  -	5119	: 0 (0.0%) nets
[11/15 15:38:49     27s] 5120+		: 0 (0.0%) nets
[11/15 15:38:49     27s] no activity file in design. spp won't run.
[11/15 15:38:49     27s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[11/15 15:38:49     27s] Scan chains were not defined.
[11/15 15:38:49     27s] z: 2, totalTracks: 1
[11/15 15:38:49     27s] z: 4, totalTracks: 1
[11/15 15:38:49     27s] z: 6, totalTracks: 1
[11/15 15:38:49     27s] z: 8, totalTracks: 1
[11/15 15:38:49     27s] #spOpts: N=65 minPadR=1.1 
[11/15 15:38:49     27s] #std cell=33980 (6495 fixed + 27485 movable) #buf cell=0 #inv cell=1981 #block=9 (0 floating + 9 preplaced)
[11/15 15:38:49     27s] #ioInst=0 #net=29656 #term=109351 #term/net=3.69, #fixedIo=302, #floatIo=0, #fixedPin=302, #floatPin=32
[11/15 15:38:49     27s] stdCell: 33980 single + 0 double + 0 multi
[11/15 15:38:49     27s] Total standard cell length = 62.1942 (mm), area = 0.1244 (mm^2)
[11/15 15:38:49     27s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2441.4M
[11/15 15:38:49     27s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2441.4M
[11/15 15:38:49     27s] Core basic site is TSMC65ADV10TSITE
[11/15 15:38:49     27s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2441.4M
[11/15 15:38:49     27s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.029, REAL:0.006, MEM:2473.4M
[11/15 15:38:49     27s] SiteArray: non-trimmed site array dimensions = 341 x 5920
[11/15 15:38:49     27s] SiteArray: use 8,380,416 bytes
[11/15 15:38:49     27s] SiteArray: current memory after site array memory allocation 2473.4M
[11/15 15:38:49     27s] SiteArray: FP blocked sites are writable
[11/15 15:38:49     27s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/15 15:38:49     27s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2473.4M
[11/15 15:38:49     27s] Process 25427 wires and vias for routing blockage analysis
[11/15 15:38:49     27s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.124, REAL:0.017, MEM:2473.4M
[11/15 15:38:49     27s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.206, REAL:0.063, MEM:2473.4M
[11/15 15:38:49     27s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.357, REAL:0.214, MEM:2473.4M
[11/15 15:38:49     27s] OPERPROF: Starting pre-place ADS at level 1, MEM:2473.4M
[11/15 15:38:49     27s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:2473.4M
[11/15 15:38:49     27s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:2473.4M
[11/15 15:38:49     27s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:2473.4M
[11/15 15:38:49     27s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:2473.4M
[11/15 15:38:49     27s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:2473.4M
[11/15 15:38:49     27s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.008, REAL:0.008, MEM:2473.4M
[11/15 15:38:49     27s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:2473.4M
[11/15 15:38:49     27s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.003, REAL:0.003, MEM:2473.4M
[11/15 15:38:49     27s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.011, REAL:0.011, MEM:2473.4M
[11/15 15:38:49     27s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.012, REAL:0.012, MEM:2473.4M
[11/15 15:38:49     27s] ADSU 0.422 -> 0.471. GS 16.000
[11/15 15:38:49     27s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.080, REAL:0.080, MEM:2473.4M
[11/15 15:38:49     27s] Average module density = 0.471.
[11/15 15:38:49     27s] Density for the design = 0.471.
[11/15 15:38:49     27s]        = stdcell_area 297981 sites (119192 um^2) / alloc_area 632202 sites (252881 um^2).
[11/15 15:38:49     27s] Pin Density = 0.05417.
[11/15 15:38:49     27s]             = total # of pins 109351 / total area 2018720.
[11/15 15:38:49     27s] OPERPROF: Starting spMPad at level 1, MEM:2473.4M
[11/15 15:38:49     27s] OPERPROF:   Starting spContextMPad at level 2, MEM:2473.4M
[11/15 15:38:49     27s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:2473.4M
[11/15 15:38:49     27s] OPERPROF: Finished spMPad at level 1, CPU:0.001, REAL:0.001, MEM:2473.4M
[11/15 15:38:49     27s] Initial padding reaches pin density 0.472 for top
[11/15 15:38:49     27s] InitPadU 0.471 -> 0.613 for top
[11/15 15:38:49     27s] Enabling multi-CPU acceleration with 8 CPU(s) for placement
[11/15 15:38:49     27s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:2473.4M
[11/15 15:38:49     27s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.017, REAL:0.017, MEM:2473.4M
[11/15 15:38:49     27s] === lastAutoLevel = 10 
[11/15 15:38:49     27s] Init WL Bound For Global Placement... 
[11/15 15:38:49     27s] OPERPROF: Starting spInitNetWt at level 1, MEM:2473.4M
[11/15 15:38:49     27s] 0 delay mode for cte enabled initNetWt.
[11/15 15:38:49     27s] no activity file in design. spp won't run.
[11/15 15:38:49     27s] [spp] 0
[11/15 15:38:49     27s] [adp] 0:1:1:1
[11/15 15:38:49     27s] 0 delay mode for cte disabled initNetWt.
[11/15 15:38:49     27s] applying net weight for pipeline side nets...
[11/15 15:38:49     27s] Applying net weight on 3(3 total detected) pipeline side nets, total chain number 5, total pipeline net 106
[11/15 15:38:49     27s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.122, REAL:0.122, MEM:2473.4M
[11/15 15:38:49     27s] Clock gating cells determined by native netlist tracing.
[11/15 15:38:49     27s] no activity file in design. spp won't run.
[11/15 15:38:49     27s] no activity file in design. spp won't run.
[11/15 15:38:49     27s] OPERPROF: Starting npMain at level 1, MEM:2473.4M
[11/15 15:38:51     27s] OPERPROF:   Starting npPlace at level 2, MEM:2681.1M
[11/15 15:38:51     28s] Iteration  1: Total net bbox = 4.526e+05 (2.92e+05 1.60e+05)
[11/15 15:38:51     28s]               Est.  stn bbox = 4.991e+05 (3.22e+05 1.77e+05)
[11/15 15:38:51     28s]               cpu = 0:00:00.7 real = 0:00:00.0 mem = 2626.1M
[11/15 15:38:51     28s] Iteration  2: Total net bbox = 4.526e+05 (2.92e+05 1.60e+05)
[11/15 15:38:51     28s]               Est.  stn bbox = 4.991e+05 (3.22e+05 1.77e+05)
[11/15 15:38:51     28s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2627.1M
[11/15 15:38:51     28s] OPERPROF:     Starting InitSKP at level 3, MEM:2750.2M
[11/15 15:38:54     37s] *** Finished SKP initialization (cpu=0:00:09.2, real=0:00:03.0)***
[11/15 15:38:54     37s] OPERPROF:     Finished InitSKP at level 3, CPU:9.163, REAL:3.255, MEM:3388.9M
[11/15 15:38:54     38s] exp_mt_sequential is set from setPlaceMode option to 1
[11/15 15:38:54     38s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=8)
[11/15 15:38:54     38s] place_exp_mt_interval set to default 32
[11/15 15:38:54     38s] place_exp_mt_interval_bias (first half) set to default 0.750000
[11/15 15:38:55     40s] Iteration  3: Total net bbox = 3.907e+05 (2.47e+05 1.44e+05)
[11/15 15:38:55     40s]               Est.  stn bbox = 4.624e+05 (2.90e+05 1.72e+05)
[11/15 15:38:55     40s]               cpu = 0:00:11.7 real = 0:00:04.0 mem = 3474.2M
[11/15 15:39:03     85s] Iteration  4: Total net bbox = 5.488e+05 (3.74e+05 1.75e+05)
[11/15 15:39:03     85s]               Est.  stn bbox = 6.868e+05 (4.76e+05 2.11e+05)
[11/15 15:39:03     85s]               cpu = 0:00:44.9 real = 0:00:08.0 mem = 3545.4M
[11/15 15:39:03     85s] Iteration  5: Total net bbox = 5.488e+05 (3.74e+05 1.75e+05)
[11/15 15:39:03     85s]               Est.  stn bbox = 6.868e+05 (4.76e+05 2.11e+05)
[11/15 15:39:03     85s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3545.4M
[11/15 15:39:03     85s] OPERPROF:   Finished npPlace at level 2, CPU:57.395, REAL:12.777, MEM:3417.4M
[11/15 15:39:03     85s] OPERPROF: Finished npMain at level 1, CPU:57.546, REAL:13.847, MEM:3417.4M
[11/15 15:39:03     85s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3417.4M
[11/15 15:39:03     85s] *Info(CAP): clkGateAware moves 4 insts, mean move: 34.71 um, max move: 74.80 um
[11/15 15:39:03     85s] *Info(CAP): max move on inst (spi0/g28376): (397.46, 425.33) --> (363.36, 466.03)
[11/15 15:39:03     85s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.006, REAL:0.006, MEM:3417.4M
[11/15 15:39:03     85s] OPERPROF: Starting npMain at level 1, MEM:3417.4M
[11/15 15:39:03     85s] OPERPROF:   Starting npPlace at level 2, MEM:3513.4M
[11/15 15:39:11    127s] Iteration  6: Total net bbox = 7.282e+05 (4.74e+05 2.54e+05)
[11/15 15:39:11    127s]               Est.  stn bbox = 9.267e+05 (6.03e+05 3.24e+05)
[11/15 15:39:11    127s]               cpu = 0:00:41.8 real = 0:00:08.0 mem = 3611.4M
[11/15 15:39:11    127s] OPERPROF:   Finished npPlace at level 2, CPU:41.999, REAL:8.003, MEM:3483.4M
[11/15 15:39:11    127s] OPERPROF: Finished npMain at level 1, CPU:42.300, REAL:8.118, MEM:3355.4M
[11/15 15:39:11    127s] Iteration  7: Total net bbox = 7.683e+05 (5.01e+05 2.67e+05)
[11/15 15:39:11    127s]               Est.  stn bbox = 9.690e+05 (6.32e+05 3.38e+05)
[11/15 15:39:11    127s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3355.4M
[11/15 15:39:12    127s] Iteration  8: Total net bbox = 7.683e+05 (5.01e+05 2.67e+05)
[11/15 15:39:12    127s]               Est.  stn bbox = 9.690e+05 (6.32e+05 3.38e+05)
[11/15 15:39:12    127s]               cpu = 0:00:00.0 real = 0:00:01.0 mem = 3355.4M
[11/15 15:39:12    127s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3355.4M
[11/15 15:39:12    127s] *Info(CAP): clkGateAware moves 4 insts, mean move: 29.79 um, max move: 96.69 um
[11/15 15:39:12    127s] *Info(CAP): max move on inst (spi0/g28376): (500.72, 401.94) --> (428.00, 425.91)
[11/15 15:39:12    127s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.003, REAL:0.003, MEM:3355.4M
[11/15 15:39:12    127s] OPERPROF: Starting npMain at level 1, MEM:3355.4M
[11/15 15:39:12    127s] OPERPROF:   Starting npPlace at level 2, MEM:3451.4M
[11/15 15:39:19    168s] OPERPROF:   Finished npPlace at level 2, CPU:40.981, REAL:7.822, MEM:3475.4M
[11/15 15:39:19    168s] OPERPROF: Finished npMain at level 1, CPU:41.265, REAL:7.931, MEM:3347.4M
[11/15 15:39:19    168s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3347.4M
[11/15 15:39:19    168s] *Info(CAP): clkGateAware moves 4 insts, mean move: 32.49 um, max move: 89.29 um
[11/15 15:39:19    168s] *Info(CAP): max move on inst (spi0/g28376): (506.73, 405.98) --> (434.68, 423.23)
[11/15 15:39:19    168s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.004, REAL:0.004, MEM:3347.4M
[11/15 15:39:19    168s] OPERPROF: Starting npCallHUMEst at level 1, MEM:3347.4M
[11/15 15:39:19    168s] Starting Early Global Route rough congestion estimation: mem = 3347.4M
[11/15 15:39:19    168s] (I)       Started Import and model ( Curr Mem: 3347.39 MB )
[11/15 15:39:19    168s] (I)       Started Create place DB ( Curr Mem: 3347.39 MB )
[11/15 15:39:19    168s] (I)       Started Import place data ( Curr Mem: 3347.39 MB )
[11/15 15:39:19    168s] (I)       Started Read instances and placement ( Curr Mem: 3347.39 MB )
[11/15 15:39:20    169s] (I)       Finished Read instances and placement ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3347.39 MB )
[11/15 15:39:20    169s] (I)       Started Read nets ( Curr Mem: 3347.39 MB )
[11/15 15:39:20    169s] (I)       Finished Read nets ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3347.39 MB )
[11/15 15:39:20    169s] (I)       Finished Import place data ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3347.39 MB )
[11/15 15:39:20    169s] (I)       Finished Create place DB ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3347.39 MB )
[11/15 15:39:20    169s] (I)       Started Create route DB ( Curr Mem: 3347.39 MB )
[11/15 15:39:20    169s] (I)       == Non-default Options ==
[11/15 15:39:20    169s] (I)       Print mode                                         : 2
[11/15 15:39:20    169s] (I)       Stop if highly congested                           : false
[11/15 15:39:20    169s] (I)       Maximum routing layer                              : 8
[11/15 15:39:20    169s] (I)       Assign partition pins                              : false
[11/15 15:39:20    169s] (I)       Support large GCell                                : true
[11/15 15:39:20    169s] (I)       Number of threads                                  : 8
[11/15 15:39:20    169s] (I)       Number of rows per GCell                           : 15
[11/15 15:39:20    169s] (I)       Max num rows per GCell                             : 32
[11/15 15:39:20    169s] (I)       Method to set GCell size                           : row
[11/15 15:39:20    169s] (I)       Counted 25427 PG shapes. We will not process PG shapes layer by layer.
[11/15 15:39:20    169s] (I)       Started Import route data (8T) ( Curr Mem: 3347.39 MB )
[11/15 15:39:20    169s] (I)       Use row-based GCell size
[11/15 15:39:20    169s] (I)       Use row-based GCell align
[11/15 15:39:20    169s] (I)       GCell unit size   : 4000
[11/15 15:39:20    169s] (I)       GCell multiplier  : 15
[11/15 15:39:20    169s] (I)       GCell row height  : 4000
[11/15 15:39:20    169s] (I)       Actual row height : 4000
[11/15 15:39:20    169s] (I)       GCell align ref   : 2000 4000
[11/15 15:39:20    169s] [NR-eGR] Track table information for default rule: 
[11/15 15:39:20    169s] [NR-eGR] M1 has no routable track
[11/15 15:39:20    169s] [NR-eGR] M2 has single uniform track structure
[11/15 15:39:20    169s] [NR-eGR] M3 has single uniform track structure
[11/15 15:39:20    169s] [NR-eGR] M4 has single uniform track structure
[11/15 15:39:20    169s] [NR-eGR] M5 has single uniform track structure
[11/15 15:39:20    169s] [NR-eGR] M6 has single uniform track structure
[11/15 15:39:20    169s] [NR-eGR] M7 has single uniform track structure
[11/15 15:39:20    169s] [NR-eGR] M8 has single uniform track structure
[11/15 15:39:20    169s] (I)       ===========================================================================
[11/15 15:39:20    169s] (I)       == Report All Rule Vias ==
[11/15 15:39:20    169s] (I)       ===========================================================================
[11/15 15:39:20    169s] (I)        Via Rule : (Default)
[11/15 15:39:20    169s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/15 15:39:20    169s] (I)       ---------------------------------------------------------------------------
[11/15 15:39:20    169s] (I)        1    3 : VIA1_X                     30 : VIA1_2CUT_W              
[11/15 15:39:20    169s] (I)        2    7 : VIA2_X                     35 : VIA2_2CUT_N              
[11/15 15:39:20    169s] (I)        3   11 : VIA3_X                     37 : VIA3_2CUT_E              
[11/15 15:39:20    169s] (I)        4   15 : VIA4_X                     42 : VIA4_2CUT_W              
[11/15 15:39:20    169s] (I)        5   19 : VIA5_X                     46 : VIA5_2CUT_W              
[11/15 15:39:20    169s] (I)        6   23 : VIA6_X                     51 : VIA6_2CUT_N              
[11/15 15:39:20    169s] (I)        7   27 : VIA7_X                     54 : VIA7_2CUT_W              
[11/15 15:39:20    169s] (I)       ===========================================================================
[11/15 15:39:20    169s] (I)       Started Read blockages ( Layer 2-8 ) ( Curr Mem: 3347.39 MB )
[11/15 15:39:20    169s] (I)       Started Read routing blockages ( Curr Mem: 3347.39 MB )
[11/15 15:39:20    169s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3347.39 MB )
[11/15 15:39:20    169s] (I)       Started Read instance blockages ( Curr Mem: 3347.39 MB )
[11/15 15:39:20    169s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3347.39 MB )
[11/15 15:39:20    169s] (I)       Started Read PG blockages ( Curr Mem: 3347.39 MB )
[11/15 15:39:20    169s] [NR-eGR] Read 46353 PG shapes
[11/15 15:39:20    169s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3347.39 MB )
[11/15 15:39:20    169s] (I)       Started Read boundary cut boxes ( Curr Mem: 3347.39 MB )
[11/15 15:39:20    169s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3347.39 MB )
[11/15 15:39:20    169s] [NR-eGR] #Routing Blockages  : 20
[11/15 15:39:20    169s] [NR-eGR] #Instance Blockages : 3210
[11/15 15:39:20    169s] [NR-eGR] #PG Blockages       : 46353
[11/15 15:39:20    169s] [NR-eGR] #Halo Blockages     : 0
[11/15 15:39:20    169s] [NR-eGR] #Boundary Blockages : 21
[11/15 15:39:20    169s] (I)       Finished Read blockages ( Layer 2-8 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3347.39 MB )
[11/15 15:39:20    169s] (I)       Started Read blackboxes ( Curr Mem: 3347.39 MB )
[11/15 15:39:20    169s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/15 15:39:20    169s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3347.39 MB )
[11/15 15:39:20    169s] (I)       Started Read prerouted ( Curr Mem: 3347.39 MB )
[11/15 15:39:20    169s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/15 15:39:20    169s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3347.39 MB )
[11/15 15:39:20    169s] (I)       Started Read unlegalized nets ( Curr Mem: 3347.39 MB )
[11/15 15:39:20    169s] (I)       Finished Read unlegalized nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3347.39 MB )
[11/15 15:39:20    169s] (I)       Started Read nets ( Curr Mem: 3347.39 MB )
[11/15 15:39:20    169s] [NR-eGR] Read numTotalNets=29656  numIgnoredNets=0
[11/15 15:39:20    169s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3347.39 MB )
[11/15 15:39:20    169s] (I)       Started Set up via pillars ( Curr Mem: 3347.39 MB )
[11/15 15:39:20    169s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3347.39 MB )
[11/15 15:39:20    169s] (I)       early_global_route_priority property id does not exist.
[11/15 15:39:20    169s] (I)       Started Initialize 3D grid graph ( Curr Mem: 3347.39 MB )
[11/15 15:39:20    169s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3347.39 MB )
[11/15 15:39:20    169s] (I)       Model blockages into capacity
[11/15 15:39:20    169s] (I)       Read Num Blocks=49604  Num Prerouted Wires=0  Num CS=0
[11/15 15:39:20    169s] (I)       Started Initialize 3D capacity ( Curr Mem: 3347.39 MB )
[11/15 15:39:20    169s] (I)       Layer 1 (V) : #blockages 7650 : #preroutes 0
[11/15 15:39:20    169s] (I)       Layer 2 (H) : #blockages 7355 : #preroutes 0
[11/15 15:39:20    169s] (I)       Layer 3 (V) : #blockages 9207 : #preroutes 0
[11/15 15:39:20    169s] (I)       Layer 4 (H) : #blockages 9489 : #preroutes 0
[11/15 15:39:20    169s] (I)       Layer 5 (V) : #blockages 9489 : #preroutes 0
[11/15 15:39:20    169s] (I)       Layer 6 (H) : #blockages 5585 : #preroutes 0
[11/15 15:39:20    169s] (I)       Layer 7 (V) : #blockages 829 : #preroutes 0
[11/15 15:39:20    169s] (I)       Finished Initialize 3D capacity ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3347.39 MB )
[11/15 15:39:20    169s] (I)       -- layer congestion ratio --
[11/15 15:39:20    169s] (I)       Layer 1 : 0.100000
[11/15 15:39:20    169s] (I)       Layer 2 : 0.700000
[11/15 15:39:20    169s] (I)       Layer 3 : 0.700000
[11/15 15:39:20    169s] (I)       Layer 4 : 0.700000
[11/15 15:39:20    169s] (I)       Layer 5 : 0.700000
[11/15 15:39:20    169s] (I)       Layer 6 : 0.700000
[11/15 15:39:20    169s] (I)       Layer 7 : 0.700000
[11/15 15:39:20    169s] (I)       Layer 8 : 0.700000
[11/15 15:39:20    169s] (I)       ----------------------------
[11/15 15:39:20    169s] (I)       Number of ignored nets                =      0
[11/15 15:39:20    169s] (I)       Number of connected nets              =      0
[11/15 15:39:20    169s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[11/15 15:39:20    169s] (I)       Number of clock nets                  =    414.  Ignored: No
[11/15 15:39:20    169s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[11/15 15:39:20    169s] (I)       Number of special nets                =      0.  Ignored: Yes
[11/15 15:39:20    169s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[11/15 15:39:20    169s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[11/15 15:39:20    169s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[11/15 15:39:20    169s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[11/15 15:39:20    169s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/15 15:39:20    169s] (I)       Finished Import route data (8T) ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3347.39 MB )
[11/15 15:39:20    169s] (I)       Finished Create route DB ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3347.39 MB )
[11/15 15:39:20    169s] (I)       Started Read aux data ( Curr Mem: 3347.39 MB )
[11/15 15:39:20    169s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3347.39 MB )
[11/15 15:39:20    169s] (I)       Started Others data preparation ( Curr Mem: 3347.39 MB )
[11/15 15:39:20    169s] [NR-eGR] There are 414 clock nets ( 0 with NDR ).
[11/15 15:39:20    169s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3347.39 MB )
[11/15 15:39:20    169s] (I)       Started Create route kernel ( Curr Mem: 3347.39 MB )
[11/15 15:39:20    169s] (I)       Ndr track 0 does not exist
[11/15 15:39:20    169s] (I)       ---------------------Grid Graph Info--------------------
[11/15 15:39:20    169s] (I)       Routing area        : (0, 0) - (2372000, 1372000)
[11/15 15:39:20    169s] (I)       Core area           : (2000, 4000) - (2370000, 1370000)
[11/15 15:39:20    169s] (I)       Site width          :   400  (dbu)
[11/15 15:39:20    169s] (I)       Row height          :  4000  (dbu)
[11/15 15:39:20    169s] (I)       GCell row height    :  4000  (dbu)
[11/15 15:39:20    169s] (I)       GCell width         : 60000  (dbu)
[11/15 15:39:20    169s] (I)       GCell height        : 60000  (dbu)
[11/15 15:39:20    169s] (I)       Grid                :    40    23     8
[11/15 15:39:20    169s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[11/15 15:39:20    169s] (I)       Vertical capacity   :     0 60000     0 60000     0 60000     0 60000
[11/15 15:39:20    169s] (I)       Horizontal capacity :     0     0 60000     0 60000     0 60000     0
[11/15 15:39:20    169s] (I)       Default wire width  :   180   200   200   200   200   200   200   800
[11/15 15:39:20    169s] (I)       Default wire space  :   180   200   200   200   200   200   200   800
[11/15 15:39:20    169s] (I)       Default wire pitch  :   360   400   400   400   400   400   400  1600
[11/15 15:39:20    169s] (I)       Default pitch size  :   360   400   400   400   400   400   400  1600
[11/15 15:39:20    169s] (I)       First track coord   :     0   200   200   200   200   200   200  1200
[11/15 15:39:20    169s] (I)       Num tracks per GCell: 166.67 150.00 150.00 150.00 150.00 150.00 150.00 37.50
[11/15 15:39:20    169s] (I)       Total num of tracks :     0  5930  3430  5930  3430  5930  3430  1482
[11/15 15:39:20    169s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[11/15 15:39:20    169s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[11/15 15:39:20    169s] (I)       --------------------------------------------------------
[11/15 15:39:20    169s] 
[11/15 15:39:20    169s] [NR-eGR] ============ Routing rule table ============
[11/15 15:39:20    169s] [NR-eGR] Rule id: 0  Nets: 29656 
[11/15 15:39:20    169s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/15 15:39:20    169s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=400  L8=1600
[11/15 15:39:20    169s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[11/15 15:39:20    169s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[11/15 15:39:20    169s] [NR-eGR] ========================================
[11/15 15:39:20    169s] [NR-eGR] 
[11/15 15:39:20    169s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/15 15:39:20    169s] (I)       blocked tracks on layer2 : = 103356 / 136390 (75.78%)
[11/15 15:39:20    169s] (I)       blocked tracks on layer3 : = 99502 / 137200 (72.52%)
[11/15 15:39:20    169s] (I)       blocked tracks on layer4 : = 102813 / 136390 (75.38%)
[11/15 15:39:20    169s] (I)       blocked tracks on layer5 : = 50337 / 137200 (36.69%)
[11/15 15:39:20    169s] (I)       blocked tracks on layer6 : = 54982 / 136390 (40.31%)
[11/15 15:39:20    169s] (I)       blocked tracks on layer7 : = 134334 / 137200 (97.91%)
[11/15 15:39:20    169s] (I)       blocked tracks on layer8 : = 34086 / 34086 (100.00%)
[11/15 15:39:20    169s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3347.39 MB )
[11/15 15:39:20    169s] (I)       Finished Import and model ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 3347.39 MB )
[11/15 15:39:20    169s] (I)       Reset routing kernel
[11/15 15:39:20    169s] (I)       Started Initialization ( Curr Mem: 3347.39 MB )
[11/15 15:39:20    169s] (I)       numLocalWires=121173  numGlobalNetBranches=33827  numLocalNetBranches=26829
[11/15 15:39:20    169s] (I)       totalPins=109319  totalGlobalPin=30077 (27.51%)
[11/15 15:39:20    169s] (I)       Finished Initialization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3347.39 MB )
[11/15 15:39:20    169s] (I)       Started Generate topology (8T) ( Curr Mem: 3347.39 MB )
[11/15 15:39:20    169s] (I)       Finished Generate topology (8T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3347.39 MB )
[11/15 15:39:20    169s] (I)       total 2D Cap : 434536 = (231971 H, 202565 V)
[11/15 15:39:20    169s] (I)       
[11/15 15:39:20    169s] (I)       ============  Phase 1a Route ============
[11/15 15:39:20    169s] (I)       Started Phase 1a ( Curr Mem: 3347.39 MB )
[11/15 15:39:20    169s] (I)       Started Pattern routing ( Curr Mem: 3347.39 MB )
[11/15 15:39:20    169s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3347.39 MB )
[11/15 15:39:20    169s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 3347.39 MB )
[11/15 15:39:20    169s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 55
[11/15 15:39:20    169s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3347.39 MB )
[11/15 15:39:20    169s] (I)       Usage: 29814 = (17543 H, 12271 V) = (7.56% H, 6.06% V) = (5.263e+05um H, 3.681e+05um V)
[11/15 15:39:20    169s] (I)       Started Add via demand to 2D ( Curr Mem: 3347.39 MB )
[11/15 15:39:20    169s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3347.39 MB )
[11/15 15:39:20    169s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3347.39 MB )
[11/15 15:39:20    169s] (I)       
[11/15 15:39:20    169s] (I)       ============  Phase 1b Route ============
[11/15 15:39:20    169s] (I)       Started Phase 1b ( Curr Mem: 3347.39 MB )
[11/15 15:39:20    169s] (I)       Started Monotonic routing ( Curr Mem: 3347.39 MB )
[11/15 15:39:20    169s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3347.39 MB )
[11/15 15:39:20    169s] (I)       Usage: 29814 = (17543 H, 12271 V) = (7.56% H, 6.06% V) = (5.263e+05um H, 3.681e+05um V)
[11/15 15:39:20    169s] (I)       eGR overflow: 0.00% H + 0.00% V
[11/15 15:39:20    169s] 
[11/15 15:39:20    169s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3347.39 MB )
[11/15 15:39:20    169s] (I)       Started Export 2D cong map ( Curr Mem: 3347.39 MB )
[11/15 15:39:20    169s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[11/15 15:39:20    169s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3347.39 MB )
[11/15 15:39:20    169s] Finished Early Global Route rough congestion estimation: mem = 3347.4M
[11/15 15:39:20    169s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.155, REAL:0.154, MEM:3347.4M
[11/15 15:39:20    169s] earlyGlobalRoute rough estimation gcell size 15 row height
[11/15 15:39:20    169s] OPERPROF: Starting CDPad at level 1, MEM:3347.4M
[11/15 15:39:20    169s] CDPadU 0.626 -> 0.626. R=0.481, N=27485, GS=30.000
[11/15 15:39:20    169s] OPERPROF: Finished CDPad at level 1, CPU:0.180, REAL:0.055, MEM:3347.4M
[11/15 15:39:20    169s] OPERPROF: Starting npMain at level 1, MEM:3347.4M
[11/15 15:39:20    169s] OPERPROF:   Starting npPlace at level 2, MEM:3443.4M
[11/15 15:39:20    169s] OPERPROF:   Finished npPlace at level 2, CPU:0.392, REAL:0.109, MEM:3471.9M
[11/15 15:39:20    170s] OPERPROF: Finished npMain at level 1, CPU:0.678, REAL:0.221, MEM:3343.9M
[11/15 15:39:20    170s] Global placement CDP skipped at cutLevel 9.
[11/15 15:39:20    170s] Iteration  9: Total net bbox = 8.180e+05 (5.11e+05 3.07e+05)
[11/15 15:39:20    170s]               Est.  stn bbox = 1.033e+06 (6.43e+05 3.90e+05)
[11/15 15:39:20    170s]               cpu = 0:00:42.3 real = 0:00:08.0 mem = 3343.9M
[11/15 15:39:20    170s] Iteration 10: Total net bbox = 8.180e+05 (5.11e+05 3.07e+05)
[11/15 15:39:20    170s]               Est.  stn bbox = 1.033e+06 (6.43e+05 3.90e+05)
[11/15 15:39:20    170s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3343.9M
[11/15 15:39:20    170s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3343.9M
[11/15 15:39:20    170s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 15:39:20    170s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.004, REAL:0.004, MEM:3343.9M
[11/15 15:39:20    170s] OPERPROF: Starting npMain at level 1, MEM:3343.9M
[11/15 15:39:20    170s] OPERPROF:   Starting npPlace at level 2, MEM:3439.9M
[11/15 15:39:27    208s] OPERPROF:   Finished npPlace at level 2, CPU:37.901, REAL:7.216, MEM:3469.9M
[11/15 15:39:27    208s] OPERPROF: Finished npMain at level 1, CPU:38.182, REAL:7.319, MEM:3341.9M
[11/15 15:39:27    208s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3341.9M
[11/15 15:39:27    208s] *Info(CAP): clkGateAware moves 4 insts, mean move: 22.25 um, max move: 63.60 um
[11/15 15:39:27    208s] *Info(CAP): max move on inst (spi0/g28376): (478.68, 412.78) --> (427.48, 425.18)
[11/15 15:39:27    208s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.004, REAL:0.004, MEM:3341.9M
[11/15 15:39:27    208s] OPERPROF: Starting npCallHUMEst at level 1, MEM:3341.9M
[11/15 15:39:27    208s] Starting Early Global Route rough congestion estimation: mem = 3341.9M
[11/15 15:39:27    208s] (I)       Started Import and model ( Curr Mem: 3341.88 MB )
[11/15 15:39:27    208s] (I)       Started Create place DB ( Curr Mem: 3341.88 MB )
[11/15 15:39:27    208s] (I)       Started Import place data ( Curr Mem: 3341.88 MB )
[11/15 15:39:27    208s] (I)       Started Read instances and placement ( Curr Mem: 3341.88 MB )
[11/15 15:39:27    208s] (I)       Finished Read instances and placement ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3341.88 MB )
[11/15 15:39:27    208s] (I)       Started Read nets ( Curr Mem: 3341.88 MB )
[11/15 15:39:27    208s] (I)       Finished Read nets ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3341.88 MB )
[11/15 15:39:27    208s] (I)       Finished Import place data ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3341.88 MB )
[11/15 15:39:27    208s] (I)       Finished Create place DB ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3341.88 MB )
[11/15 15:39:27    208s] (I)       Started Create route DB ( Curr Mem: 3341.88 MB )
[11/15 15:39:27    208s] (I)       == Non-default Options ==
[11/15 15:39:27    208s] (I)       Print mode                                         : 2
[11/15 15:39:27    208s] (I)       Stop if highly congested                           : false
[11/15 15:39:27    208s] (I)       Maximum routing layer                              : 8
[11/15 15:39:27    208s] (I)       Assign partition pins                              : false
[11/15 15:39:27    208s] (I)       Support large GCell                                : true
[11/15 15:39:27    208s] (I)       Number of threads                                  : 8
[11/15 15:39:27    208s] (I)       Number of rows per GCell                           : 8
[11/15 15:39:27    208s] (I)       Max num rows per GCell                             : 32
[11/15 15:39:27    208s] (I)       Method to set GCell size                           : row
[11/15 15:39:27    208s] (I)       Counted 25427 PG shapes. We will not process PG shapes layer by layer.
[11/15 15:39:27    208s] (I)       Started Import route data (8T) ( Curr Mem: 3341.88 MB )
[11/15 15:39:27    208s] (I)       Use row-based GCell size
[11/15 15:39:27    208s] (I)       Use row-based GCell align
[11/15 15:39:27    208s] (I)       GCell unit size   : 4000
[11/15 15:39:27    208s] (I)       GCell multiplier  : 8
[11/15 15:39:27    208s] (I)       GCell row height  : 4000
[11/15 15:39:27    208s] (I)       Actual row height : 4000
[11/15 15:39:27    208s] (I)       GCell align ref   : 2000 4000
[11/15 15:39:27    208s] [NR-eGR] Track table information for default rule: 
[11/15 15:39:27    208s] [NR-eGR] M1 has no routable track
[11/15 15:39:27    208s] [NR-eGR] M2 has single uniform track structure
[11/15 15:39:27    208s] [NR-eGR] M3 has single uniform track structure
[11/15 15:39:27    208s] [NR-eGR] M4 has single uniform track structure
[11/15 15:39:27    208s] [NR-eGR] M5 has single uniform track structure
[11/15 15:39:27    208s] [NR-eGR] M6 has single uniform track structure
[11/15 15:39:27    208s] [NR-eGR] M7 has single uniform track structure
[11/15 15:39:27    208s] [NR-eGR] M8 has single uniform track structure
[11/15 15:39:27    208s] (I)       ===========================================================================
[11/15 15:39:27    208s] (I)       == Report All Rule Vias ==
[11/15 15:39:27    208s] (I)       ===========================================================================
[11/15 15:39:27    208s] (I)        Via Rule : (Default)
[11/15 15:39:27    208s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/15 15:39:27    208s] (I)       ---------------------------------------------------------------------------
[11/15 15:39:27    208s] (I)        1    3 : VIA1_X                     30 : VIA1_2CUT_W              
[11/15 15:39:27    208s] (I)        2    7 : VIA2_X                     35 : VIA2_2CUT_N              
[11/15 15:39:27    208s] (I)        3   11 : VIA3_X                     37 : VIA3_2CUT_E              
[11/15 15:39:27    208s] (I)        4   15 : VIA4_X                     42 : VIA4_2CUT_W              
[11/15 15:39:27    208s] (I)        5   19 : VIA5_X                     46 : VIA5_2CUT_W              
[11/15 15:39:27    208s] (I)        6   23 : VIA6_X                     51 : VIA6_2CUT_N              
[11/15 15:39:27    208s] (I)        7   27 : VIA7_X                     54 : VIA7_2CUT_W              
[11/15 15:39:27    208s] (I)       ===========================================================================
[11/15 15:39:27    208s] (I)       Started Read blockages ( Layer 2-8 ) ( Curr Mem: 3341.88 MB )
[11/15 15:39:27    208s] (I)       Started Read routing blockages ( Curr Mem: 3341.88 MB )
[11/15 15:39:27    208s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3341.88 MB )
[11/15 15:39:27    208s] (I)       Started Read instance blockages ( Curr Mem: 3341.88 MB )
[11/15 15:39:27    208s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3341.88 MB )
[11/15 15:39:27    208s] (I)       Started Read PG blockages ( Curr Mem: 3341.88 MB )
[11/15 15:39:27    208s] [NR-eGR] Read 46353 PG shapes
[11/15 15:39:27    208s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3341.88 MB )
[11/15 15:39:27    208s] (I)       Started Read boundary cut boxes ( Curr Mem: 3341.88 MB )
[11/15 15:39:27    208s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3341.88 MB )
[11/15 15:39:27    208s] [NR-eGR] #Routing Blockages  : 20
[11/15 15:39:27    208s] [NR-eGR] #Instance Blockages : 3210
[11/15 15:39:27    208s] [NR-eGR] #PG Blockages       : 46353
[11/15 15:39:27    208s] [NR-eGR] #Halo Blockages     : 0
[11/15 15:39:27    208s] [NR-eGR] #Boundary Blockages : 21
[11/15 15:39:27    208s] (I)       Finished Read blockages ( Layer 2-8 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3341.88 MB )
[11/15 15:39:27    208s] (I)       Started Read blackboxes ( Curr Mem: 3341.88 MB )
[11/15 15:39:27    208s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/15 15:39:27    208s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3341.88 MB )
[11/15 15:39:27    208s] (I)       Started Read prerouted ( Curr Mem: 3341.88 MB )
[11/15 15:39:27    208s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/15 15:39:27    208s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3341.88 MB )
[11/15 15:39:27    208s] (I)       Started Read unlegalized nets ( Curr Mem: 3341.88 MB )
[11/15 15:39:27    208s] (I)       Finished Read unlegalized nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3341.88 MB )
[11/15 15:39:27    208s] (I)       Started Read nets ( Curr Mem: 3341.88 MB )
[11/15 15:39:27    208s] [NR-eGR] Read numTotalNets=29656  numIgnoredNets=0
[11/15 15:39:27    208s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3341.88 MB )
[11/15 15:39:27    208s] (I)       Started Set up via pillars ( Curr Mem: 3341.88 MB )
[11/15 15:39:27    208s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3341.88 MB )
[11/15 15:39:27    208s] (I)       early_global_route_priority property id does not exist.
[11/15 15:39:27    208s] (I)       Started Initialize 3D grid graph ( Curr Mem: 3341.88 MB )
[11/15 15:39:27    208s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3341.88 MB )
[11/15 15:39:27    208s] (I)       Model blockages into capacity
[11/15 15:39:27    208s] (I)       Read Num Blocks=49604  Num Prerouted Wires=0  Num CS=0
[11/15 15:39:27    208s] (I)       Started Initialize 3D capacity ( Curr Mem: 3341.88 MB )
[11/15 15:39:27    208s] (I)       Layer 1 (V) : #blockages 7650 : #preroutes 0
[11/15 15:39:27    208s] (I)       Layer 2 (H) : #blockages 7355 : #preroutes 0
[11/15 15:39:27    208s] (I)       Layer 3 (V) : #blockages 9207 : #preroutes 0
[11/15 15:39:27    208s] (I)       Layer 4 (H) : #blockages 9489 : #preroutes 0
[11/15 15:39:27    208s] (I)       Layer 5 (V) : #blockages 9489 : #preroutes 0
[11/15 15:39:27    208s] (I)       Layer 6 (H) : #blockages 5585 : #preroutes 0
[11/15 15:39:27    208s] (I)       Layer 7 (V) : #blockages 829 : #preroutes 0
[11/15 15:39:27    208s] (I)       Finished Initialize 3D capacity ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3341.88 MB )
[11/15 15:39:27    208s] (I)       -- layer congestion ratio --
[11/15 15:39:27    208s] (I)       Layer 1 : 0.100000
[11/15 15:39:27    208s] (I)       Layer 2 : 0.700000
[11/15 15:39:27    208s] (I)       Layer 3 : 0.700000
[11/15 15:39:27    208s] (I)       Layer 4 : 0.700000
[11/15 15:39:27    208s] (I)       Layer 5 : 0.700000
[11/15 15:39:27    208s] (I)       Layer 6 : 0.700000
[11/15 15:39:27    208s] (I)       Layer 7 : 0.700000
[11/15 15:39:27    208s] (I)       Layer 8 : 0.700000
[11/15 15:39:27    208s] (I)       ----------------------------
[11/15 15:39:27    208s] (I)       Number of ignored nets                =      0
[11/15 15:39:27    208s] (I)       Number of connected nets              =      0
[11/15 15:39:27    208s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[11/15 15:39:27    208s] (I)       Number of clock nets                  =    414.  Ignored: No
[11/15 15:39:27    208s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[11/15 15:39:27    208s] (I)       Number of special nets                =      0.  Ignored: Yes
[11/15 15:39:27    208s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[11/15 15:39:27    208s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[11/15 15:39:27    208s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[11/15 15:39:27    208s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[11/15 15:39:27    208s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/15 15:39:27    208s] (I)       Finished Import route data (8T) ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3341.88 MB )
[11/15 15:39:27    208s] (I)       Finished Create route DB ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3341.88 MB )
[11/15 15:39:27    208s] (I)       Started Read aux data ( Curr Mem: 3341.88 MB )
[11/15 15:39:27    208s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3341.88 MB )
[11/15 15:39:27    208s] (I)       Started Others data preparation ( Curr Mem: 3341.88 MB )
[11/15 15:39:27    208s] [NR-eGR] There are 414 clock nets ( 0 with NDR ).
[11/15 15:39:27    208s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3341.88 MB )
[11/15 15:39:27    208s] (I)       Started Create route kernel ( Curr Mem: 3341.88 MB )
[11/15 15:39:27    208s] (I)       Ndr track 0 does not exist
[11/15 15:39:27    208s] (I)       ---------------------Grid Graph Info--------------------
[11/15 15:39:27    208s] (I)       Routing area        : (0, 0) - (2372000, 1372000)
[11/15 15:39:27    208s] (I)       Core area           : (2000, 4000) - (2370000, 1370000)
[11/15 15:39:27    208s] (I)       Site width          :   400  (dbu)
[11/15 15:39:27    208s] (I)       Row height          :  4000  (dbu)
[11/15 15:39:27    208s] (I)       GCell row height    :  4000  (dbu)
[11/15 15:39:27    208s] (I)       GCell width         : 32000  (dbu)
[11/15 15:39:27    208s] (I)       GCell height        : 32000  (dbu)
[11/15 15:39:27    208s] (I)       Grid                :    75    43     8
[11/15 15:39:27    208s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[11/15 15:39:27    208s] (I)       Vertical capacity   :     0 32000     0 32000     0 32000     0 32000
[11/15 15:39:27    208s] (I)       Horizontal capacity :     0     0 32000     0 32000     0 32000     0
[11/15 15:39:27    208s] (I)       Default wire width  :   180   200   200   200   200   200   200   800
[11/15 15:39:27    208s] (I)       Default wire space  :   180   200   200   200   200   200   200   800
[11/15 15:39:27    208s] (I)       Default wire pitch  :   360   400   400   400   400   400   400  1600
[11/15 15:39:27    208s] (I)       Default pitch size  :   360   400   400   400   400   400   400  1600
[11/15 15:39:27    208s] (I)       First track coord   :     0   200   200   200   200   200   200  1200
[11/15 15:39:27    208s] (I)       Num tracks per GCell: 88.89 80.00 80.00 80.00 80.00 80.00 80.00 20.00
[11/15 15:39:27    208s] (I)       Total num of tracks :     0  5930  3430  5930  3430  5930  3430  1482
[11/15 15:39:27    208s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[11/15 15:39:27    208s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[11/15 15:39:27    208s] (I)       --------------------------------------------------------
[11/15 15:39:27    208s] 
[11/15 15:39:27    208s] [NR-eGR] ============ Routing rule table ============
[11/15 15:39:27    208s] [NR-eGR] Rule id: 0  Nets: 29656 
[11/15 15:39:27    208s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/15 15:39:27    208s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=400  L8=1600
[11/15 15:39:27    208s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[11/15 15:39:27    208s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[11/15 15:39:27    208s] [NR-eGR] ========================================
[11/15 15:39:27    208s] [NR-eGR] 
[11/15 15:39:27    208s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/15 15:39:27    208s] (I)       blocked tracks on layer2 : = 190269 / 254990 (74.62%)
[11/15 15:39:27    208s] (I)       blocked tracks on layer3 : = 172441 / 257250 (67.03%)
[11/15 15:39:27    208s] (I)       blocked tracks on layer4 : = 189512 / 254990 (74.32%)
[11/15 15:39:27    208s] (I)       blocked tracks on layer5 : = 75341 / 257250 (29.29%)
[11/15 15:39:27    208s] (I)       blocked tracks on layer6 : = 89805 / 254990 (35.22%)
[11/15 15:39:27    208s] (I)       blocked tracks on layer7 : = 184489 / 257250 (71.72%)
[11/15 15:39:27    208s] (I)       blocked tracks on layer8 : = 63726 / 63726 (100.00%)
[11/15 15:39:27    208s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3341.88 MB )
[11/15 15:39:27    208s] (I)       Finished Import and model ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 3341.88 MB )
[11/15 15:39:27    208s] (I)       Reset routing kernel
[11/15 15:39:27    208s] (I)       Started Initialization ( Curr Mem: 3341.88 MB )
[11/15 15:39:27    208s] (I)       numLocalWires=99418  numGlobalNetBranches=30625  numLocalNetBranches=19168
[11/15 15:39:27    208s] (I)       totalPins=109319  totalGlobalPin=45011 (41.17%)
[11/15 15:39:27    208s] (I)       Finished Initialization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3341.88 MB )
[11/15 15:39:27    208s] (I)       Started Generate topology (8T) ( Curr Mem: 3341.88 MB )
[11/15 15:39:27    208s] (I)       Finished Generate topology (8T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3341.88 MB )
[11/15 15:39:27    208s] (I)       total 2D Cap : 816960 = (438699 H, 378261 V)
[11/15 15:39:27    208s] (I)       
[11/15 15:39:27    208s] (I)       ============  Phase 1a Route ============
[11/15 15:39:27    208s] (I)       Started Phase 1a ( Curr Mem: 3341.88 MB )
[11/15 15:39:27    208s] (I)       Started Pattern routing ( Curr Mem: 3341.88 MB )
[11/15 15:39:27    208s] (I)       Finished Pattern routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3341.88 MB )
[11/15 15:39:27    208s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 3341.88 MB )
[11/15 15:39:27    208s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 49
[11/15 15:39:27    208s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3341.88 MB )
[11/15 15:39:27    208s] (I)       Usage: 57317 = (34234 H, 23083 V) = (7.80% H, 6.10% V) = (5.477e+05um H, 3.693e+05um V)
[11/15 15:39:27    208s] (I)       Started Add via demand to 2D ( Curr Mem: 3341.88 MB )
[11/15 15:39:27    208s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3341.88 MB )
[11/15 15:39:27    208s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3341.88 MB )
[11/15 15:39:27    208s] (I)       
[11/15 15:39:27    208s] (I)       ============  Phase 1b Route ============
[11/15 15:39:27    208s] (I)       Started Phase 1b ( Curr Mem: 3341.88 MB )
[11/15 15:39:27    208s] (I)       Started Monotonic routing ( Curr Mem: 3341.88 MB )
[11/15 15:39:27    208s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3341.88 MB )
[11/15 15:39:27    208s] (I)       Usage: 57325 = (34234 H, 23091 V) = (7.80% H, 6.10% V) = (5.477e+05um H, 3.695e+05um V)
[11/15 15:39:27    208s] (I)       eGR overflow: 0.26% H + 0.56% V
[11/15 15:39:27    208s] 
[11/15 15:39:27    208s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3341.88 MB )
[11/15 15:39:27    208s] (I)       Started Export 2D cong map ( Curr Mem: 3341.88 MB )
[11/15 15:39:27    208s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.08% H + 0.15% V
[11/15 15:39:27    208s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3341.88 MB )
[11/15 15:39:27    208s] Finished Early Global Route rough congestion estimation: mem = 3341.9M
[11/15 15:39:27    208s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.173, REAL:0.167, MEM:3341.9M
[11/15 15:39:27    208s] earlyGlobalRoute rough estimation gcell size 8 row height
[11/15 15:39:27    208s] OPERPROF: Starting CDPad at level 1, MEM:3341.9M
[11/15 15:39:28    208s] CDPadU 0.626 -> 0.626. R=0.481, N=27485, GS=16.000
[11/15 15:39:28    208s] OPERPROF: Finished CDPad at level 1, CPU:0.174, REAL:0.054, MEM:3341.9M
[11/15 15:39:28    208s] OPERPROF: Starting npMain at level 1, MEM:3341.9M
[11/15 15:39:28    208s] OPERPROF:   Starting npPlace at level 2, MEM:3437.9M
[11/15 15:39:28    209s] OPERPROF:   Finished npPlace at level 2, CPU:0.401, REAL:0.109, MEM:3470.4M
[11/15 15:39:28    209s] OPERPROF: Finished npMain at level 1, CPU:0.683, REAL:0.213, MEM:3342.4M
[11/15 15:39:28    209s] Global placement CDP skipped at cutLevel 11.
[11/15 15:39:28    209s] Iteration 11: Total net bbox = 8.317e+05 (5.21e+05 3.11e+05)
[11/15 15:39:28    209s]               Est.  stn bbox = 1.051e+06 (6.56e+05 3.95e+05)
[11/15 15:39:28    209s]               cpu = 0:00:39.2 real = 0:00:08.0 mem = 3342.4M
[11/15 15:39:28    209s] Iteration 12: Total net bbox = 8.317e+05 (5.21e+05 3.11e+05)
[11/15 15:39:28    209s]               Est.  stn bbox = 1.051e+06 (6.56e+05 3.95e+05)
[11/15 15:39:28    209s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3342.4M
[11/15 15:39:28    209s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3342.4M
[11/15 15:39:28    209s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 15:39:28    209s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.004, REAL:0.004, MEM:3342.4M
[11/15 15:39:28    209s] OPERPROF: Starting npMain at level 1, MEM:3342.4M
[11/15 15:39:28    209s] OPERPROF:   Starting npPlace at level 2, MEM:3438.4M
[11/15 15:39:41    278s] OPERPROF:   Finished npPlace at level 2, CPU:68.950, REAL:12.923, MEM:3468.9M
[11/15 15:39:41    278s] OPERPROF: Finished npMain at level 1, CPU:69.232, REAL:13.026, MEM:3340.9M
[11/15 15:39:41    278s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3340.9M
[11/15 15:39:41    278s] *Info(CAP): clkGateAware moves 4 insts, mean move: 20.14 um, max move: 53.68 um
[11/15 15:39:41    278s] *Info(CAP): max move on inst (spi0/g28376): (470.50, 407.11) --> (428.29, 418.59)
[11/15 15:39:41    278s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.004, REAL:0.004, MEM:3340.9M
[11/15 15:39:41    278s] OPERPROF: Starting npCallHUMEst at level 1, MEM:3340.9M
[11/15 15:39:41    278s] Starting Early Global Route rough congestion estimation: mem = 3340.9M
[11/15 15:39:41    278s] (I)       Started Import and model ( Curr Mem: 3340.87 MB )
[11/15 15:39:41    278s] (I)       Started Create place DB ( Curr Mem: 3340.87 MB )
[11/15 15:39:41    278s] (I)       Started Import place data ( Curr Mem: 3340.87 MB )
[11/15 15:39:41    278s] (I)       Started Read instances and placement ( Curr Mem: 3340.87 MB )
[11/15 15:39:41    278s] (I)       Finished Read instances and placement ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3340.87 MB )
[11/15 15:39:41    278s] (I)       Started Read nets ( Curr Mem: 3340.87 MB )
[11/15 15:39:41    278s] (I)       Finished Read nets ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3340.87 MB )
[11/15 15:39:41    278s] (I)       Finished Import place data ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3340.87 MB )
[11/15 15:39:41    278s] (I)       Finished Create place DB ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3340.87 MB )
[11/15 15:39:41    278s] (I)       Started Create route DB ( Curr Mem: 3340.87 MB )
[11/15 15:39:41    278s] (I)       == Non-default Options ==
[11/15 15:39:41    278s] (I)       Print mode                                         : 2
[11/15 15:39:41    278s] (I)       Stop if highly congested                           : false
[11/15 15:39:41    278s] (I)       Maximum routing layer                              : 8
[11/15 15:39:41    278s] (I)       Assign partition pins                              : false
[11/15 15:39:41    278s] (I)       Support large GCell                                : true
[11/15 15:39:41    278s] (I)       Number of threads                                  : 8
[11/15 15:39:41    278s] (I)       Number of rows per GCell                           : 4
[11/15 15:39:41    278s] (I)       Max num rows per GCell                             : 32
[11/15 15:39:41    278s] (I)       Method to set GCell size                           : row
[11/15 15:39:41    278s] (I)       Counted 25427 PG shapes. We will not process PG shapes layer by layer.
[11/15 15:39:41    278s] (I)       Started Import route data (8T) ( Curr Mem: 3340.87 MB )
[11/15 15:39:41    278s] (I)       Use row-based GCell size
[11/15 15:39:41    278s] (I)       Use row-based GCell align
[11/15 15:39:41    278s] (I)       GCell unit size   : 4000
[11/15 15:39:41    278s] (I)       GCell multiplier  : 4
[11/15 15:39:41    278s] (I)       GCell row height  : 4000
[11/15 15:39:41    278s] (I)       Actual row height : 4000
[11/15 15:39:41    278s] (I)       GCell align ref   : 2000 4000
[11/15 15:39:41    278s] [NR-eGR] Track table information for default rule: 
[11/15 15:39:41    278s] [NR-eGR] M1 has no routable track
[11/15 15:39:41    278s] [NR-eGR] M2 has single uniform track structure
[11/15 15:39:41    278s] [NR-eGR] M3 has single uniform track structure
[11/15 15:39:41    278s] [NR-eGR] M4 has single uniform track structure
[11/15 15:39:41    278s] [NR-eGR] M5 has single uniform track structure
[11/15 15:39:41    278s] [NR-eGR] M6 has single uniform track structure
[11/15 15:39:41    278s] [NR-eGR] M7 has single uniform track structure
[11/15 15:39:41    278s] [NR-eGR] M8 has single uniform track structure
[11/15 15:39:41    278s] (I)       ===========================================================================
[11/15 15:39:41    278s] (I)       == Report All Rule Vias ==
[11/15 15:39:41    278s] (I)       ===========================================================================
[11/15 15:39:41    278s] (I)        Via Rule : (Default)
[11/15 15:39:41    278s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/15 15:39:41    278s] (I)       ---------------------------------------------------------------------------
[11/15 15:39:41    278s] (I)        1    3 : VIA1_X                     30 : VIA1_2CUT_W              
[11/15 15:39:41    278s] (I)        2    7 : VIA2_X                     35 : VIA2_2CUT_N              
[11/15 15:39:41    278s] (I)        3   11 : VIA3_X                     37 : VIA3_2CUT_E              
[11/15 15:39:41    278s] (I)        4   15 : VIA4_X                     42 : VIA4_2CUT_W              
[11/15 15:39:41    278s] (I)        5   19 : VIA5_X                     46 : VIA5_2CUT_W              
[11/15 15:39:41    278s] (I)        6   23 : VIA6_X                     51 : VIA6_2CUT_N              
[11/15 15:39:41    278s] (I)        7   27 : VIA7_X                     54 : VIA7_2CUT_W              
[11/15 15:39:41    278s] (I)       ===========================================================================
[11/15 15:39:41    278s] (I)       Started Read blockages ( Layer 2-8 ) ( Curr Mem: 3340.87 MB )
[11/15 15:39:41    278s] (I)       Started Read routing blockages ( Curr Mem: 3340.87 MB )
[11/15 15:39:41    278s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3340.87 MB )
[11/15 15:39:41    278s] (I)       Started Read instance blockages ( Curr Mem: 3340.87 MB )
[11/15 15:39:41    278s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3340.87 MB )
[11/15 15:39:41    278s] (I)       Started Read PG blockages ( Curr Mem: 3340.87 MB )
[11/15 15:39:41    278s] [NR-eGR] Read 46353 PG shapes
[11/15 15:39:41    278s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3340.87 MB )
[11/15 15:39:41    278s] (I)       Started Read boundary cut boxes ( Curr Mem: 3340.87 MB )
[11/15 15:39:41    278s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3340.87 MB )
[11/15 15:39:41    278s] [NR-eGR] #Routing Blockages  : 20
[11/15 15:39:41    278s] [NR-eGR] #Instance Blockages : 3210
[11/15 15:39:41    278s] [NR-eGR] #PG Blockages       : 46353
[11/15 15:39:41    278s] [NR-eGR] #Halo Blockages     : 0
[11/15 15:39:41    278s] [NR-eGR] #Boundary Blockages : 21
[11/15 15:39:41    278s] (I)       Finished Read blockages ( Layer 2-8 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3340.87 MB )
[11/15 15:39:41    278s] (I)       Started Read blackboxes ( Curr Mem: 3340.87 MB )
[11/15 15:39:41    278s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/15 15:39:41    278s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3340.87 MB )
[11/15 15:39:41    278s] (I)       Started Read prerouted ( Curr Mem: 3340.87 MB )
[11/15 15:39:41    278s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/15 15:39:41    278s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3340.87 MB )
[11/15 15:39:41    278s] (I)       Started Read unlegalized nets ( Curr Mem: 3340.87 MB )
[11/15 15:39:41    278s] (I)       Finished Read unlegalized nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3340.87 MB )
[11/15 15:39:41    278s] (I)       Started Read nets ( Curr Mem: 3340.87 MB )
[11/15 15:39:41    278s] [NR-eGR] Read numTotalNets=29656  numIgnoredNets=0
[11/15 15:39:41    278s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3340.87 MB )
[11/15 15:39:41    278s] (I)       Started Set up via pillars ( Curr Mem: 3340.87 MB )
[11/15 15:39:41    278s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3340.87 MB )
[11/15 15:39:41    278s] (I)       early_global_route_priority property id does not exist.
[11/15 15:39:41    278s] (I)       Started Initialize 3D grid graph ( Curr Mem: 3340.87 MB )
[11/15 15:39:41    278s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3340.87 MB )
[11/15 15:39:41    278s] (I)       Model blockages into capacity
[11/15 15:39:41    278s] (I)       Read Num Blocks=49604  Num Prerouted Wires=0  Num CS=0
[11/15 15:39:41    278s] (I)       Started Initialize 3D capacity ( Curr Mem: 3340.87 MB )
[11/15 15:39:41    278s] (I)       Layer 1 (V) : #blockages 7650 : #preroutes 0
[11/15 15:39:41    278s] (I)       Layer 2 (H) : #blockages 7355 : #preroutes 0
[11/15 15:39:41    278s] (I)       Layer 3 (V) : #blockages 9207 : #preroutes 0
[11/15 15:39:41    278s] (I)       Layer 4 (H) : #blockages 9489 : #preroutes 0
[11/15 15:39:41    278s] (I)       Layer 5 (V) : #blockages 9489 : #preroutes 0
[11/15 15:39:41    278s] (I)       Layer 6 (H) : #blockages 5585 : #preroutes 0
[11/15 15:39:41    278s] (I)       Layer 7 (V) : #blockages 829 : #preroutes 0
[11/15 15:39:41    278s] (I)       Finished Initialize 3D capacity ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3340.87 MB )
[11/15 15:39:41    278s] (I)       -- layer congestion ratio --
[11/15 15:39:41    278s] (I)       Layer 1 : 0.100000
[11/15 15:39:41    278s] (I)       Layer 2 : 0.700000
[11/15 15:39:41    278s] (I)       Layer 3 : 0.700000
[11/15 15:39:41    278s] (I)       Layer 4 : 0.700000
[11/15 15:39:41    278s] (I)       Layer 5 : 0.700000
[11/15 15:39:41    278s] (I)       Layer 6 : 0.700000
[11/15 15:39:41    278s] (I)       Layer 7 : 0.700000
[11/15 15:39:41    278s] (I)       Layer 8 : 0.700000
[11/15 15:39:41    278s] (I)       ----------------------------
[11/15 15:39:41    278s] (I)       Number of ignored nets                =      0
[11/15 15:39:41    278s] (I)       Number of connected nets              =      0
[11/15 15:39:41    278s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[11/15 15:39:41    278s] (I)       Number of clock nets                  =    414.  Ignored: No
[11/15 15:39:41    278s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[11/15 15:39:41    278s] (I)       Number of special nets                =      0.  Ignored: Yes
[11/15 15:39:41    278s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[11/15 15:39:41    278s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[11/15 15:39:41    278s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[11/15 15:39:41    278s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[11/15 15:39:41    278s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/15 15:39:41    278s] (I)       Finished Import route data (8T) ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3340.87 MB )
[11/15 15:39:41    278s] (I)       Finished Create route DB ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3340.87 MB )
[11/15 15:39:41    278s] (I)       Started Read aux data ( Curr Mem: 3340.87 MB )
[11/15 15:39:41    278s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3340.87 MB )
[11/15 15:39:41    278s] (I)       Started Others data preparation ( Curr Mem: 3340.87 MB )
[11/15 15:39:41    278s] [NR-eGR] There are 414 clock nets ( 0 with NDR ).
[11/15 15:39:41    278s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3340.87 MB )
[11/15 15:39:41    278s] (I)       Started Create route kernel ( Curr Mem: 3340.87 MB )
[11/15 15:39:41    278s] (I)       Ndr track 0 does not exist
[11/15 15:39:41    278s] (I)       ---------------------Grid Graph Info--------------------
[11/15 15:39:41    278s] (I)       Routing area        : (0, 0) - (2372000, 1372000)
[11/15 15:39:41    278s] (I)       Core area           : (2000, 4000) - (2370000, 1370000)
[11/15 15:39:41    278s] (I)       Site width          :   400  (dbu)
[11/15 15:39:41    278s] (I)       Row height          :  4000  (dbu)
[11/15 15:39:41    278s] (I)       GCell row height    :  4000  (dbu)
[11/15 15:39:41    278s] (I)       GCell width         : 16000  (dbu)
[11/15 15:39:41    278s] (I)       GCell height        : 16000  (dbu)
[11/15 15:39:41    278s] (I)       Grid                :   149    86     8
[11/15 15:39:41    278s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[11/15 15:39:41    278s] (I)       Vertical capacity   :     0 16000     0 16000     0 16000     0 16000
[11/15 15:39:41    278s] (I)       Horizontal capacity :     0     0 16000     0 16000     0 16000     0
[11/15 15:39:41    278s] (I)       Default wire width  :   180   200   200   200   200   200   200   800
[11/15 15:39:41    278s] (I)       Default wire space  :   180   200   200   200   200   200   200   800
[11/15 15:39:41    278s] (I)       Default wire pitch  :   360   400   400   400   400   400   400  1600
[11/15 15:39:41    278s] (I)       Default pitch size  :   360   400   400   400   400   400   400  1600
[11/15 15:39:41    278s] (I)       First track coord   :     0   200   200   200   200   200   200  1200
[11/15 15:39:41    278s] (I)       Num tracks per GCell: 44.44 40.00 40.00 40.00 40.00 40.00 40.00 10.00
[11/15 15:39:41    278s] (I)       Total num of tracks :     0  5930  3430  5930  3430  5930  3430  1482
[11/15 15:39:41    278s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[11/15 15:39:41    278s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[11/15 15:39:41    278s] (I)       --------------------------------------------------------
[11/15 15:39:41    278s] 
[11/15 15:39:41    278s] [NR-eGR] ============ Routing rule table ============
[11/15 15:39:41    278s] [NR-eGR] Rule id: 0  Nets: 29656 
[11/15 15:39:41    278s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/15 15:39:41    278s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=400  L8=1600
[11/15 15:39:41    278s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[11/15 15:39:41    278s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[11/15 15:39:41    278s] [NR-eGR] ========================================
[11/15 15:39:41    278s] [NR-eGR] 
[11/15 15:39:41    278s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/15 15:39:41    278s] (I)       blocked tracks on layer2 : = 366086 / 509980 (71.78%)
[11/15 15:39:41    278s] (I)       blocked tracks on layer3 : = 329067 / 511070 (64.39%)
[11/15 15:39:41    278s] (I)       blocked tracks on layer4 : = 364937 / 509980 (71.56%)
[11/15 15:39:41    278s] (I)       blocked tracks on layer5 : = 133204 / 511070 (26.06%)
[11/15 15:39:41    278s] (I)       blocked tracks on layer6 : = 170961 / 509980 (33.52%)
[11/15 15:39:41    278s] (I)       blocked tracks on layer7 : = 307901 / 511070 (60.25%)
[11/15 15:39:41    278s] (I)       blocked tracks on layer8 : = 127452 / 127452 (100.00%)
[11/15 15:39:41    278s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3340.87 MB )
[11/15 15:39:41    278s] (I)       Finished Import and model ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 3340.87 MB )
[11/15 15:39:41    278s] (I)       Reset routing kernel
[11/15 15:39:41    278s] (I)       Started Initialization ( Curr Mem: 3340.87 MB )
[11/15 15:39:41    278s] (I)       numLocalWires=66954  numGlobalNetBranches=22792  numLocalNetBranches=10744
[11/15 15:39:41    278s] (I)       totalPins=109319  totalGlobalPin=66719 (61.03%)
[11/15 15:39:41    278s] (I)       Finished Initialization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3340.87 MB )
[11/15 15:39:41    278s] (I)       Started Generate topology (8T) ( Curr Mem: 3340.87 MB )
[11/15 15:39:41    278s] (I)       Finished Generate topology (8T) ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 3340.87 MB )
[11/15 15:39:41    278s] (I)       total 2D Cap : 1645620 = (876442 H, 769178 V)
[11/15 15:39:41    278s] (I)       
[11/15 15:39:41    278s] (I)       ============  Phase 1a Route ============
[11/15 15:39:41    278s] (I)       Started Phase 1a ( Curr Mem: 3340.87 MB )
[11/15 15:39:41    278s] (I)       Started Pattern routing ( Curr Mem: 3340.87 MB )
[11/15 15:39:41    278s] (I)       Finished Pattern routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3340.87 MB )
[11/15 15:39:41    278s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 3340.87 MB )
[11/15 15:39:41    278s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 33
[11/15 15:39:41    278s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3340.87 MB )
[11/15 15:39:41    278s] (I)       Usage: 117969 = (70501 H, 47468 V) = (8.04% H, 6.17% V) = (5.640e+05um H, 3.797e+05um V)
[11/15 15:39:41    278s] (I)       Started Add via demand to 2D ( Curr Mem: 3340.87 MB )
[11/15 15:39:41    278s] (I)       Finished Add via demand to 2D ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3340.87 MB )
[11/15 15:39:41    278s] (I)       Finished Phase 1a ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3340.87 MB )
[11/15 15:39:41    278s] (I)       
[11/15 15:39:41    278s] (I)       ============  Phase 1b Route ============
[11/15 15:39:41    278s] (I)       Started Phase 1b ( Curr Mem: 3340.87 MB )
[11/15 15:39:41    278s] (I)       Started Monotonic routing ( Curr Mem: 3340.87 MB )
[11/15 15:39:41    278s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3340.87 MB )
[11/15 15:39:41    278s] (I)       Usage: 117984 = (70502 H, 47482 V) = (8.04% H, 6.17% V) = (5.640e+05um H, 3.799e+05um V)
[11/15 15:39:41    278s] (I)       eGR overflow: 0.92% H + 0.28% V
[11/15 15:39:41    278s] 
[11/15 15:39:41    278s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3340.87 MB )
[11/15 15:39:41    278s] (I)       Started Export 2D cong map ( Curr Mem: 3340.87 MB )
[11/15 15:39:41    278s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.22% H + 0.09% V
[11/15 15:39:41    278s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3340.87 MB )
[11/15 15:39:41    278s] Finished Early Global Route rough congestion estimation: mem = 3340.9M
[11/15 15:39:41    278s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.209, REAL:0.201, MEM:3340.9M
[11/15 15:39:41    278s] earlyGlobalRoute rough estimation gcell size 4 row height
[11/15 15:39:41    278s] OPERPROF: Starting CDPad at level 1, MEM:3340.9M
[11/15 15:39:41    278s] CDPadU 0.626 -> 0.628. R=0.481, N=27485, GS=8.000
[11/15 15:39:41    279s] OPERPROF: Finished CDPad at level 1, CPU:0.173, REAL:0.056, MEM:3340.9M
[11/15 15:39:41    279s] OPERPROF: Starting npMain at level 1, MEM:3340.9M
[11/15 15:39:41    279s] OPERPROF:   Starting npPlace at level 2, MEM:3436.9M
[11/15 15:39:41    279s] AB param 28.1% (7728/27485).
[11/15 15:39:41    279s] OPERPROF:   Finished npPlace at level 2, CPU:0.406, REAL:0.124, MEM:3469.4M
[11/15 15:39:41    279s] OPERPROF: Finished npMain at level 1, CPU:0.721, REAL:0.238, MEM:3341.4M
[11/15 15:39:41    279s] Global placement CDP is working on the selected area.
[11/15 15:39:41    279s] OPERPROF: Starting npMain at level 1, MEM:3341.4M
[11/15 15:39:41    279s] OPERPROF:   Starting npPlace at level 2, MEM:3437.4M
[11/15 15:39:42    283s] OPERPROF:   Finished npPlace at level 2, CPU:3.386, REAL:0.770, MEM:3464.4M
[11/15 15:39:42    283s] OPERPROF: Finished npMain at level 1, CPU:3.657, REAL:0.864, MEM:3336.4M
[11/15 15:39:42    283s] Iteration 13: Total net bbox = 8.451e+05 (5.27e+05 3.18e+05)
[11/15 15:39:42    283s]               Est.  stn bbox = 1.063e+06 (6.61e+05 4.02e+05)
[11/15 15:39:42    283s]               cpu = 0:01:14 real = 0:00:14.0 mem = 3336.4M
[11/15 15:39:42    283s] Iteration 14: Total net bbox = 8.451e+05 (5.27e+05 3.18e+05)
[11/15 15:39:42    283s]               Est.  stn bbox = 1.063e+06 (6.61e+05 4.02e+05)
[11/15 15:39:42    283s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3336.4M
[11/15 15:39:42    283s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3336.4M
[11/15 15:39:42    283s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 15:39:42    283s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.004, REAL:0.004, MEM:3336.4M
[11/15 15:39:42    283s] OPERPROF: Starting npMain at level 1, MEM:3336.4M
[11/15 15:39:42    283s] OPERPROF:   Starting npPlace at level 2, MEM:3432.4M
[11/15 15:39:57    360s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:3606.2M
[11/15 15:39:57    360s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.021, REAL:0.021, MEM:3618.2M
[11/15 15:39:57    360s] OPERPROF:   Finished npPlace at level 2, CPU:77.099, REAL:14.618, MEM:3490.2M
[11/15 15:39:57    360s] OPERPROF: Finished npMain at level 1, CPU:77.383, REAL:14.721, MEM:3362.2M
[11/15 15:39:57    360s] Iteration 15: Total net bbox = 8.472e+05 (5.26e+05 3.21e+05)
[11/15 15:39:57    360s]               Est.  stn bbox = 1.058e+06 (6.56e+05 4.02e+05)
[11/15 15:39:57    360s]               cpu = 0:01:17 real = 0:00:15.0 mem = 3362.2M
[11/15 15:39:57    360s] Iteration 16: Total net bbox = 8.472e+05 (5.26e+05 3.21e+05)
[11/15 15:39:57    360s]               Est.  stn bbox = 1.058e+06 (6.56e+05 4.02e+05)
[11/15 15:39:57    360s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 3362.2M
[11/15 15:39:57    360s] [adp] clock
[11/15 15:39:57    360s] [adp] weight, nr nets, wire length
[11/15 15:39:57    360s] [adp]      0      414  21063.457000
[11/15 15:39:57    360s] [adp] data
[11/15 15:39:57    360s] [adp] weight, nr nets, wire length
[11/15 15:39:57    360s] [adp]      0    29242  826091.807000
[11/15 15:39:57    360s] [adp] 0.000000|0.000000|0.000000
[11/15 15:39:57    360s] Iteration 17: Total net bbox = 8.472e+05 (5.26e+05 3.21e+05)
[11/15 15:39:57    360s]               Est.  stn bbox = 1.058e+06 (6.56e+05 4.02e+05)
[11/15 15:39:57    360s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 3362.2M
[11/15 15:39:57    360s] Clear WL Bound Manager after Global Placement... 
[11/15 15:39:57    360s] Finished Global Placement (cpu=0:05:33, real=0:01:08, mem=3362.2M)
[11/15 15:39:57    360s] Placement multithread real runtime: 0:01:08 with 8 threads.
[11/15 15:39:57    360s] Keep Tdgp Graph and DB for later use
[11/15 15:39:57    360s] Info: 6 clock gating cells identified, 4 (on average) moved 32/8
[11/15 15:39:57    361s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3362.2M
[11/15 15:39:57    361s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:3362.2M
[11/15 15:39:57    361s] Solver runtime cpu: 0:05:06 real: 0:00:56.9
[11/15 15:39:57    361s] Core Placement runtime cpu: 0:05:32 real: 0:01:05
[11/15 15:39:57    361s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/15 15:39:57    361s] Type 'man IMPSP-9025' for more detail.
[11/15 15:39:57    361s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3362.2M
[11/15 15:39:57    361s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3362.2M
[11/15 15:39:57    361s] z: 2, totalTracks: 1
[11/15 15:39:57    361s] z: 4, totalTracks: 1
[11/15 15:39:57    361s] z: 6, totalTracks: 1
[11/15 15:39:57    361s] z: 8, totalTracks: 1
[11/15 15:39:57    361s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[11/15 15:39:57    361s] All LLGs are deleted
[11/15 15:39:57    361s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:3362.2M
[11/15 15:39:57    361s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.001, REAL:0.001, MEM:3362.2M
[11/15 15:39:57    361s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3362.2M
[11/15 15:39:57    361s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:3362.2M
[11/15 15:39:57    361s] Core basic site is TSMC65ADV10TSITE
[11/15 15:39:57    361s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:3362.2M
[11/15 15:39:57    361s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.051, REAL:0.008, MEM:3362.2M
[11/15 15:39:57    361s] Fast DP-INIT is on for default
[11/15 15:39:57    361s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/15 15:39:57    361s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.109, REAL:0.051, MEM:3362.2M
[11/15 15:39:57    361s] OPERPROF:       Starting CMU at level 4, MEM:3362.2M
[11/15 15:39:57    361s] OPERPROF:       Finished CMU at level 4, CPU:0.008, REAL:0.005, MEM:3362.2M
[11/15 15:39:57    361s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.145, REAL:0.084, MEM:3362.2M
[11/15 15:39:57    361s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3362.2MB).
[11/15 15:39:57    361s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.191, REAL:0.130, MEM:3362.2M
[11/15 15:39:57    361s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.191, REAL:0.130, MEM:3362.2M
[11/15 15:39:57    361s] TDRefine: refinePlace mode spiral search
[11/15 15:39:57    361s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.89100.1
[11/15 15:39:57    361s] OPERPROF: Starting RefinePlace at level 1, MEM:3362.2M
[11/15 15:39:57    361s] *** Starting refinePlace (0:06:01 mem=3362.2M) ***
[11/15 15:39:57    361s] Total net bbox length = 8.472e+05 (5.260e+05 3.211e+05) (ext = 1.044e+05)
[11/15 15:39:57    361s] # spcSbClkGt: 4
[11/15 15:39:57    361s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 15:39:57    361s] OPERPROF:   Starting CellHaloInit at level 2, MEM:3362.2M
[11/15 15:39:57    361s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.002, REAL:0.002, MEM:3362.2M
[11/15 15:39:57    361s] OPERPROF:   Starting CellHaloInit at level 2, MEM:3362.2M
[11/15 15:39:57    361s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.002, REAL:0.002, MEM:3362.2M
[11/15 15:39:57    361s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3362.2M
[11/15 15:39:57    361s] Starting refinePlace ...
[11/15 15:39:57    361s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[11/15 15:39:57    361s] ** Cut row section cpu time 0:00:00.0.
[11/15 15:39:57    361s]    Spread Effort: high, standalone mode, useDDP on.
[11/15 15:39:58    361s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:01.0, mem=3362.2MB) @(0:06:01 - 0:06:02).
[11/15 15:39:58    361s] Move report: preRPlace moves 27485 insts, mean move: 0.69 um, max move: 7.92 um
[11/15 15:39:58    361s] 	Max move on inst (i2c1/tie_0_cell20): (438.63, 409.31) --> (431.40, 410.00)
[11/15 15:39:58    361s] 	Length: 4 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: TIELOX1MA10TH
[11/15 15:39:58    361s] 	Violation at original loc: Placement Blockage Violation
[11/15 15:39:58    361s] wireLenOptFixPriorityInst 0 inst fixed
[11/15 15:39:58    361s] tweakage running in 8 threads.
[11/15 15:39:58    361s] Placement tweakage begins.
[11/15 15:39:58    361s] wire length = 9.827e+05
[11/15 15:39:59    363s] wire length = 9.594e+05
[11/15 15:39:59    363s] Placement tweakage ends.
[11/15 15:39:59    363s] Move report: tweak moves 7844 insts, mean move: 3.76 um, max move: 48.60 um
[11/15 15:39:59    363s] 	Max move on inst (adddec0/g11625__9945): (358.60, 442.00) --> (361.20, 396.00)
[11/15 15:39:59    363s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.3, real=0:00:01.0, mem=3362.2MB) @(0:06:02 - 0:06:04).
[11/15 15:39:59    363s] 
[11/15 15:39:59    363s] Running Spiral MT with 8 threads  fetchWidth=493 
[11/15 15:40:00    365s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 15:40:00    365s] [CPU] RefinePlace/Legalization (cpu=0:00:01.2, real=0:00:01.0, mem=3362.2MB) @(0:06:04 - 0:06:05).
[11/15 15:40:00    365s] Move report: Detail placement moves 27485 insts, mean move: 1.60 um, max move: 49.01 um
[11/15 15:40:00    365s] 	Max move on inst (adddec0/g11625__9945): (358.53, 442.34) --> (361.20, 396.00)
[11/15 15:40:00    365s] 	Runtime: CPU: 0:00:03.8 REAL: 0:00:03.0 MEM: 3362.2MB
[11/15 15:40:00    365s] Statistics of distance of Instance movement in refine placement:
[11/15 15:40:00    365s]   maximum (X+Y) =        49.01 um
[11/15 15:40:00    365s]   inst (adddec0/g11625__9945) with max move: (358.529, 442.336) -> (361.2, 396)
[11/15 15:40:00    365s]   mean    (X+Y) =         1.60 um
[11/15 15:40:00    365s] Summary Report:
[11/15 15:40:00    365s] Instances move: 27485 (out of 27485 movable)
[11/15 15:40:00    365s] Instances flipped: 0
[11/15 15:40:00    365s] Mean displacement: 1.60 um
[11/15 15:40:00    365s] Max displacement: 49.01 um (Instance: adddec0/g11625__9945) (358.529, 442.336) -> (361.2, 396)
[11/15 15:40:00    365s] 	Length: 7 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: NAND4X1MA10TH
[11/15 15:40:00    365s] Total instances moved : 27485
[11/15 15:40:00    365s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:3.761, REAL:2.269, MEM:3362.2M
[11/15 15:40:00    365s] Total net bbox length = 8.263e+05 (5.051e+05 3.212e+05) (ext = 1.040e+05)
[11/15 15:40:00    365s] Runtime: CPU: 0:00:03.8 REAL: 0:00:03.0 MEM: 3362.2MB
[11/15 15:40:00    365s] [CPU] RefinePlace/total (cpu=0:00:03.8, real=0:00:03.0, mem=3362.2MB) @(0:06:01 - 0:06:05).
[11/15 15:40:00    365s] *** Finished refinePlace (0:06:05 mem=3362.2M) ***
[11/15 15:40:00    365s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.89100.1
[11/15 15:40:00    365s] OPERPROF: Finished RefinePlace at level 1, CPU:3.820, REAL:2.329, MEM:3362.2M
[11/15 15:40:00    365s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3362.2M
[11/15 15:40:00    365s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3362.2M
[11/15 15:40:00    365s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.012, REAL:0.012, MEM:3362.2M
[11/15 15:40:00    365s] All LLGs are deleted
[11/15 15:40:00    365s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3362.2M
[11/15 15:40:00    365s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3362.2M
[11/15 15:40:00    365s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.030, REAL:0.032, MEM:3362.2M
[11/15 15:40:00    365s] *** Finished Initial Placement (cpu=0:05:38, real=0:01:11, mem=3362.2M) ***
[11/15 15:40:00    365s] z: 2, totalTracks: 1
[11/15 15:40:00    365s] z: 4, totalTracks: 1
[11/15 15:40:00    365s] z: 6, totalTracks: 1
[11/15 15:40:00    365s] z: 8, totalTracks: 1
[11/15 15:40:00    365s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[11/15 15:40:00    365s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3362.2M
[11/15 15:40:00    365s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3362.2M
[11/15 15:40:00    365s] Core basic site is TSMC65ADV10TSITE
[11/15 15:40:00    365s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3362.2M
[11/15 15:40:00    365s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.045, REAL:0.008, MEM:3362.2M
[11/15 15:40:00    365s] Fast DP-INIT is on for default
[11/15 15:40:00    365s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/15 15:40:00    365s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.097, REAL:0.044, MEM:3362.2M
[11/15 15:40:00    365s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.117, REAL:0.064, MEM:3362.2M
[11/15 15:40:00    365s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:3362.2M
[11/15 15:40:00    365s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.025, REAL:0.025, MEM:3362.2M
[11/15 15:40:00    365s] default core: bins with density > 0.750 = 43.05 % ( 904 / 2100 )
[11/15 15:40:00    365s] Density distribution unevenness ratio = 18.483%
[11/15 15:40:00    365s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3362.2M
[11/15 15:40:00    365s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3362.2M
[11/15 15:40:00    365s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:3362.2M
[11/15 15:40:00    365s] All LLGs are deleted
[11/15 15:40:00    365s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3362.2M
[11/15 15:40:00    365s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3362.2M
[11/15 15:40:00    365s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.028, REAL:0.015, MEM:3362.2M
[11/15 15:40:00    365s] Effort level <high> specified for tdgp_reg2reg_default path_group
[11/15 15:40:00    365s] 
[11/15 15:40:00    365s] *** Start incrementalPlace ***
[11/15 15:40:00    365s] User Input Parameters:
[11/15 15:40:00    365s] - Congestion Driven    : On
[11/15 15:40:00    365s] - Timing Driven        : On
[11/15 15:40:00    365s] - Area-Violation Based : On
[11/15 15:40:00    365s] - Start Rollback Level : -5
[11/15 15:40:00    365s] - Legalized            : On
[11/15 15:40:00    365s] - Window Based         : Off
[11/15 15:40:00    365s] - eDen incr mode       : Off
[11/15 15:40:00    365s] - Small incr mode      : Off
[11/15 15:40:00    365s] 
[11/15 15:40:00    365s] No Views given, use default active views for adaptive view pruning
[11/15 15:40:00    365s] SKP will enable view:
[11/15 15:40:00    365s]   setup_analysis_view
[11/15 15:40:00    365s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3362.2M
[11/15 15:40:00    365s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.010, MEM:3362.2M
[11/15 15:40:00    365s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3362.2M
[11/15 15:40:00    365s] Starting Early Global Route congestion estimation: mem = 3362.2M
[11/15 15:40:00    365s] (I)       Started Import and model ( Curr Mem: 3362.16 MB )
[11/15 15:40:00    365s] (I)       Started Create place DB ( Curr Mem: 3362.16 MB )
[11/15 15:40:00    365s] (I)       Started Import place data ( Curr Mem: 3362.16 MB )
[11/15 15:40:00    365s] (I)       Started Read instances and placement ( Curr Mem: 3362.16 MB )
[11/15 15:40:00    365s] (I)       Finished Read instances and placement ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3362.16 MB )
[11/15 15:40:00    365s] (I)       Started Read nets ( Curr Mem: 3362.16 MB )
[11/15 15:40:00    365s] (I)       Finished Read nets ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3362.16 MB )
[11/15 15:40:00    365s] (I)       Finished Import place data ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3362.16 MB )
[11/15 15:40:00    365s] (I)       Finished Create place DB ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3362.16 MB )
[11/15 15:40:00    365s] (I)       Started Create route DB ( Curr Mem: 3362.16 MB )
[11/15 15:40:00    365s] (I)       == Non-default Options ==
[11/15 15:40:00    365s] (I)       Maximum routing layer                              : 8
[11/15 15:40:00    365s] (I)       Number of threads                                  : 8
[11/15 15:40:00    365s] (I)       Use non-blocking free Dbs wires                    : false
[11/15 15:40:00    365s] (I)       Method to set GCell size                           : row
[11/15 15:40:00    365s] (I)       Counted 25427 PG shapes. We will not process PG shapes layer by layer.
[11/15 15:40:00    365s] (I)       Started Import route data (8T) ( Curr Mem: 3362.16 MB )
[11/15 15:40:00    365s] (I)       Use row-based GCell size
[11/15 15:40:00    365s] (I)       Use row-based GCell align
[11/15 15:40:00    365s] (I)       GCell unit size   : 4000
[11/15 15:40:00    365s] (I)       GCell multiplier  : 1
[11/15 15:40:00    365s] (I)       GCell row height  : 4000
[11/15 15:40:00    365s] (I)       Actual row height : 4000
[11/15 15:40:00    365s] (I)       GCell align ref   : 2000 4000
[11/15 15:40:00    365s] [NR-eGR] Track table information for default rule: 
[11/15 15:40:00    365s] [NR-eGR] M1 has no routable track
[11/15 15:40:00    365s] [NR-eGR] M2 has single uniform track structure
[11/15 15:40:00    365s] [NR-eGR] M3 has single uniform track structure
[11/15 15:40:00    365s] [NR-eGR] M4 has single uniform track structure
[11/15 15:40:00    365s] [NR-eGR] M5 has single uniform track structure
[11/15 15:40:00    365s] [NR-eGR] M6 has single uniform track structure
[11/15 15:40:00    365s] [NR-eGR] M7 has single uniform track structure
[11/15 15:40:00    365s] [NR-eGR] M8 has single uniform track structure
[11/15 15:40:00    365s] (I)       ===========================================================================
[11/15 15:40:00    365s] (I)       == Report All Rule Vias ==
[11/15 15:40:00    365s] (I)       ===========================================================================
[11/15 15:40:00    365s] (I)        Via Rule : (Default)
[11/15 15:40:00    365s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/15 15:40:00    365s] (I)       ---------------------------------------------------------------------------
[11/15 15:40:00    365s] (I)        1    3 : VIA1_X                     30 : VIA1_2CUT_W              
[11/15 15:40:00    365s] (I)        2    7 : VIA2_X                     35 : VIA2_2CUT_N              
[11/15 15:40:00    365s] (I)        3   11 : VIA3_X                     37 : VIA3_2CUT_E              
[11/15 15:40:00    365s] (I)        4   15 : VIA4_X                     42 : VIA4_2CUT_W              
[11/15 15:40:00    365s] (I)        5   19 : VIA5_X                     46 : VIA5_2CUT_W              
[11/15 15:40:00    365s] (I)        6   23 : VIA6_X                     51 : VIA6_2CUT_N              
[11/15 15:40:00    365s] (I)        7   27 : VIA7_X                     54 : VIA7_2CUT_W              
[11/15 15:40:00    365s] (I)       ===========================================================================
[11/15 15:40:00    365s] (I)       Started Read blockages ( Layer 2-8 ) ( Curr Mem: 3362.16 MB )
[11/15 15:40:00    365s] (I)       Started Read routing blockages ( Curr Mem: 3362.16 MB )
[11/15 15:40:00    365s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3362.16 MB )
[11/15 15:40:00    365s] (I)       Started Read instance blockages ( Curr Mem: 3362.16 MB )
[11/15 15:40:00    365s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3362.16 MB )
[11/15 15:40:00    365s] (I)       Started Read PG blockages ( Curr Mem: 3362.16 MB )
[11/15 15:40:00    365s] [NR-eGR] Read 46353 PG shapes
[11/15 15:40:00    365s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3362.16 MB )
[11/15 15:40:00    365s] (I)       Started Read boundary cut boxes ( Curr Mem: 3362.16 MB )
[11/15 15:40:00    365s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3362.16 MB )
[11/15 15:40:00    365s] [NR-eGR] #Routing Blockages  : 20
[11/15 15:40:00    365s] [NR-eGR] #Instance Blockages : 3210
[11/15 15:40:00    365s] [NR-eGR] #PG Blockages       : 46353
[11/15 15:40:00    365s] [NR-eGR] #Halo Blockages     : 0
[11/15 15:40:00    365s] [NR-eGR] #Boundary Blockages : 21
[11/15 15:40:00    365s] (I)       Finished Read blockages ( Layer 2-8 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3362.16 MB )
[11/15 15:40:00    365s] (I)       Started Read blackboxes ( Curr Mem: 3362.16 MB )
[11/15 15:40:00    365s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/15 15:40:00    365s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3362.16 MB )
[11/15 15:40:00    365s] (I)       Started Read prerouted ( Curr Mem: 3362.16 MB )
[11/15 15:40:00    365s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/15 15:40:00    365s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3362.16 MB )
[11/15 15:40:00    365s] (I)       Started Read unlegalized nets ( Curr Mem: 3362.16 MB )
[11/15 15:40:00    365s] (I)       Finished Read unlegalized nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3362.16 MB )
[11/15 15:40:00    365s] (I)       Started Read nets ( Curr Mem: 3362.16 MB )
[11/15 15:40:00    365s] [NR-eGR] Read numTotalNets=29656  numIgnoredNets=0
[11/15 15:40:00    365s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3362.16 MB )
[11/15 15:40:00    365s] (I)       Started Set up via pillars ( Curr Mem: 3362.16 MB )
[11/15 15:40:00    365s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3362.16 MB )
[11/15 15:40:00    365s] (I)       early_global_route_priority property id does not exist.
[11/15 15:40:00    365s] (I)       Started Initialize 3D grid graph ( Curr Mem: 3362.16 MB )
[11/15 15:40:00    365s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3362.16 MB )
[11/15 15:40:00    365s] (I)       Model blockages into capacity
[11/15 15:40:00    365s] (I)       Read Num Blocks=49604  Num Prerouted Wires=0  Num CS=0
[11/15 15:40:00    365s] (I)       Started Initialize 3D capacity ( Curr Mem: 3362.16 MB )
[11/15 15:40:00    365s] (I)       Layer 1 (V) : #blockages 7650 : #preroutes 0
[11/15 15:40:00    365s] (I)       Layer 2 (H) : #blockages 7355 : #preroutes 0
[11/15 15:40:00    365s] (I)       Layer 3 (V) : #blockages 9207 : #preroutes 0
[11/15 15:40:00    365s] (I)       Layer 4 (H) : #blockages 9489 : #preroutes 0
[11/15 15:40:00    365s] (I)       Layer 5 (V) : #blockages 9489 : #preroutes 0
[11/15 15:40:00    365s] (I)       Layer 6 (H) : #blockages 5585 : #preroutes 0
[11/15 15:40:00    365s] (I)       Layer 7 (V) : #blockages 829 : #preroutes 0
[11/15 15:40:00    365s] (I)       Finished Initialize 3D capacity ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 3362.16 MB )
[11/15 15:40:00    365s] (I)       -- layer congestion ratio --
[11/15 15:40:00    365s] (I)       Layer 1 : 0.100000
[11/15 15:40:00    365s] (I)       Layer 2 : 0.700000
[11/15 15:40:00    365s] (I)       Layer 3 : 0.700000
[11/15 15:40:00    365s] (I)       Layer 4 : 0.700000
[11/15 15:40:00    365s] (I)       Layer 5 : 0.700000
[11/15 15:40:00    365s] (I)       Layer 6 : 0.700000
[11/15 15:40:00    365s] (I)       Layer 7 : 0.700000
[11/15 15:40:00    365s] (I)       Layer 8 : 0.700000
[11/15 15:40:00    365s] (I)       ----------------------------
[11/15 15:40:00    365s] (I)       Number of ignored nets                =      0
[11/15 15:40:00    365s] (I)       Number of connected nets              =      0
[11/15 15:40:00    365s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[11/15 15:40:00    365s] (I)       Number of clock nets                  =    414.  Ignored: No
[11/15 15:40:00    365s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[11/15 15:40:00    365s] (I)       Number of special nets                =      0.  Ignored: Yes
[11/15 15:40:00    365s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[11/15 15:40:00    365s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[11/15 15:40:00    365s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[11/15 15:40:00    365s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[11/15 15:40:00    365s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/15 15:40:00    365s] (I)       Finished Import route data (8T) ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 3362.16 MB )
[11/15 15:40:00    365s] (I)       Finished Create route DB ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 3362.16 MB )
[11/15 15:40:00    365s] (I)       Started Read aux data ( Curr Mem: 3362.16 MB )
[11/15 15:40:00    365s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3362.16 MB )
[11/15 15:40:00    365s] (I)       Started Others data preparation ( Curr Mem: 3362.16 MB )
[11/15 15:40:00    365s] [NR-eGR] There are 414 clock nets ( 0 with NDR ).
[11/15 15:40:00    365s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3362.16 MB )
[11/15 15:40:00    365s] (I)       Started Create route kernel ( Curr Mem: 3362.16 MB )
[11/15 15:40:00    365s] (I)       Ndr track 0 does not exist
[11/15 15:40:00    365s] (I)       ---------------------Grid Graph Info--------------------
[11/15 15:40:00    365s] (I)       Routing area        : (0, 0) - (2372000, 1372000)
[11/15 15:40:00    365s] (I)       Core area           : (2000, 4000) - (2370000, 1370000)
[11/15 15:40:00    365s] (I)       Site width          :   400  (dbu)
[11/15 15:40:00    365s] (I)       Row height          :  4000  (dbu)
[11/15 15:40:00    365s] (I)       GCell row height    :  4000  (dbu)
[11/15 15:40:00    365s] (I)       GCell width         :  4000  (dbu)
[11/15 15:40:00    365s] (I)       GCell height        :  4000  (dbu)
[11/15 15:40:00    365s] (I)       Grid                :   593   343     8
[11/15 15:40:00    365s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[11/15 15:40:00    365s] (I)       Vertical capacity   :     0  4000     0  4000     0  4000     0  4000
[11/15 15:40:00    365s] (I)       Horizontal capacity :     0     0  4000     0  4000     0  4000     0
[11/15 15:40:00    365s] (I)       Default wire width  :   180   200   200   200   200   200   200   800
[11/15 15:40:00    365s] (I)       Default wire space  :   180   200   200   200   200   200   200   800
[11/15 15:40:00    365s] (I)       Default wire pitch  :   360   400   400   400   400   400   400  1600
[11/15 15:40:00    365s] (I)       Default pitch size  :   360   400   400   400   400   400   400  1600
[11/15 15:40:00    365s] (I)       First track coord   :     0   200   200   200   200   200   200  1200
[11/15 15:40:00    365s] (I)       Num tracks per GCell: 11.11 10.00 10.00 10.00 10.00 10.00 10.00  2.50
[11/15 15:40:00    365s] (I)       Total num of tracks :     0  5930  3430  5930  3430  5930  3430  1482
[11/15 15:40:00    365s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[11/15 15:40:00    365s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[11/15 15:40:00    365s] (I)       --------------------------------------------------------
[11/15 15:40:00    365s] 
[11/15 15:40:00    365s] [NR-eGR] ============ Routing rule table ============
[11/15 15:40:00    365s] [NR-eGR] Rule id: 0  Nets: 29656 
[11/15 15:40:00    365s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/15 15:40:00    365s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=400  L8=1600
[11/15 15:40:00    365s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[11/15 15:40:00    365s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[11/15 15:40:00    365s] [NR-eGR] ========================================
[11/15 15:40:00    365s] [NR-eGR] 
[11/15 15:40:00    365s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/15 15:40:00    365s] (I)       blocked tracks on layer2 : = 1433768 / 2033990 (70.49%)
[11/15 15:40:00    365s] (I)       blocked tracks on layer3 : = 1268476 / 2033990 (62.36%)
[11/15 15:40:00    365s] (I)       blocked tracks on layer4 : = 1428071 / 2033990 (70.21%)
[11/15 15:40:00    365s] (I)       blocked tracks on layer5 : = 471554 / 2033990 (23.18%)
[11/15 15:40:00    365s] (I)       blocked tracks on layer6 : = 632197 / 2033990 (31.08%)
[11/15 15:40:00    365s] (I)       blocked tracks on layer7 : = 962375 / 2033990 (47.31%)
[11/15 15:40:00    365s] (I)       blocked tracks on layer8 : = 508326 / 508326 (100.00%)
[11/15 15:40:00    365s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3362.16 MB )
[11/15 15:40:00    365s] (I)       Finished Import and model ( CPU: 0.21 sec, Real: 0.21 sec, Curr Mem: 3362.16 MB )
[11/15 15:40:00    365s] (I)       Reset routing kernel
[11/15 15:40:00    365s] (I)       Started Global Routing ( Curr Mem: 3362.16 MB )
[11/15 15:40:00    365s] (I)       Started Initialization ( Curr Mem: 3362.16 MB )
[11/15 15:40:00    365s] (I)       totalPins=109319  totalGlobalPin=107336 (98.19%)
[11/15 15:40:00    365s] (I)       Finished Initialization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3362.16 MB )
[11/15 15:40:00    365s] (I)       Started Net group 1 ( Curr Mem: 3362.16 MB )
[11/15 15:40:00    365s] (I)       Started Generate topology (8T) ( Curr Mem: 3362.16 MB )
[11/15 15:40:00    365s] (I)       Finished Generate topology (8T) ( CPU: 0.03 sec, Real: 0.01 sec, Curr Mem: 3362.16 MB )
[11/15 15:40:00    365s] (I)       total 2D Cap : 6609993 = (3550809 H, 3059184 V)
[11/15 15:40:00    365s] [NR-eGR] Layer group 1: route 29656 net(s) in layer range [2, 8]
[11/15 15:40:00    365s] (I)       
[11/15 15:40:00    365s] (I)       ============  Phase 1a Route ============
[11/15 15:40:00    365s] (I)       Started Phase 1a ( Curr Mem: 3362.16 MB )
[11/15 15:40:00    365s] (I)       Started Pattern routing ( Curr Mem: 3362.16 MB )
[11/15 15:40:00    365s] (I)       Finished Pattern routing ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3362.16 MB )
[11/15 15:40:00    365s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 3362.16 MB )
[11/15 15:40:00    365s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 120
[11/15 15:40:00    365s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3362.16 MB )
[11/15 15:40:00    365s] (I)       Usage: 469337 = (275046 H, 194291 V) = (7.75% H, 6.35% V) = (5.501e+05um H, 3.886e+05um V)
[11/15 15:40:00    365s] (I)       Started Add via demand to 2D ( Curr Mem: 3362.16 MB )
[11/15 15:40:00    365s] (I)       Finished Add via demand to 2D ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3362.16 MB )
[11/15 15:40:00    365s] (I)       Finished Phase 1a ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 3362.16 MB )
[11/15 15:40:00    365s] (I)       
[11/15 15:40:00    365s] (I)       ============  Phase 1b Route ============
[11/15 15:40:00    365s] (I)       Started Phase 1b ( Curr Mem: 3362.16 MB )
[11/15 15:40:00    365s] (I)       Started Monotonic routing ( Curr Mem: 3362.16 MB )
[11/15 15:40:00    365s] (I)       Finished Monotonic routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3362.16 MB )
[11/15 15:40:00    365s] (I)       Usage: 469414 = (275050 H, 194364 V) = (7.75% H, 6.35% V) = (5.501e+05um H, 3.887e+05um V)
[11/15 15:40:00    365s] (I)       Overflow of layer group 1: 0.64% H + 0.17% V. EstWL: 9.388280e+05um
[11/15 15:40:00    365s] (I)       Congestion metric : 0.64%H 0.17%V, 0.81%HV
[11/15 15:40:00    365s] (I)       Congestion threshold : each 60.00, sum 90.00
[11/15 15:40:00    365s] (I)       Finished Phase 1b ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3362.16 MB )
[11/15 15:40:00    365s] (I)       
[11/15 15:40:00    365s] (I)       ============  Phase 1c Route ============
[11/15 15:40:00    365s] (I)       Started Phase 1c ( Curr Mem: 3362.16 MB )
[11/15 15:40:00    365s] (I)       Started Two level routing ( Curr Mem: 3362.16 MB )
[11/15 15:40:00    365s] (I)       Level2 Grid: 119 x 69
[11/15 15:40:00    365s] (I)       Started Two Level Routing ( Curr Mem: 3362.16 MB )
[11/15 15:40:00    365s] (I)       Finished Two Level Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3362.16 MB )
[11/15 15:40:00    365s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 3362.16 MB )
[11/15 15:40:00    365s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3362.16 MB )
[11/15 15:40:00    365s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3362.16 MB )
[11/15 15:40:00    365s] (I)       Finished Two level routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3362.16 MB )
[11/15 15:40:00    365s] (I)       Usage: 470002 = (275192 H, 194810 V) = (7.75% H, 6.37% V) = (5.504e+05um H, 3.896e+05um V)
[11/15 15:40:00    365s] (I)       Finished Phase 1c ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3362.16 MB )
[11/15 15:40:00    365s] (I)       
[11/15 15:40:00    365s] (I)       ============  Phase 1d Route ============
[11/15 15:40:00    365s] (I)       Started Phase 1d ( Curr Mem: 3362.16 MB )
[11/15 15:40:00    365s] (I)       Started Detoured routing ( Curr Mem: 3362.16 MB )
[11/15 15:40:00    365s] (I)       Finished Detoured routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3362.16 MB )
[11/15 15:40:00    365s] (I)       Usage: 470002 = (275192 H, 194810 V) = (7.75% H, 6.37% V) = (5.504e+05um H, 3.896e+05um V)
[11/15 15:40:00    365s] (I)       Finished Phase 1d ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3362.16 MB )
[11/15 15:40:00    365s] (I)       
[11/15 15:40:00    365s] (I)       ============  Phase 1e Route ============
[11/15 15:40:00    365s] (I)       Started Phase 1e ( Curr Mem: 3362.16 MB )
[11/15 15:40:00    365s] (I)       Started Route legalization ( Curr Mem: 3362.16 MB )
[11/15 15:40:00    365s] (I)       Started Legalize Blockage Violations ( Curr Mem: 3362.16 MB )
[11/15 15:40:00    365s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3362.16 MB )
[11/15 15:40:00    365s] (I)       Finished Route legalization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3362.16 MB )
[11/15 15:40:00    365s] (I)       Usage: 470002 = (275192 H, 194810 V) = (7.75% H, 6.37% V) = (5.504e+05um H, 3.896e+05um V)
[11/15 15:40:00    365s] [NR-eGR] Early Global Route overflow of layer group 1: 0.10% H + 0.00% V. EstWL: 9.400040e+05um
[11/15 15:40:00    365s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3362.16 MB )
[11/15 15:40:00    365s] (I)       
[11/15 15:40:00    365s] (I)       ============  Phase 1l Route ============
[11/15 15:40:00    365s] (I)       Started Phase 1l ( Curr Mem: 3362.16 MB )
[11/15 15:40:00    365s] (I)       Started Layer assignment (8T) ( Curr Mem: 3362.16 MB )
[11/15 15:40:00    365s] (I)       Current Layer assignment (8T) [Initialization] ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3362.16 MB )
[11/15 15:40:01    366s] (I)       Finished Layer assignment (8T) ( CPU: 0.64 sec, Real: 0.17 sec, Curr Mem: 3362.16 MB )
[11/15 15:40:01    366s] (I)       Finished Phase 1l ( CPU: 0.64 sec, Real: 0.18 sec, Curr Mem: 3362.16 MB )
[11/15 15:40:01    366s] (I)       Finished Net group 1 ( CPU: 0.89 sec, Real: 0.41 sec, Curr Mem: 3362.16 MB )
[11/15 15:40:01    366s] (I)       Started Clean cong LA ( Curr Mem: 3362.16 MB )
[11/15 15:40:01    366s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3362.16 MB )
[11/15 15:40:01    366s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[11/15 15:40:01    366s] (I)       Layer  2:     747478    160629        40     1202230      825830    (59.28%) 
[11/15 15:40:01    366s] (I)       Layer  3:     773362    176687       357     1195570      834990    (58.88%) 
[11/15 15:40:01    366s] (I)       Layer  4:     749325     56969         6     1203850      824210    (59.36%) 
[11/15 15:40:01    366s] (I)       Layer  5:    1573569    102937       358      389700     1640860    (19.19%) 
[11/15 15:40:01    366s] (I)       Layer  6:    1559757     19953         3      384450     1643610    (18.96%) 
[11/15 15:40:01    366s] (I)       Layer  7:    1206228      1335         0      702910     1327650    (34.62%) 
[11/15 15:40:01    366s] (I)       Layer  8:          0         0         0      507015           0    (100.00%) 
[11/15 15:40:01    366s] (I)       Total:       6609719    518510       764     5585725     7097150    (44.04%) 
[11/15 15:40:01    366s] (I)       
[11/15 15:40:01    366s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/15 15:40:01    366s] [NR-eGR]                        OverCon           OverCon           OverCon            
[11/15 15:40:01    366s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[11/15 15:40:01    366s] [NR-eGR]       Layer              (1-4)             (5-8)             (9-9)    OverCon 
[11/15 15:40:01    366s] [NR-eGR] --------------------------------------------------------------------------------
[11/15 15:40:01    366s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/15 15:40:01    366s] [NR-eGR]      M2  (2)        32( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[11/15 15:40:01    366s] [NR-eGR]      M3  (3)       190( 0.23%)         7( 0.01%)         0( 0.00%)   ( 0.24%) 
[11/15 15:40:01    366s] [NR-eGR]      M4  (4)         5( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[11/15 15:40:01    366s] [NR-eGR]      M5  (5)       112( 0.07%)        27( 0.02%)         1( 0.00%)   ( 0.09%) 
[11/15 15:40:01    366s] [NR-eGR]      M6  (6)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/15 15:40:01    366s] [NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/15 15:40:01    366s] [NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/15 15:40:01    366s] [NR-eGR] --------------------------------------------------------------------------------
[11/15 15:40:01    366s] [NR-eGR] Total              341( 0.05%)        34( 0.00%)         1( 0.00%)   ( 0.05%) 
[11/15 15:40:01    366s] [NR-eGR] 
[11/15 15:40:01    366s] (I)       Finished Global Routing ( CPU: 0.93 sec, Real: 0.44 sec, Curr Mem: 3362.16 MB )
[11/15 15:40:01    366s] (I)       Started Export 3D cong map ( Curr Mem: 3362.16 MB )
[11/15 15:40:01    366s] (I)       total 2D Cap : 6638926 = (3569206 H, 3069720 V)
[11/15 15:40:01    366s] (I)       Started Export 2D cong map ( Curr Mem: 3362.16 MB )
[11/15 15:40:01    366s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.03% H + 0.00% V
[11/15 15:40:01    366s] [NR-eGR] Overflow after Early Global Route 0.06% H + 0.00% V
[11/15 15:40:01    366s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3362.16 MB )
[11/15 15:40:01    366s] (I)       Finished Export 3D cong map ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3362.16 MB )
[11/15 15:40:01    366s] Early Global Route congestion estimation runtime: 0.67 seconds, mem = 3362.2M
[11/15 15:40:01    366s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.157, REAL:0.671, MEM:3362.2M
[11/15 15:40:01    366s] OPERPROF: Starting HotSpotCal at level 1, MEM:3362.2M
[11/15 15:40:01    366s] [hotspot] +------------+---------------+---------------+
[11/15 15:40:01    366s] [hotspot] |            |   max hotspot | total hotspot |
[11/15 15:40:01    366s] [hotspot] +------------+---------------+---------------+
[11/15 15:40:01    366s] [hotspot] | normalized |          1.97 |          3.28 |
[11/15 15:40:01    366s] [hotspot] +------------+---------------+---------------+
[11/15 15:40:01    366s] Local HotSpot Analysis: normalized max congestion hotspot area = 1.97, normalized total congestion hotspot area = 3.28 (area is in unit of 4 std-cell row bins)
[11/15 15:40:01    366s] [hotspot] max/total 1.97/3.28, big hotspot (>10) total 0.00
[11/15 15:40:01    366s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.018, REAL:0.008, MEM:3362.2M
[11/15 15:40:01    366s] Skipped repairing congestion.
[11/15 15:40:01    366s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3362.2M
[11/15 15:40:01    366s] Starting Early Global Route wiring: mem = 3362.2M
[11/15 15:40:01    366s] (I)       Started Free existing wires ( Curr Mem: 3362.16 MB )
[11/15 15:40:01    366s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3362.16 MB )
[11/15 15:40:01    366s] (I)       ============= Track Assignment ============
[11/15 15:40:01    366s] (I)       Started Extract Global 3D Wires ( Curr Mem: 3362.16 MB )
[11/15 15:40:01    366s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3362.16 MB )
[11/15 15:40:01    366s] (I)       Started Track Assignment (8T) ( Curr Mem: 3362.16 MB )
[11/15 15:40:01    366s] (I)       Initialize Track Assignment ( max pin layer : 9 )
[11/15 15:40:01    366s] (I)       Current Track Assignment (8T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3362.16 MB )
[11/15 15:40:01    366s] (I)       Run Multi-thread track assignment
[11/15 15:40:01    367s] (I)       Finished Track Assignment (8T) ( CPU: 0.70 sec, Real: 0.11 sec, Curr Mem: 3362.16 MB )
[11/15 15:40:01    367s] (I)       Started Export ( Curr Mem: 3362.16 MB )
[11/15 15:40:01    367s] [NR-eGR] Started Export DB wires ( Curr Mem: 3362.16 MB )
[11/15 15:40:01    367s] [NR-eGR] Started Export all nets (8T) ( Curr Mem: 3362.16 MB )
[11/15 15:40:01    367s] [NR-eGR] Finished Export all nets (8T) ( CPU: 0.14 sec, Real: 0.02 sec, Curr Mem: 3362.16 MB )
[11/15 15:40:01    367s] [NR-eGR] Started Set wire vias (8T) ( Curr Mem: 3362.16 MB )
[11/15 15:40:01    367s] [NR-eGR] Finished Set wire vias (8T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3362.16 MB )
[11/15 15:40:01    367s] [NR-eGR] Finished Export DB wires ( CPU: 0.16 sec, Real: 0.04 sec, Curr Mem: 3362.16 MB )
[11/15 15:40:01    367s] [NR-eGR] --------------------------------------------------------------------------
[11/15 15:40:01    367s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 108693
[11/15 15:40:01    367s] [NR-eGR]     M2  (2V) length: 2.583175e+05um, number of vias: 163570
[11/15 15:40:01    367s] [NR-eGR]     M3  (3H) length: 3.497587e+05um, number of vias: 13803
[11/15 15:40:01    367s] [NR-eGR]     M4  (4V) length: 1.095270e+05um, number of vias: 7310
[11/15 15:40:01    367s] [NR-eGR]     M5  (5H) length: 2.055483e+05um, number of vias: 1028
[11/15 15:40:01    367s] [NR-eGR]     M6  (6V) length: 3.976528e+04um, number of vias: 216
[11/15 15:40:01    367s] [NR-eGR]     M7  (7H) length: 2.803000e+03um, number of vias: 0
[11/15 15:40:01    367s] [NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[11/15 15:40:01    367s] [NR-eGR] Total length: 9.657198e+05um, number of vias: 294620
[11/15 15:40:01    367s] [NR-eGR] --------------------------------------------------------------------------
[11/15 15:40:01    367s] [NR-eGR] Total eGR-routed clock nets wire length: 3.187910e+04um 
[11/15 15:40:01    367s] [NR-eGR] --------------------------------------------------------------------------
[11/15 15:40:01    367s] (I)       Started Update net boxes ( Curr Mem: 3362.16 MB )
[11/15 15:40:01    367s] (I)       Finished Update net boxes ( CPU: 0.05 sec, Real: 0.01 sec, Curr Mem: 3362.16 MB )
[11/15 15:40:01    367s] (I)       Started Update timing ( Curr Mem: 3362.16 MB )
[11/15 15:40:01    367s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3362.16 MB )
[11/15 15:40:01    367s] (I)       Finished Export ( CPU: 0.25 sec, Real: 0.09 sec, Curr Mem: 3362.16 MB )
[11/15 15:40:01    367s] (I)       Started Postprocess design ( Curr Mem: 3362.16 MB )
[11/15 15:40:01    367s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3309.16 MB )
[11/15 15:40:01    367s] Early Global Route wiring runtime: 0.21 seconds, mem = 3309.2M
[11/15 15:40:01    367s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.963, REAL:0.211, MEM:3309.2M
[11/15 15:40:01    367s] 0 delay mode for cte disabled.
[11/15 15:40:01    367s] SKP cleared!
[11/15 15:40:01    367s] 
[11/15 15:40:01    367s] *** Finished incrementalPlace (cpu=0:00:02.2, real=0:00:01.0)***
[11/15 15:40:01    367s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 6.45% flops. Placement and timing QoR can be severely impacted in this case!
[11/15 15:40:01    367s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[11/15 15:40:01    367s] Tdgp not successfully inited but do clear! skip clearing
[11/15 15:40:01    367s] **placeDesign ... cpu = 0: 5:43, real = 0: 1:14, mem = 2931.2M **
[11/15 15:40:01    367s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/15 15:40:01    367s] VSMManager cleared!
[11/15 15:40:01    367s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1930.5M, totSessionCpu=0:06:08 **
[11/15 15:40:01    367s] **WARN: (IMPOPT-576):	32 nets have unplaced terms. 
[11/15 15:40:01    367s] Type 'man IMPOPT-576' for more detail.
[11/15 15:40:01    367s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/15 15:40:01    367s] **Info: Trial Route has Max Route Layer 15/8.
[11/15 15:40:01    367s] *** InitOpt #1 [begin] : totSession cpu/real = 0:06:07.7/0:03:01.0 (2.0), mem = 2931.2M
[11/15 15:40:01    367s] GigaOpt running with 8 threads.
[11/15 15:40:01    367s] Info: 8 threads available for lower-level modules during optimization.
[11/15 15:40:01    367s] OPERPROF: Starting DPlace-Init at level 1, MEM:2931.2M
[11/15 15:40:01    367s] z: 2, totalTracks: 1
[11/15 15:40:01    367s] z: 4, totalTracks: 1
[11/15 15:40:01    367s] z: 6, totalTracks: 1
[11/15 15:40:01    367s] z: 8, totalTracks: 1
[11/15 15:40:01    367s] #spOpts: N=65 minPadR=1.1 
[11/15 15:40:01    367s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2931.2M
[11/15 15:40:01    367s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2931.2M
[11/15 15:40:01    367s] Core basic site is TSMC65ADV10TSITE
[11/15 15:40:01    367s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2931.2M
[11/15 15:40:01    367s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.049, REAL:0.008, MEM:2931.2M
[11/15 15:40:01    367s] Fast DP-INIT is on for default
[11/15 15:40:01    367s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/15 15:40:01    367s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.099, REAL:0.045, MEM:2931.2M
[11/15 15:40:01    367s] OPERPROF:     Starting CMU at level 3, MEM:2931.2M
[11/15 15:40:01    367s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.002, MEM:2931.2M
[11/15 15:40:01    367s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.123, REAL:0.070, MEM:2931.2M
[11/15 15:40:01    367s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2931.2MB).
[11/15 15:40:01    367s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.165, REAL:0.111, MEM:2931.2M
[11/15 15:40:01    367s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2931.2M
[11/15 15:40:01    367s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.022, MEM:2931.2M
[11/15 15:40:01    367s] **Info: Trial Route has Max Route Layer 15/8.
[11/15 15:40:01    367s] **Info: Trial Route has Max Route Layer 15/8.
[11/15 15:40:01    368s] LayerId::1 widthSet size::1
[11/15 15:40:01    368s] LayerId::2 widthSet size::1
[11/15 15:40:01    368s] LayerId::3 widthSet size::1
[11/15 15:40:01    368s] LayerId::4 widthSet size::1
[11/15 15:40:01    368s] LayerId::5 widthSet size::1
[11/15 15:40:01    368s] LayerId::6 widthSet size::1
[11/15 15:40:01    368s] LayerId::7 widthSet size::1
[11/15 15:40:01    368s] LayerId::8 widthSet size::1
[11/15 15:40:01    368s] Updating RC grid for preRoute extraction ...
[11/15 15:40:01    368s] Initializing multi-corner resistance tables ...
[11/15 15:40:01    368s] **Info: Trial Route has Max Route Layer 15/8.
[11/15 15:40:01    368s] {RT worst_rc_corner 0 8 7 0}
[11/15 15:40:01    368s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.328358 ; uaWl: 1.000000 ; uaWlH: 0.370339 ; aWlH: 0.000000 ; Pmax: 0.851400 ; wcR: 0.680000 ; newSi: 0.081200 ; pMod: 81 ; 
[11/15 15:40:01    368s] 
[11/15 15:40:01    368s] Creating Lib Analyzer ...
[11/15 15:40:01    368s] **Info: Trial Route has Max Route Layer 15/8.
[11/15 15:40:01    368s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 8 threads.
[11/15 15:40:01    368s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[11/15 15:40:01    368s] Total number of usable buffers from Lib Analyzer: 74 ( BUFX1MA10TH BUFX1BA10TH BUFX0P8MA10TH BUFX0P8BA10TH BUFX0P7MA10TH BUFX0P7BA10TH BUFHX1MA10TH BUFHX0P8MA10TH BUFHX0P7MA10TH BUFX2MA10TH BUFX2BA10TH BUFX1P7MA10TH BUFX1P7BA10TH BUFX1P4MA10TH BUFX1P4BA10TH BUFX1P2MA10TH BUFX1P2BA10TH BUFHX1P7MA10TH BUFHX1P4MA10TH BUFHX1P2MA10TH BUFX3MA10TH BUFX3BA10TH BUFX2P5MA10TH BUFX2P5BA10TH BUFHX2MA10TH FRICGX1BA10TH FRICGX0P8BA10TH FRICGX0P7BA10TH FRICGX0P6BA10TH FRICGX0P5BA10TH BUFHX3MA10TH BUFHX2P5MA10TH FRICGX2BA10TH FRICGX1P7BA10TH FRICGX1P4BA10TH FRICGX1P2BA10TH BUFX4MA10TH BUFX4BA10TH BUFX3P5MA10TH BUFX3P5BA10TH FRICGX3BA10TH FRICGX2P5BA10TH BUFX5MA10TH BUFX5BA10TH BUFHX4MA10TH BUFHX3P5MA10TH BUFX6MA10TH BUFX6BA10TH BUFHX5MA10TH FRICGX4BA10TH FRICGX3P5BA10TH BUFHX6MA10TH FRICGX5BA10TH BUFX7P5MA10TH BUFX7P5BA10TH FRICGX6BA10TH BUFX9MA10TH BUFX9BA10TH BUFHX7P5MA10TH FRICGX7P5BA10TH BUFX11MA10TH BUFX11BA10TH BUFHX9MA10TH FRICGX9BA10TH BUFX13MA10TH BUFX13BA10TH BUFHX11MA10TH FRICGX11BA10TH FRICGX13BA10TH BUFX16MA10TH BUFX16BA10TH BUFHX13MA10TH FRICGX16BA10TH BUFHX16MA10TH)
[11/15 15:40:01    368s] Total number of usable inverters from Lib Analyzer: 40 ( INVX1MA10TH INVX1BA10TH INVX0P8MA10TH INVX0P8BA10TH INVX0P7MA10TH INVX0P7BA10TH INVX0P6MA10TH INVX0P6BA10TH INVX0P5MA10TH INVX0P5BA10TH INVX2MA10TH INVX2BA10TH INVX1P7MA10TH INVX1P7BA10TH INVX1P4MA10TH INVX1P4BA10TH INVX1P2MA10TH INVX1P2BA10TH INVX3MA10TH INVX3BA10TH INVX2P5MA10TH INVX2P5BA10TH INVX4MA10TH INVX4BA10TH INVX3P5MA10TH INVX3P5BA10TH INVX5MA10TH INVX5BA10TH INVX6MA10TH INVX6BA10TH INVX7P5MA10TH INVX7P5BA10TH INVX9MA10TH INVX9BA10TH INVX11MA10TH INVX11BA10TH INVX13MA10TH INVX13BA10TH INVX16MA10TH INVX16BA10TH)
[11/15 15:40:01    368s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TH DLY4X0P5MA10TH)
[11/15 15:40:01    368s] 
[11/15 15:40:01    368s] {RT worst_rc_corner 0 8 7 0}
[11/15 15:40:03    369s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:09 mem=2937.2M
[11/15 15:40:03    369s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:09 mem=2937.2M
[11/15 15:40:03    369s] Creating Lib Analyzer, finished. 
[11/15 15:40:03    369s] **WARN: (IMPOPT-665):	a0[31] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/15 15:40:03    369s] Type 'man IMPOPT-665' for more detail.
[11/15 15:40:03    369s] **WARN: (IMPOPT-665):	a0[30] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/15 15:40:03    369s] Type 'man IMPOPT-665' for more detail.
[11/15 15:40:03    369s] **WARN: (IMPOPT-665):	a0[29] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/15 15:40:03    369s] Type 'man IMPOPT-665' for more detail.
[11/15 15:40:03    369s] **WARN: (IMPOPT-665):	a0[28] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/15 15:40:03    369s] Type 'man IMPOPT-665' for more detail.
[11/15 15:40:03    369s] **WARN: (IMPOPT-665):	a0[27] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/15 15:40:03    369s] Type 'man IMPOPT-665' for more detail.
[11/15 15:40:03    369s] **WARN: (IMPOPT-665):	a0[26] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/15 15:40:03    369s] Type 'man IMPOPT-665' for more detail.
[11/15 15:40:03    369s] **WARN: (IMPOPT-665):	a0[25] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/15 15:40:03    369s] Type 'man IMPOPT-665' for more detail.
[11/15 15:40:03    369s] **WARN: (IMPOPT-665):	a0[24] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/15 15:40:03    369s] Type 'man IMPOPT-665' for more detail.
[11/15 15:40:03    369s] **WARN: (IMPOPT-665):	a0[23] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/15 15:40:03    369s] Type 'man IMPOPT-665' for more detail.
[11/15 15:40:03    369s] **WARN: (IMPOPT-665):	a0[22] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/15 15:40:03    369s] Type 'man IMPOPT-665' for more detail.
[11/15 15:40:03    369s] **WARN: (IMPOPT-665):	a0[21] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/15 15:40:03    369s] Type 'man IMPOPT-665' for more detail.
[11/15 15:40:03    369s] **WARN: (IMPOPT-665):	a0[20] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/15 15:40:03    369s] Type 'man IMPOPT-665' for more detail.
[11/15 15:40:03    369s] **WARN: (IMPOPT-665):	a0[19] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/15 15:40:03    369s] Type 'man IMPOPT-665' for more detail.
[11/15 15:40:03    369s] **WARN: (IMPOPT-665):	a0[18] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/15 15:40:03    369s] Type 'man IMPOPT-665' for more detail.
[11/15 15:40:03    369s] **WARN: (IMPOPT-665):	a0[17] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/15 15:40:03    369s] Type 'man IMPOPT-665' for more detail.
[11/15 15:40:03    369s] **WARN: (IMPOPT-665):	a0[16] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/15 15:40:03    369s] Type 'man IMPOPT-665' for more detail.
[11/15 15:40:03    369s] **WARN: (IMPOPT-665):	a0[15] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/15 15:40:03    369s] Type 'man IMPOPT-665' for more detail.
[11/15 15:40:03    369s] **WARN: (IMPOPT-665):	a0[14] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/15 15:40:03    369s] Type 'man IMPOPT-665' for more detail.
[11/15 15:40:03    369s] **WARN: (IMPOPT-665):	a0[13] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/15 15:40:03    369s] Type 'man IMPOPT-665' for more detail.
[11/15 15:40:03    369s] **WARN: (IMPOPT-665):	a0[12] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/15 15:40:03    369s] Type 'man IMPOPT-665' for more detail.
[11/15 15:40:03    369s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[11/15 15:40:03    369s] To increase the message display limit, refer to the product command reference manual.
[11/15 15:40:03    369s] #optDebug: fT-S <1 2 3 1 0>
[11/15 15:40:03    369s] Setting timing_disable_library_data_to_data_checks to 'true'.
[11/15 15:40:03    369s] Setting timing_disable_user_data_to_data_checks to 'true'.
[11/15 15:40:03    369s] 
[11/15 15:40:03    369s] **INFO: Power effort not set by setOptMode, so setting 'setOptMode -powerEffort low', as set by setDesignMode
[11/15 15:40:03    369s] Info: Begin MT loop @coeiCellPowerCachingJob with 8 threads.
[11/15 15:40:03    369s] Info: End MT loop @coeiCellPowerCachingJob.
[11/15 15:40:03    369s] Info: Begin MT loop @coeiCellPinPowerCachingJob with 8 threads.
[11/15 15:40:03    369s] Info: End MT loop @coeiCellPinPowerCachingJob.
[11/15 15:40:03    369s] Deleting Cell Server ...
[11/15 15:40:03    369s] Deleting Lib Analyzer.
[11/15 15:40:03    369s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/15 15:40:03    369s] Creating Cell Server ...(0, 0, 0, 0)
[11/15 15:40:03    369s] Summary for sequential cells identification: 
[11/15 15:40:03    369s]   Identified SBFF number: 148
[11/15 15:40:03    369s]   Identified MBFF number: 0
[11/15 15:40:03    369s]   Identified SB Latch number: 0
[11/15 15:40:03    369s]   Identified MB Latch number: 0
[11/15 15:40:03    369s]   Not identified SBFF number: 0
[11/15 15:40:03    369s]   Not identified MBFF number: 0
[11/15 15:40:03    369s]   Not identified SB Latch number: 0
[11/15 15:40:03    369s]   Not identified MB Latch number: 0
[11/15 15:40:03    369s]   Number of sequential cells which are not FFs: 106
[11/15 15:40:03    369s]  Visiting view : setup_analysis_view
[11/15 15:40:03    369s]    : PowerDomain = none : Weighted F : unweighted  = 21.30 (1.000) with rcCorner = 0
[11/15 15:40:03    369s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[11/15 15:40:03    369s]  Visiting view : hold_analysis_view
[11/15 15:40:03    369s]    : PowerDomain = none : Weighted F : unweighted  = 8.80 (1.000) with rcCorner = 1
[11/15 15:40:03    369s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[11/15 15:40:03    369s]  Setting StdDelay to 21.30
[11/15 15:40:03    369s] Creating Cell Server, finished. 
[11/15 15:40:03    369s] 
[11/15 15:40:03    369s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 2229.5M, totSessionCpu=0:06:10 **
[11/15 15:40:03    369s] *** optDesign -preCTS ***
[11/15 15:40:03    369s] DRC Margin: user margin 0.0; extra margin 0.2
[11/15 15:40:03    369s] Setup Target Slack: user slack 0; extra slack 0.0
[11/15 15:40:03    369s] Hold Target Slack: user slack 0
[11/15 15:40:03    369s] **INFO: setOptMode -powerEffort low -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 1.
[11/15 15:40:03    369s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[11/15 15:40:03    369s] Type 'man IMPOPT-3195' for more detail.
[11/15 15:40:03    369s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3224.2M
[11/15 15:40:03    369s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.046, REAL:0.046, MEM:3224.2M
[11/15 15:40:03    369s] Include MVT Delays for Hold Opt
[11/15 15:40:03    369s] Deleting Cell Server ...
[11/15 15:40:03    369s] Creating Cell Server ...(0, 0, 0, 0)
[11/15 15:40:03    369s] Summary for sequential cells identification: 
[11/15 15:40:03    369s]   Identified SBFF number: 148
[11/15 15:40:03    369s]   Identified MBFF number: 0
[11/15 15:40:03    369s]   Identified SB Latch number: 0
[11/15 15:40:03    369s]   Identified MB Latch number: 0
[11/15 15:40:03    369s]   Not identified SBFF number: 0
[11/15 15:40:03    369s]   Not identified MBFF number: 0
[11/15 15:40:03    369s]   Not identified SB Latch number: 0
[11/15 15:40:03    369s]   Not identified MB Latch number: 0
[11/15 15:40:03    369s]   Number of sequential cells which are not FFs: 106
[11/15 15:40:03    369s]  Visiting view : setup_analysis_view
[11/15 15:40:03    369s]    : PowerDomain = none : Weighted F : unweighted  = 21.30 (1.000) with rcCorner = 0
[11/15 15:40:03    369s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[11/15 15:40:03    369s]  Visiting view : hold_analysis_view
[11/15 15:40:03    369s]    : PowerDomain = none : Weighted F : unweighted  = 8.80 (1.000) with rcCorner = 1
[11/15 15:40:03    369s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[11/15 15:40:03    369s]  Setting StdDelay to 21.30
[11/15 15:40:03    369s] Creating Cell Server, finished. 
[11/15 15:40:03    369s] 
[11/15 15:40:03    369s] Deleting Cell Server ...
[11/15 15:40:03    370s] 
[11/15 15:40:03    370s] Creating Lib Analyzer ...
[11/15 15:40:03    370s] Creating Cell Server ...(0, 0, 0, 0)
[11/15 15:40:03    370s] Summary for sequential cells identification: 
[11/15 15:40:03    370s]   Identified SBFF number: 148
[11/15 15:40:03    370s]   Identified MBFF number: 0
[11/15 15:40:03    370s]   Identified SB Latch number: 0
[11/15 15:40:03    370s]   Identified MB Latch number: 0
[11/15 15:40:03    370s]   Not identified SBFF number: 0
[11/15 15:40:03    370s]   Not identified MBFF number: 0
[11/15 15:40:03    370s]   Not identified SB Latch number: 0
[11/15 15:40:03    370s]   Not identified MB Latch number: 0
[11/15 15:40:03    370s]   Number of sequential cells which are not FFs: 106
[11/15 15:40:03    370s]  Visiting view : setup_analysis_view
[11/15 15:40:03    370s]    : PowerDomain = none : Weighted F : unweighted  = 21.30 (1.000) with rcCorner = 0
[11/15 15:40:03    370s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[11/15 15:40:03    370s]  Visiting view : hold_analysis_view
[11/15 15:40:03    370s]    : PowerDomain = none : Weighted F : unweighted  = 8.80 (1.000) with rcCorner = 1
[11/15 15:40:03    370s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[11/15 15:40:03    370s]  Setting StdDelay to 21.30
[11/15 15:40:03    370s] Creating Cell Server, finished. 
[11/15 15:40:03    370s] 
[11/15 15:40:03    370s] **Info: Trial Route has Max Route Layer 15/8.
[11/15 15:40:03    370s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 8 threads.
[11/15 15:40:03    370s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[11/15 15:40:03    370s] Total number of usable buffers from Lib Analyzer: 29 ( BUFX1MA10TH BUFX1BA10TH BUFHX1MA10TH BUFX2MA10TH BUFX2BA10TH BUFX1P7BA10TH BUFX1P2BA10TH BUFHX1P7MA10TH BUFX3MA10TH BUFX3BA10TH BUFHX3MA10TH BUFX4MA10TH BUFX5MA10TH BUFX5BA10TH BUFHX4MA10TH BUFX6MA10TH BUFX6BA10TH BUFHX5MA10TH BUFX7P5MA10TH BUFX7P5BA10TH BUFX9MA10TH BUFX9BA10TH BUFX11MA10TH BUFX11BA10TH BUFX13MA10TH BUFX13BA10TH BUFX16MA10TH BUFX16BA10TH BUFHX16MA10TH)
[11/15 15:40:03    370s] Total number of usable inverters from Lib Analyzer: 20 ( INVX1MA10TH INVX1BA10TH INVX0P8BA10TH INVX0P7BA10TH INVX0P6BA10TH INVX2MA10TH INVX2BA10TH INVX1P7BA10TH INVX1P4BA10TH INVX3MA10TH INVX3BA10TH INVX4BA10TH INVX5BA10TH INVX6BA10TH INVX7P5BA10TH INVX9BA10TH INVX11MA10TH INVX11BA10TH INVX13BA10TH INVX16BA10TH)
[11/15 15:40:03    370s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TH DLY4X0P5MA10TH)
[11/15 15:40:03    370s] 
[11/15 15:40:03    370s] {RT worst_rc_corner 0 8 7 0}
[11/15 15:40:04    370s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:11 mem=3232.2M
[11/15 15:40:04    370s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:11 mem=3232.2M
[11/15 15:40:04    370s] Creating Lib Analyzer, finished. 
[11/15 15:40:04    370s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3232.2M
[11/15 15:40:04    370s] All LLGs are deleted
[11/15 15:40:04    370s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3232.2M
[11/15 15:40:04    370s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:3232.2M
[11/15 15:40:04    370s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:3232.2M
[11/15 15:40:04    370s] ### Creating LA Mngr. totSessionCpu=0:06:11 mem=3232.2M
[11/15 15:40:04    370s] ### Creating LA Mngr, finished. totSessionCpu=0:06:11 mem=3232.2M
[11/15 15:40:04    370s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3232.19 MB )
[11/15 15:40:04    370s] (I)       Started Import and model ( Curr Mem: 3232.19 MB )
[11/15 15:40:04    370s] (I)       Started Create place DB ( Curr Mem: 3232.19 MB )
[11/15 15:40:04    370s] (I)       Started Import place data ( Curr Mem: 3232.19 MB )
[11/15 15:40:04    370s] (I)       Started Read instances and placement ( Curr Mem: 3232.19 MB )
[11/15 15:40:04    370s] (I)       Number of ignored instance 0
[11/15 15:40:04    370s] (I)       Number of inbound cells 8
[11/15 15:40:04    370s] (I)       Number of opened ILM blockages 0
[11/15 15:40:04    370s] (I)       numMoveCells=27485, numMacros=9  numPads=302  numMultiRowHeightInsts=0
[11/15 15:40:04    370s] (I)       cell height: 4000, count: 27485
[11/15 15:40:04    370s] (I)       Finished Read instances and placement ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3244.94 MB )
[11/15 15:40:04    370s] (I)       Started Read nets ( Curr Mem: 3244.94 MB )
[11/15 15:40:04    370s] (I)       Number of nets = 29656 ( 13 ignored )
[11/15 15:40:04    370s] (I)       Finished Read nets ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3248.94 MB )
[11/15 15:40:04    370s] (I)       Read rows... (mem=3248.9M)
[11/15 15:40:04    370s] (I)       rowRegion is not equal to core box, resetting core box
[11/15 15:40:04    370s] (I)       rowRegion : (2000, 4000) - (2370000, 1368000)
[11/15 15:40:04    370s] (I)       coreBox   : (2000, 4000) - (2370000, 1370000)
[11/15 15:40:04    370s] (I)       Done Read rows (cpu=0.000s, mem=3248.9M)
[11/15 15:40:04    370s] (I)       Identified Clock instances: Flop 5376, Clock buffer/inverter 7, Gate 363, Logic 42
[11/15 15:40:04    370s] (I)       Read module constraints... (mem=3248.9M)
[11/15 15:40:04    370s] (I)       Done Read module constraints (cpu=0.000s, mem=3248.9M)
[11/15 15:40:04    370s] (I)       Finished Import place data ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 3248.94 MB )
[11/15 15:40:04    370s] (I)       Finished Create place DB ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 3248.94 MB )
[11/15 15:40:04    370s] (I)       Started Create route DB ( Curr Mem: 3248.94 MB )
[11/15 15:40:04    370s] (I)       == Non-default Options ==
[11/15 15:40:04    370s] (I)       Maximum routing layer                              : 8
[11/15 15:40:04    370s] (I)       Buffering-aware routing                            : true
[11/15 15:40:04    370s] (I)       Spread congestion away from blockages              : true
[11/15 15:40:04    370s] (I)       Number of threads                                  : 8
[11/15 15:40:04    370s] (I)       Overflow penalty cost                              : 10
[11/15 15:40:04    370s] (I)       Source-to-sink ratio                               : 0.300000
[11/15 15:40:04    370s] (I)       Method to set GCell size                           : row
[11/15 15:40:04    370s] (I)       Counted 25427 PG shapes. We will not process PG shapes layer by layer.
[11/15 15:40:04    370s] (I)       Started Import route data (8T) ( Curr Mem: 3248.94 MB )
[11/15 15:40:04    370s] (I)       Use row-based GCell size
[11/15 15:40:04    370s] (I)       Use row-based GCell align
[11/15 15:40:04    370s] (I)       GCell unit size   : 4000
[11/15 15:40:04    370s] (I)       GCell multiplier  : 1
[11/15 15:40:04    370s] (I)       GCell row height  : 4000
[11/15 15:40:04    370s] (I)       Actual row height : 4000
[11/15 15:40:04    370s] (I)       GCell align ref   : 2000 4000
[11/15 15:40:04    370s] [NR-eGR] Track table information for default rule: 
[11/15 15:40:04    370s] [NR-eGR] M1 has no routable track
[11/15 15:40:04    370s] [NR-eGR] M2 has single uniform track structure
[11/15 15:40:04    370s] [NR-eGR] M3 has single uniform track structure
[11/15 15:40:04    370s] [NR-eGR] M4 has single uniform track structure
[11/15 15:40:04    370s] [NR-eGR] M5 has single uniform track structure
[11/15 15:40:04    370s] [NR-eGR] M6 has single uniform track structure
[11/15 15:40:04    370s] [NR-eGR] M7 has single uniform track structure
[11/15 15:40:04    370s] [NR-eGR] M8 has single uniform track structure
[11/15 15:40:04    370s] (I)       ===========================================================================
[11/15 15:40:04    370s] (I)       == Report All Rule Vias ==
[11/15 15:40:04    370s] (I)       ===========================================================================
[11/15 15:40:04    370s] (I)        Via Rule : (Default)
[11/15 15:40:04    370s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/15 15:40:04    370s] (I)       ---------------------------------------------------------------------------
[11/15 15:40:04    370s] (I)        1    3 : VIA1_X                     30 : VIA1_2CUT_W              
[11/15 15:40:04    370s] (I)        2    7 : VIA2_X                     35 : VIA2_2CUT_N              
[11/15 15:40:04    370s] (I)        3   11 : VIA3_X                     37 : VIA3_2CUT_E              
[11/15 15:40:04    370s] (I)        4   15 : VIA4_X                     42 : VIA4_2CUT_W              
[11/15 15:40:04    370s] (I)        5   19 : VIA5_X                     46 : VIA5_2CUT_W              
[11/15 15:40:04    370s] (I)        6   23 : VIA6_X                     51 : VIA6_2CUT_N              
[11/15 15:40:04    370s] (I)        7   27 : VIA7_X                     54 : VIA7_2CUT_W              
[11/15 15:40:04    370s] (I)       ===========================================================================
[11/15 15:40:04    370s] (I)       Started Read blockages ( Layer 2-8 ) ( Curr Mem: 3248.94 MB )
[11/15 15:40:04    370s] (I)       Started Read routing blockages ( Curr Mem: 3248.94 MB )
[11/15 15:40:04    370s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3248.94 MB )
[11/15 15:40:04    370s] (I)       Started Read instance blockages ( Curr Mem: 3248.94 MB )
[11/15 15:40:04    370s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3248.94 MB )
[11/15 15:40:04    370s] (I)       Started Read PG blockages ( Curr Mem: 3248.94 MB )
[11/15 15:40:04    370s] [NR-eGR] Read 46353 PG shapes
[11/15 15:40:04    370s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3248.94 MB )
[11/15 15:40:04    370s] (I)       Started Read boundary cut boxes ( Curr Mem: 3248.94 MB )
[11/15 15:40:04    370s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3248.94 MB )
[11/15 15:40:04    370s] [NR-eGR] #Routing Blockages  : 20
[11/15 15:40:04    370s] [NR-eGR] #Instance Blockages : 3210
[11/15 15:40:04    370s] [NR-eGR] #PG Blockages       : 46353
[11/15 15:40:04    370s] [NR-eGR] #Halo Blockages     : 0
[11/15 15:40:04    370s] [NR-eGR] #Boundary Blockages : 21
[11/15 15:40:04    370s] (I)       Finished Read blockages ( Layer 2-8 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3248.94 MB )
[11/15 15:40:04    370s] (I)       Started Read blackboxes ( Curr Mem: 3248.94 MB )
[11/15 15:40:04    370s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/15 15:40:04    370s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3248.94 MB )
[11/15 15:40:04    370s] (I)       Started Read prerouted ( Curr Mem: 3248.94 MB )
[11/15 15:40:04    370s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/15 15:40:04    370s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3248.94 MB )
[11/15 15:40:04    370s] (I)       Started Read unlegalized nets ( Curr Mem: 3248.94 MB )
[11/15 15:40:04    370s] (I)       Finished Read unlegalized nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3248.94 MB )
[11/15 15:40:04    370s] (I)       Started Read nets ( Curr Mem: 3248.94 MB )
[11/15 15:40:04    370s] [NR-eGR] Read numTotalNets=29656  numIgnoredNets=0
[11/15 15:40:04    370s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3255.50 MB )
[11/15 15:40:04    370s] (I)       Started Set up via pillars ( Curr Mem: 3255.50 MB )
[11/15 15:40:04    370s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3255.50 MB )
[11/15 15:40:04    370s] (I)       early_global_route_priority property id does not exist.
[11/15 15:40:04    370s] (I)       Started Initialize 3D grid graph ( Curr Mem: 3255.50 MB )
[11/15 15:40:04    370s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3255.50 MB )
[11/15 15:40:04    370s] (I)       Model blockages into capacity
[11/15 15:40:04    370s] (I)       Read Num Blocks=49604  Num Prerouted Wires=0  Num CS=0
[11/15 15:40:04    370s] (I)       Started Initialize 3D capacity ( Curr Mem: 3255.50 MB )
[11/15 15:40:04    370s] (I)       Layer 1 (V) : #blockages 7650 : #preroutes 0
[11/15 15:40:04    370s] (I)       Layer 2 (H) : #blockages 7355 : #preroutes 0
[11/15 15:40:04    370s] (I)       Layer 3 (V) : #blockages 9207 : #preroutes 0
[11/15 15:40:04    370s] (I)       Layer 4 (H) : #blockages 9489 : #preroutes 0
[11/15 15:40:04    371s] (I)       Layer 5 (V) : #blockages 9489 : #preroutes 0
[11/15 15:40:04    371s] (I)       Layer 6 (H) : #blockages 5585 : #preroutes 0
[11/15 15:40:04    371s] (I)       Layer 7 (V) : #blockages 829 : #preroutes 0
[11/15 15:40:04    371s] (I)       Finished Initialize 3D capacity ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 3255.50 MB )
[11/15 15:40:04    371s] (I)       -- layer congestion ratio --
[11/15 15:40:04    371s] (I)       Layer 1 : 0.100000
[11/15 15:40:04    371s] (I)       Layer 2 : 0.700000
[11/15 15:40:04    371s] (I)       Layer 3 : 0.700000
[11/15 15:40:04    371s] (I)       Layer 4 : 0.700000
[11/15 15:40:04    371s] (I)       Layer 5 : 0.700000
[11/15 15:40:04    371s] (I)       Layer 6 : 0.700000
[11/15 15:40:04    371s] (I)       Layer 7 : 0.700000
[11/15 15:40:04    371s] (I)       Layer 8 : 0.700000
[11/15 15:40:04    371s] (I)       ----------------------------
[11/15 15:40:04    371s] (I)       Number of ignored nets                =      0
[11/15 15:40:04    371s] (I)       Number of connected nets              =      0
[11/15 15:40:04    371s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[11/15 15:40:04    371s] (I)       Number of clock nets                  =    414.  Ignored: No
[11/15 15:40:04    371s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[11/15 15:40:04    371s] (I)       Number of special nets                =      0.  Ignored: Yes
[11/15 15:40:04    371s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[11/15 15:40:04    371s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[11/15 15:40:04    371s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[11/15 15:40:04    371s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[11/15 15:40:04    371s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/15 15:40:04    371s] (I)       Finished Import route data (8T) ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 3255.50 MB )
[11/15 15:40:04    371s] (I)       Finished Create route DB ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 3255.50 MB )
[11/15 15:40:04    371s] (I)       Started Read aux data ( Curr Mem: 3255.50 MB )
[11/15 15:40:04    371s] (I)       Constructing bin map
[11/15 15:40:04    371s] (I)       Initialize bin information with width=8000 height=8000
[11/15 15:40:04    371s] (I)       Done constructing bin map
[11/15 15:40:04    371s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3258.59 MB )
[11/15 15:40:04    371s] (I)       Started Others data preparation ( Curr Mem: 3258.59 MB )
[11/15 15:40:04    371s] [NR-eGR] There are 414 clock nets ( 0 with NDR ).
[11/15 15:40:04    371s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3258.59 MB )
[11/15 15:40:04    371s] (I)       Started Create route kernel ( Curr Mem: 3258.59 MB )
[11/15 15:40:04    371s] (I)       Ndr track 0 does not exist
[11/15 15:40:04    371s] (I)       ---------------------Grid Graph Info--------------------
[11/15 15:40:04    371s] (I)       Routing area        : (0, 0) - (2372000, 1372000)
[11/15 15:40:04    371s] (I)       Core area           : (2000, 4000) - (2370000, 1368000)
[11/15 15:40:04    371s] (I)       Site width          :   400  (dbu)
[11/15 15:40:04    371s] (I)       Row height          :  4000  (dbu)
[11/15 15:40:04    371s] (I)       GCell row height    :  4000  (dbu)
[11/15 15:40:04    371s] (I)       GCell width         :  4000  (dbu)
[11/15 15:40:04    371s] (I)       GCell height        :  4000  (dbu)
[11/15 15:40:04    371s] (I)       Grid                :   593   343     8
[11/15 15:40:04    371s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[11/15 15:40:04    371s] (I)       Vertical capacity   :     0  4000     0  4000     0  4000     0  4000
[11/15 15:40:04    371s] (I)       Horizontal capacity :     0     0  4000     0  4000     0  4000     0
[11/15 15:40:04    371s] (I)       Default wire width  :   180   200   200   200   200   200   200   800
[11/15 15:40:04    371s] (I)       Default wire space  :   180   200   200   200   200   200   200   800
[11/15 15:40:04    371s] (I)       Default wire pitch  :   360   400   400   400   400   400   400  1600
[11/15 15:40:04    371s] (I)       Default pitch size  :   360   400   400   400   400   400   400  1600
[11/15 15:40:04    371s] (I)       First track coord   :     0   200   200   200   200   200   200  1200
[11/15 15:40:04    371s] (I)       Num tracks per GCell: 11.11 10.00 10.00 10.00 10.00 10.00 10.00  2.50
[11/15 15:40:04    371s] (I)       Total num of tracks :     0  5930  3430  5930  3430  5930  3430  1482
[11/15 15:40:04    371s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[11/15 15:40:04    371s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[11/15 15:40:04    371s] (I)       --------------------------------------------------------
[11/15 15:40:04    371s] 
[11/15 15:40:04    371s] [NR-eGR] ============ Routing rule table ============
[11/15 15:40:04    371s] [NR-eGR] Rule id: 0  Nets: 29656 
[11/15 15:40:04    371s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/15 15:40:04    371s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=400  L8=1600
[11/15 15:40:04    371s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[11/15 15:40:04    371s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[11/15 15:40:04    371s] [NR-eGR] ========================================
[11/15 15:40:04    371s] [NR-eGR] 
[11/15 15:40:04    371s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/15 15:40:04    371s] (I)       blocked tracks on layer2 : = 1433768 / 2033990 (70.49%)
[11/15 15:40:04    371s] (I)       blocked tracks on layer3 : = 1268476 / 2033990 (62.36%)
[11/15 15:40:04    371s] (I)       blocked tracks on layer4 : = 1428071 / 2033990 (70.21%)
[11/15 15:40:04    371s] (I)       blocked tracks on layer5 : = 471554 / 2033990 (23.18%)
[11/15 15:40:04    371s] (I)       blocked tracks on layer6 : = 632197 / 2033990 (31.08%)
[11/15 15:40:04    371s] (I)       blocked tracks on layer7 : = 962375 / 2033990 (47.31%)
[11/15 15:40:04    371s] (I)       blocked tracks on layer8 : = 508326 / 508326 (100.00%)
[11/15 15:40:04    371s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3266.74 MB )
[11/15 15:40:04    371s] (I)       Finished Import and model ( CPU: 0.23 sec, Real: 0.23 sec, Curr Mem: 3266.74 MB )
[11/15 15:40:04    371s] (I)       Reset routing kernel
[11/15 15:40:04    371s] (I)       Started Global Routing ( Curr Mem: 3266.74 MB )
[11/15 15:40:04    371s] (I)       Started Initialization ( Curr Mem: 3266.74 MB )
[11/15 15:40:04    371s] (I)       Started Free existing wires ( Curr Mem: 3266.74 MB )
[11/15 15:40:04    371s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3266.74 MB )
[11/15 15:40:04    371s] (I)       totalPins=109319  totalGlobalPin=107336 (98.19%)
[11/15 15:40:04    371s] (I)       Finished Initialization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3266.74 MB )
[11/15 15:40:04    371s] (I)       Started Net group 1 ( Curr Mem: 3266.74 MB )
[11/15 15:40:04    371s] (I)       Started Generate topology (8T) ( Curr Mem: 3266.74 MB )
[11/15 15:40:04    371s] (I)       Finished Generate topology (8T) ( CPU: 0.03 sec, Real: 0.01 sec, Curr Mem: 3274.74 MB )
[11/15 15:40:04    371s] (I)       total 2D Cap : 6609993 = (3550809 H, 3059184 V)
[11/15 15:40:04    371s] (I)       #blocked areas for congestion spreading : 23
[11/15 15:40:04    371s] [NR-eGR] Layer group 1: route 29656 net(s) in layer range [2, 8]
[11/15 15:40:04    371s] (I)       
[11/15 15:40:04    371s] (I)       ============  Phase 1a Route ============
[11/15 15:40:04    371s] (I)       Started Phase 1a ( Curr Mem: 3274.74 MB )
[11/15 15:40:04    371s] (I)       Started Pattern routing ( Curr Mem: 3274.74 MB )
[11/15 15:40:04    371s] (I)       Finished Pattern routing ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3274.74 MB )
[11/15 15:40:04    371s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 3274.74 MB )
[11/15 15:40:04    371s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 119
[11/15 15:40:04    371s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3274.74 MB )
[11/15 15:40:04    371s] (I)       Usage: 474416 = (280857 H, 193559 V) = (7.91% H, 6.33% V) = (5.617e+05um H, 3.871e+05um V)
[11/15 15:40:04    371s] (I)       Started Add via demand to 2D ( Curr Mem: 3274.74 MB )
[11/15 15:40:04    371s] (I)       Finished Add via demand to 2D ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3274.74 MB )
[11/15 15:40:04    371s] (I)       Finished Phase 1a ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 3274.74 MB )
[11/15 15:40:04    371s] (I)       
[11/15 15:40:04    371s] (I)       ============  Phase 1b Route ============
[11/15 15:40:04    371s] (I)       Started Phase 1b ( Curr Mem: 3274.74 MB )
[11/15 15:40:04    371s] (I)       Started Monotonic routing ( Curr Mem: 3274.74 MB )
[11/15 15:40:04    371s] (I)       Finished Monotonic routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3274.74 MB )
[11/15 15:40:04    371s] (I)       Usage: 474506 = (280885 H, 193621 V) = (7.91% H, 6.33% V) = (5.618e+05um H, 3.872e+05um V)
[11/15 15:40:04    371s] (I)       Overflow of layer group 1: 0.59% H + 0.18% V. EstWL: 9.490120e+05um
[11/15 15:40:04    371s] (I)       Congestion metric : 0.59%H 0.18%V, 0.77%HV
[11/15 15:40:04    371s] (I)       Congestion threshold : each 60.00, sum 90.00
[11/15 15:40:04    371s] (I)       Finished Phase 1b ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3274.74 MB )
[11/15 15:40:04    371s] (I)       
[11/15 15:40:04    371s] (I)       ============  Phase 1c Route ============
[11/15 15:40:04    371s] (I)       Started Phase 1c ( Curr Mem: 3274.74 MB )
[11/15 15:40:04    371s] (I)       Started Two level routing ( Curr Mem: 3274.74 MB )
[11/15 15:40:04    371s] (I)       Level2 Grid: 119 x 69
[11/15 15:40:04    371s] (I)       Started Two Level Routing ( Curr Mem: 3274.74 MB )
[11/15 15:40:04    371s] (I)       Finished Two Level Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3274.74 MB )
[11/15 15:40:04    371s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 3274.74 MB )
[11/15 15:40:04    371s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3274.74 MB )
[11/15 15:40:04    371s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3274.74 MB )
[11/15 15:40:04    371s] (I)       Started Two Level Routing ( Reach Aware Clean ) ( Curr Mem: 3274.74 MB )
[11/15 15:40:04    371s] (I)       Finished Two Level Routing ( Reach Aware Clean ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3274.74 MB )
[11/15 15:40:04    371s] (I)       Finished Two level routing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3274.74 MB )
[11/15 15:40:04    371s] (I)       Usage: 475114 = (281021 H, 194093 V) = (7.91% H, 6.34% V) = (5.620e+05um H, 3.882e+05um V)
[11/15 15:40:04    371s] (I)       Finished Phase 1c ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3274.74 MB )
[11/15 15:40:04    371s] (I)       
[11/15 15:40:04    371s] (I)       ============  Phase 1d Route ============
[11/15 15:40:04    371s] (I)       Started Phase 1d ( Curr Mem: 3274.74 MB )
[11/15 15:40:04    371s] (I)       Started Detoured routing ( Curr Mem: 3274.74 MB )
[11/15 15:40:04    371s] (I)       Finished Detoured routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3274.74 MB )
[11/15 15:40:04    371s] (I)       Usage: 475114 = (281021 H, 194093 V) = (7.91% H, 6.34% V) = (5.620e+05um H, 3.882e+05um V)
[11/15 15:40:04    371s] (I)       Finished Phase 1d ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3274.74 MB )
[11/15 15:40:04    371s] (I)       
[11/15 15:40:04    371s] (I)       ============  Phase 1e Route ============
[11/15 15:40:04    371s] (I)       Started Phase 1e ( Curr Mem: 3274.74 MB )
[11/15 15:40:04    371s] (I)       Started Route legalization ( Curr Mem: 3274.74 MB )
[11/15 15:40:04    371s] (I)       Started Legalize Blockage Violations ( Curr Mem: 3274.74 MB )
[11/15 15:40:04    371s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3274.74 MB )
[11/15 15:40:04    371s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 3274.74 MB )
[11/15 15:40:04    371s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3274.74 MB )
[11/15 15:40:04    371s] (I)       Finished Route legalization ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3274.74 MB )
[11/15 15:40:04    371s] (I)       Usage: 475236 = (281133 H, 194103 V) = (7.92% H, 6.34% V) = (5.623e+05um H, 3.882e+05um V)
[11/15 15:40:04    371s] [NR-eGR] Early Global Route overflow of layer group 1: 0.09% H + 0.00% V. EstWL: 9.504720e+05um
[11/15 15:40:04    371s] (I)       Finished Phase 1e ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3274.74 MB )
[11/15 15:40:04    371s] (I)       
[11/15 15:40:04    371s] (I)       ============  Phase 1l Route ============
[11/15 15:40:04    371s] (I)       Started Phase 1l ( Curr Mem: 3274.74 MB )
[11/15 15:40:04    371s] (I)       Started Layer assignment (8T) ( Curr Mem: 3274.74 MB )
[11/15 15:40:04    371s] (I)       Current Layer assignment (8T) [Initialization] ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3274.74 MB )
[11/15 15:40:05    371s] (I)       Finished Layer assignment (8T) ( CPU: 0.63 sec, Real: 0.17 sec, Curr Mem: 3274.74 MB )
[11/15 15:40:05    371s] (I)       Finished Phase 1l ( CPU: 0.63 sec, Real: 0.17 sec, Curr Mem: 3274.74 MB )
[11/15 15:40:05    371s] (I)       Finished Net group 1 ( CPU: 0.90 sec, Real: 0.43 sec, Curr Mem: 3274.74 MB )
[11/15 15:40:05    371s] (I)       Started Clean cong LA ( Curr Mem: 3274.74 MB )
[11/15 15:40:05    371s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3274.74 MB )
[11/15 15:40:05    371s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[11/15 15:40:05    371s] (I)       Layer  2:     747478    159590        44     1202230      825830    (59.28%) 
[11/15 15:40:05    371s] (I)       Layer  3:     773362    177420       388     1195570      834990    (58.88%) 
[11/15 15:40:05    371s] (I)       Layer  4:     749325     57352         3     1203850      824210    (59.36%) 
[11/15 15:40:05    371s] (I)       Layer  5:    1573569    108095       333      389700     1640860    (19.19%) 
[11/15 15:40:05    371s] (I)       Layer  6:    1559757     20019         4      384450     1643610    (18.96%) 
[11/15 15:40:05    371s] (I)       Layer  7:    1206228      1485         0      702910     1327650    (34.62%) 
[11/15 15:40:05    371s] (I)       Layer  8:          0         0         0      507015           0    (100.00%) 
[11/15 15:40:05    371s] (I)       Total:       6609719    523961       772     5585725     7097150    (44.04%) 
[11/15 15:40:05    371s] (I)       
[11/15 15:40:05    371s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/15 15:40:05    371s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[11/15 15:40:05    371s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[11/15 15:40:05    371s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-8)    OverCon 
[11/15 15:40:05    371s] [NR-eGR] -------------------------------------------------------------------------------------------------
[11/15 15:40:05    371s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/15 15:40:05    371s] [NR-eGR]      M2  (2)        30( 0.04%)         3( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[11/15 15:40:05    371s] [NR-eGR]      M3  (3)       202( 0.24%)        23( 0.03%)         4( 0.00%)         0( 0.00%)   ( 0.27%) 
[11/15 15:40:05    371s] [NR-eGR]      M4  (4)         2( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/15 15:40:05    371s] [NR-eGR]      M5  (5)        82( 0.05%)        33( 0.02%)        12( 0.01%)         6( 0.00%)   ( 0.08%) 
[11/15 15:40:05    371s] [NR-eGR]      M6  (6)         1( 0.00%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/15 15:40:05    371s] [NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/15 15:40:05    371s] [NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/15 15:40:05    371s] [NR-eGR] -------------------------------------------------------------------------------------------------
[11/15 15:40:05    371s] [NR-eGR] Total              317( 0.04%)        60( 0.01%)        16( 0.00%)         6( 0.00%)   ( 0.06%) 
[11/15 15:40:05    371s] [NR-eGR] 
[11/15 15:40:05    371s] (I)       Finished Global Routing ( CPU: 0.94 sec, Real: 0.46 sec, Curr Mem: 3274.74 MB )
[11/15 15:40:05    371s] (I)       Started Export 3D cong map ( Curr Mem: 3274.74 MB )
[11/15 15:40:05    371s] (I)       total 2D Cap : 6638926 = (3569206 H, 3069720 V)
[11/15 15:40:05    371s] (I)       Started Export 2D cong map ( Curr Mem: 3274.74 MB )
[11/15 15:40:05    371s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.03% H + 0.00% V
[11/15 15:40:05    371s] [NR-eGR] Overflow after Early Global Route 0.06% H + 0.00% V
[11/15 15:40:05    371s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3274.74 MB )
[11/15 15:40:05    371s] (I)       Finished Export 3D cong map ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3274.74 MB )
[11/15 15:40:05    371s] (I)       ============= Track Assignment ============
[11/15 15:40:05    371s] (I)       Started Extract Global 3D Wires ( Curr Mem: 3274.74 MB )
[11/15 15:40:05    372s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3274.74 MB )
[11/15 15:40:05    372s] (I)       Started Track Assignment (8T) ( Curr Mem: 3274.74 MB )
[11/15 15:40:05    372s] (I)       Initialize Track Assignment ( max pin layer : 9 )
[11/15 15:40:05    372s] (I)       Current Track Assignment (8T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3274.74 MB )
[11/15 15:40:05    372s] (I)       Run Multi-thread track assignment
[11/15 15:40:05    372s] (I)       Finished Track Assignment (8T) ( CPU: 0.70 sec, Real: 0.11 sec, Curr Mem: 3274.74 MB )
[11/15 15:40:05    372s] (I)       Started Export ( Curr Mem: 3274.74 MB )
[11/15 15:40:05    372s] [NR-eGR] Started Export DB wires ( Curr Mem: 3266.74 MB )
[11/15 15:40:05    372s] [NR-eGR] Started Export all nets (8T) ( Curr Mem: 3266.74 MB )
[11/15 15:40:05    372s] [NR-eGR] Finished Export all nets (8T) ( CPU: 0.15 sec, Real: 0.02 sec, Curr Mem: 3266.74 MB )
[11/15 15:40:05    372s] [NR-eGR] Started Set wire vias (8T) ( Curr Mem: 3266.74 MB )
[11/15 15:40:05    372s] [NR-eGR] Finished Set wire vias (8T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3266.74 MB )
[11/15 15:40:05    372s] [NR-eGR] Finished Export DB wires ( CPU: 0.16 sec, Real: 0.04 sec, Curr Mem: 3266.74 MB )
[11/15 15:40:05    372s] [NR-eGR] --------------------------------------------------------------------------
[11/15 15:40:05    372s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 108693
[11/15 15:40:05    372s] [NR-eGR]     M2  (2V) length: 2.562864e+05um, number of vias: 162867
[11/15 15:40:05    372s] [NR-eGR]     M3  (3H) length: 3.507186e+05um, number of vias: 14031
[11/15 15:40:05    372s] [NR-eGR]     M4  (4V) length: 1.102948e+05um, number of vias: 7674
[11/15 15:40:05    372s] [NR-eGR]     M5  (5H) length: 2.159932e+05um, number of vias: 1034
[11/15 15:40:05    372s] [NR-eGR]     M6  (6V) length: 3.988358e+04um, number of vias: 225
[11/15 15:40:05    372s] [NR-eGR]     M7  (7H) length: 3.116200e+03um, number of vias: 0
[11/15 15:40:05    372s] [NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[11/15 15:40:05    372s] [NR-eGR] Total length: 9.762928e+05um, number of vias: 294524
[11/15 15:40:05    372s] [NR-eGR] --------------------------------------------------------------------------
[11/15 15:40:05    372s] [NR-eGR] Total eGR-routed clock nets wire length: 3.233531e+04um 
[11/15 15:40:05    372s] [NR-eGR] --------------------------------------------------------------------------
[11/15 15:40:05    372s] (I)       Started Update net boxes ( Curr Mem: 3266.74 MB )
[11/15 15:40:05    372s] (I)       Finished Update net boxes ( CPU: 0.06 sec, Real: 0.01 sec, Curr Mem: 3266.74 MB )
[11/15 15:40:05    372s] (I)       Started Update timing ( Curr Mem: 3266.74 MB )
[11/15 15:40:05    372s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3266.74 MB )
[11/15 15:40:05    372s] (I)       Finished Export ( CPU: 0.25 sec, Real: 0.09 sec, Curr Mem: 3266.74 MB )
[11/15 15:40:05    372s] (I)       Started Postprocess design ( Curr Mem: 3266.74 MB )
[11/15 15:40:05    372s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3239.74 MB )
[11/15 15:40:05    372s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.17 sec, Real: 0.94 sec, Curr Mem: 3239.74 MB )
[11/15 15:40:05    372s] Extraction called for design 'MCU' of instances=33989 and nets=31514 using extraction engine 'preRoute' .
[11/15 15:40:05    372s] PreRoute RC Extraction called for design MCU.
[11/15 15:40:05    372s] RC Extraction called in multi-corner(2) mode.
[11/15 15:40:05    372s] RCMode: PreRoute
[11/15 15:40:05    372s]       RC Corner Indexes            0       1   
[11/15 15:40:05    372s] Capacitance Scaling Factor   : 1.00000 1.00000 
[11/15 15:40:05    372s] Resistance Scaling Factor    : 1.00000 1.00000 
[11/15 15:40:05    372s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[11/15 15:40:05    372s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[11/15 15:40:05    372s] Shrink Factor                : 1.00000
[11/15 15:40:05    372s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/15 15:40:05    372s] Using Quantus QRC technology file ...
[11/15 15:40:05    373s] LayerId::1 widthSet size::1
[11/15 15:40:05    373s] LayerId::2 widthSet size::1
[11/15 15:40:05    373s] LayerId::3 widthSet size::1
[11/15 15:40:05    373s] LayerId::4 widthSet size::1
[11/15 15:40:05    373s] LayerId::5 widthSet size::1
[11/15 15:40:05    373s] LayerId::6 widthSet size::1
[11/15 15:40:05    373s] LayerId::7 widthSet size::1
[11/15 15:40:05    373s] LayerId::8 widthSet size::1
[11/15 15:40:05    373s] Updating RC grid for preRoute extraction ...
[11/15 15:40:05    373s] Initializing multi-corner resistance tables ...
[11/15 15:40:05    373s] {RT worst_rc_corner 0 8 7 0}
[11/15 15:40:05    373s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.333968 ; uaWl: 1.000000 ; uaWlH: 0.378255 ; aWlH: 0.000000 ; Pmax: 0.853300 ; wcR: 0.680000 ; newSi: 0.081200 ; pMod: 81 ; 
[11/15 15:40:05    373s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 3231.031M)
[11/15 15:40:05    373s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3231.0M
[11/15 15:40:05    373s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3231.0M
[11/15 15:40:05    373s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3231.0M
[11/15 15:40:05    373s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.046, REAL:0.009, MEM:3231.0M
[11/15 15:40:05    373s] Fast DP-INIT is on for default
[11/15 15:40:05    373s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.093, REAL:0.045, MEM:3231.0M
[11/15 15:40:05    373s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.114, REAL:0.065, MEM:3231.0M
[11/15 15:40:05    373s] Starting delay calculation for Setup views
[11/15 15:40:05    373s] #################################################################################
[11/15 15:40:05    373s] # Design Stage: PreRoute
[11/15 15:40:05    373s] # Design Name: MCU
[11/15 15:40:05    373s] # Design Mode: 65nm
[11/15 15:40:05    373s] # Analysis Mode: MMMC OCV 
[11/15 15:40:05    373s] # Parasitics Mode: No SPEF/RCDB 
[11/15 15:40:05    373s] # Signoff Settings: SI Off 
[11/15 15:40:05    373s] #################################################################################
[11/15 15:40:06    374s] Topological Sorting (REAL = 0:00:00.0, MEM = 3356.5M, InitMEM = 3350.2M)
[11/15 15:40:06    375s] Calculate early delays in OCV mode...
[11/15 15:40:06    375s] Calculate late delays in OCV mode...
[11/15 15:40:06    375s] Start delay calculation (fullDC) (8 T). (MEM=3356.47)
[11/15 15:40:06    375s] End AAE Lib Interpolated Model. (MEM=3376.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 15:40:06    375s] First Iteration Infinite Tw... 
[11/15 15:40:07    380s] Total number of fetched objects 30264
[11/15 15:40:07    380s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[11/15 15:40:07    380s] End delay calculation. (MEM=3838.99 CPU=0:00:04.5 REAL=0:00:01.0)
[11/15 15:40:07    381s] End delay calculation (fullDC). (MEM=3838.99 CPU=0:00:05.6 REAL=0:00:01.0)
[11/15 15:40:07    381s] *** CDM Built up (cpu=0:00:07.5  real=0:00:02.0  mem= 3839.0M) ***
[11/15 15:40:07    382s] *** Done Building Timing Graph (cpu=0:00:09.1 real=0:00:02.0 totSessionCpu=0:06:23 mem=3775.0M)
[11/15 15:40:08    383s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 setup_analysis_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -17.054 |
|           TNS (ns):| -1646.6 |
|    Violating Paths:|   108   |
|          All Paths:|  6054   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    287 (287)     |   -4.625   |    297 (297)     |
|   max_tran     |   2348 (30855)   |  -10.877   |   2350 (31186)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.614%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:16, real = 0:00:07, mem = 2453.6M, totSessionCpu=0:06:23 **
[11/15 15:40:08    383s] *** InitOpt #1 [finish] : cpu/real = 0:00:15.6/0:00:06.5 (2.4), totSession cpu/real = 0:06:23.3/0:03:07.5 (2.0), mem = 3496.5M
[11/15 15:40:08    383s] 
[11/15 15:40:08    383s] =============================================================================================
[11/15 15:40:08    383s]  Step TAT Report for InitOpt #1                                                 20.12-s088_1
[11/15 15:40:08    383s] =============================================================================================
[11/15 15:40:08    383s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/15 15:40:08    383s] ---------------------------------------------------------------------------------------------
[11/15 15:40:08    383s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:40:08    383s] [ TimingUpdate           ]      1   0:00:00.3  (   4.4 % )     0:00:01.9 /  0:00:09.1    4.7
[11/15 15:40:08    383s] [ FullDelayCalc          ]      1   0:00:01.7  (  25.5 % )     0:00:01.7 /  0:00:07.6    4.6
[11/15 15:40:08    383s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.8 % )     0:00:02.3 /  0:00:10.0    4.3
[11/15 15:40:08    383s] [ TimingReport           ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.1    2.7
[11/15 15:40:08    383s] [ DrvReport              ]      1   0:00:00.2  (   3.5 % )     0:00:00.2 /  0:00:00.6    2.6
[11/15 15:40:08    383s] [ CellServerInit         ]      3   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.1    1.1
[11/15 15:40:08    383s] [ LibAnalyzerInit        ]      2   0:00:01.9  (  29.1 % )     0:00:01.9 /  0:00:01.9    1.0
[11/15 15:40:08    383s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:40:08    383s] [ MISC                   ]          0:00:02.2  (  34.4 % )     0:00:02.2 /  0:00:03.6    1.6
[11/15 15:40:08    383s] ---------------------------------------------------------------------------------------------
[11/15 15:40:08    383s]  InitOpt #1 TOTAL                   0:00:06.5  ( 100.0 % )     0:00:06.5 /  0:00:15.6    2.4
[11/15 15:40:08    383s] ---------------------------------------------------------------------------------------------
[11/15 15:40:08    383s] 
[11/15 15:40:08    383s] ** INFO : this run is activating medium effort placeOptDesign flow
[11/15 15:40:08    383s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/15 15:40:08    383s] ### Creating PhyDesignMc. totSessionCpu=0:06:23 mem=3496.5M
[11/15 15:40:08    383s] OPERPROF: Starting DPlace-Init at level 1, MEM:3496.5M
[11/15 15:40:08    383s] z: 2, totalTracks: 1
[11/15 15:40:08    383s] z: 4, totalTracks: 1
[11/15 15:40:08    383s] z: 6, totalTracks: 1
[11/15 15:40:08    383s] z: 8, totalTracks: 1
[11/15 15:40:08    383s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[11/15 15:40:08    383s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3496.5M
[11/15 15:40:08    383s] OPERPROF:     Starting CMU at level 3, MEM:3496.5M
[11/15 15:40:08    383s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.002, MEM:3496.5M
[11/15 15:40:08    383s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.048, REAL:0.048, MEM:3496.5M
[11/15 15:40:08    383s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3496.5MB).
[11/15 15:40:08    383s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.075, REAL:0.075, MEM:3496.5M
[11/15 15:40:08    383s] TotalInstCnt at PhyDesignMc Initialization: 27,485
[11/15 15:40:08    383s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:23 mem=3496.5M
[11/15 15:40:08    383s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3496.5M
[11/15 15:40:08    383s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.061, REAL:0.021, MEM:3498.0M
[11/15 15:40:08    383s] TotalInstCnt at PhyDesignMc Destruction: 27,485
[11/15 15:40:08    383s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/15 15:40:08    383s] ### Creating PhyDesignMc. totSessionCpu=0:06:24 mem=3498.0M
[11/15 15:40:08    383s] OPERPROF: Starting DPlace-Init at level 1, MEM:3498.0M
[11/15 15:40:08    383s] z: 2, totalTracks: 1
[11/15 15:40:08    383s] z: 4, totalTracks: 1
[11/15 15:40:08    383s] z: 6, totalTracks: 1
[11/15 15:40:08    383s] z: 8, totalTracks: 1
[11/15 15:40:08    383s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[11/15 15:40:08    383s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3498.0M
[11/15 15:40:08    383s] OPERPROF:     Starting CMU at level 3, MEM:3498.0M
[11/15 15:40:08    383s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.002, MEM:3498.0M
[11/15 15:40:08    383s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.048, REAL:0.048, MEM:3498.0M
[11/15 15:40:08    383s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3498.0MB).
[11/15 15:40:08    383s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.073, REAL:0.073, MEM:3498.0M
[11/15 15:40:08    383s] TotalInstCnt at PhyDesignMc Initialization: 27,485
[11/15 15:40:08    383s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:24 mem=3498.0M
[11/15 15:40:08    383s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3498.0M
[11/15 15:40:08    383s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.020, MEM:3498.0M
[11/15 15:40:08    383s] TotalInstCnt at PhyDesignMc Destruction: 27,485
[11/15 15:40:08    383s] *** Starting optimizing excluded clock nets MEM= 3498.0M) ***
[11/15 15:40:08    383s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3498.0M) ***
[11/15 15:40:08    384s] The useful skew maximum allowed delay is: 0.3
[11/15 15:40:08    384s] Deleting Cell Server ...
[11/15 15:40:08    384s] Deleting Lib Analyzer.
[11/15 15:40:08    384s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/15 15:40:08    384s] Creating Cell Server ...(0, 0, 0, 0)
[11/15 15:40:08    384s] Summary for sequential cells identification: 
[11/15 15:40:08    384s]   Identified SBFF number: 148
[11/15 15:40:08    384s]   Identified MBFF number: 0
[11/15 15:40:08    384s]   Identified SB Latch number: 0
[11/15 15:40:08    384s]   Identified MB Latch number: 0
[11/15 15:40:08    384s]   Not identified SBFF number: 0
[11/15 15:40:08    384s]   Not identified MBFF number: 0
[11/15 15:40:08    384s]   Not identified SB Latch number: 0
[11/15 15:40:08    384s]   Not identified MB Latch number: 0
[11/15 15:40:08    384s]   Number of sequential cells which are not FFs: 106
[11/15 15:40:08    384s]  Visiting view : setup_analysis_view
[11/15 15:40:08    384s]    : PowerDomain = none : Weighted F : unweighted  = 21.30 (1.000) with rcCorner = 0
[11/15 15:40:08    384s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[11/15 15:40:08    384s]  Visiting view : hold_analysis_view
[11/15 15:40:08    384s]    : PowerDomain = none : Weighted F : unweighted  = 8.80 (1.000) with rcCorner = 1
[11/15 15:40:08    384s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[11/15 15:40:08    384s]  Setting StdDelay to 21.30
[11/15 15:40:08    384s] Creating Cell Server, finished. 
[11/15 15:40:08    384s] 
[11/15 15:40:08    384s] Deleting Cell Server ...
[11/15 15:40:08    384s] #InfoCS: Num dontuse cells 113, Num usable cells 1254
[11/15 15:40:08    384s] optDesignOneStep: Power Flow
[11/15 15:40:08    384s] #InfoCS: Num dontuse cells 113, Num usable cells 1254
[11/15 15:40:08    384s] *** SimplifyNetlist #1 [begin] : totSession cpu/real = 0:06:24.8/0:03:08.4 (2.0), mem = 3498.0M
[11/15 15:40:08    384s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[11/15 15:40:09    384s] Info: 414 clock nets excluded from IPO operation.
[11/15 15:40:09    384s] ### Creating LA Mngr. totSessionCpu=0:06:25 mem=3498.0M
[11/15 15:40:09    384s] ### Creating LA Mngr, finished. totSessionCpu=0:06:25 mem=3498.0M
[11/15 15:40:09    384s] Creating Cell Server ...(0, 0, 0, 0)
[11/15 15:40:09    384s] Summary for sequential cells identification: 
[11/15 15:40:09    384s]   Identified SBFF number: 148
[11/15 15:40:09    384s]   Identified MBFF number: 0
[11/15 15:40:09    384s]   Identified SB Latch number: 0
[11/15 15:40:09    384s]   Identified MB Latch number: 0
[11/15 15:40:09    384s]   Not identified SBFF number: 0
[11/15 15:40:09    384s]   Not identified MBFF number: 0
[11/15 15:40:09    384s]   Not identified SB Latch number: 0
[11/15 15:40:09    384s]   Not identified MB Latch number: 0
[11/15 15:40:09    384s]   Number of sequential cells which are not FFs: 106
[11/15 15:40:09    384s]  Visiting view : setup_analysis_view
[11/15 15:40:09    384s]    : PowerDomain = none : Weighted F : unweighted  = 21.30 (1.000) with rcCorner = 0
[11/15 15:40:09    384s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[11/15 15:40:09    384s]  Visiting view : hold_analysis_view
[11/15 15:40:09    384s]    : PowerDomain = none : Weighted F : unweighted  = 8.80 (1.000) with rcCorner = 1
[11/15 15:40:09    384s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[11/15 15:40:09    384s]  Setting StdDelay to 21.30
[11/15 15:40:09    384s] Creating Cell Server, finished. 
[11/15 15:40:09    384s] 
[11/15 15:40:09    384s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.89100.1
[11/15 15:40:09    384s] 
[11/15 15:40:09    384s] Power Net Detected:
[11/15 15:40:09    384s]         Voltage	    Name
[11/15 15:40:09    384s]              0V	    VSS
[11/15 15:40:09    384s]            0.9V	    VDD
[11/15 15:40:09    384s]              0V	    VSS
[11/15 15:40:09    384s]            0.9V	    VDD
[11/15 15:40:09    385s] smclk(35MHz) mclk(35MHz) clk_sck1(35MHz) clk_sck0(35MHz) clk_hfxt(35MHz) clk_cpu(35MHz) clk_scl1(5MHz) clk_scl0(5MHz) clk_lfxt(32768Hz) Processing average sequential pin duty cycle 
[11/15 15:40:10    386s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:40:10    386s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:40:10    386s] (I,S,L,T): setup_analysis_view: NA, NA, 0.312959, 0.312959
[11/15 15:40:10    386s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/15 15:40:10    386s] ### Creating PhyDesignMc. totSessionCpu=0:06:27 mem=3806.2M
[11/15 15:40:10    386s] OPERPROF: Starting DPlace-Init at level 1, MEM:3806.2M
[11/15 15:40:10    386s] z: 2, totalTracks: 1
[11/15 15:40:10    386s] z: 4, totalTracks: 1
[11/15 15:40:10    386s] z: 6, totalTracks: 1
[11/15 15:40:10    386s] z: 8, totalTracks: 1
[11/15 15:40:10    386s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[11/15 15:40:10    386s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3813.2M
[11/15 15:40:10    386s] OPERPROF:     Starting CMU at level 3, MEM:3813.2M
[11/15 15:40:10    386s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.002, MEM:3813.2M
[11/15 15:40:10    386s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.048, REAL:0.048, MEM:3813.2M
[11/15 15:40:10    386s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3813.2MB).
[11/15 15:40:10    386s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.075, REAL:0.075, MEM:3813.2M
[11/15 15:40:10    386s] TotalInstCnt at PhyDesignMc Initialization: 27,485
[11/15 15:40:10    386s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:27 mem=3815.2M
[11/15 15:40:10    386s] ### Creating TopoMgr, started
[11/15 15:40:10    386s] ### Creating TopoMgr, finished
[11/15 15:40:10    386s] **Info: Trial Route has Max Route Layer 15/8.
[11/15 15:40:10    386s] **Info: Trial Route has Max Route Layer 15/8.
[11/15 15:40:10    386s] **Info: Trial Route has Max Route Layer 15/8.
[11/15 15:40:10    386s] **Info: Trial Route has Max Route Layer 15/8.
[11/15 15:40:10    386s] **Info: Trial Route has Max Route Layer 15/8.
[11/15 15:40:10    386s] 
[11/15 15:40:10    386s] Footprint cell information for calculating maxBufDist
[11/15 15:40:10    386s] *info: There are 29 candidate Buffer cells
[11/15 15:40:10    386s] *info: There are 20 candidate Inverter cells
[11/15 15:40:10    386s] 
[11/15 15:40:10    386s] **Info: Trial Route has Max Route Layer 15/8.
[11/15 15:40:11    387s] **Info: Trial Route has Max Route Layer 15/8.
[11/15 15:40:11    387s] ### Creating RouteCongInterface, started
[11/15 15:40:11    387s] **Info: Trial Route has Max Route Layer 15/8.
[11/15 15:40:11    387s] 
[11/15 15:40:11    387s] Creating Lib Analyzer ...
[11/15 15:40:11    387s] **Info: Trial Route has Max Route Layer 15/8.
[11/15 15:40:11    387s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 8 threads.
[11/15 15:40:11    387s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[11/15 15:40:11    387s] Total number of usable buffers from Lib Analyzer: 29 ( BUFX1MA10TH BUFX1BA10TH BUFHX1MA10TH BUFX2MA10TH BUFX2BA10TH BUFX1P7BA10TH BUFX1P2BA10TH BUFHX1P7MA10TH BUFX3MA10TH BUFX3BA10TH BUFHX3MA10TH BUFX4MA10TH BUFX5MA10TH BUFX5BA10TH BUFHX4MA10TH BUFX6MA10TH BUFX6BA10TH BUFHX5MA10TH BUFX7P5MA10TH BUFX7P5BA10TH BUFX9MA10TH BUFX9BA10TH BUFX11MA10TH BUFX11BA10TH BUFX13MA10TH BUFX13BA10TH BUFX16MA10TH BUFX16BA10TH BUFHX16MA10TH)
[11/15 15:40:11    387s] Total number of usable inverters from Lib Analyzer: 20 ( INVX1MA10TH INVX1BA10TH INVX0P8BA10TH INVX0P7BA10TH INVX0P6BA10TH INVX2MA10TH INVX2BA10TH INVX1P7BA10TH INVX1P4BA10TH INVX3MA10TH INVX3BA10TH INVX4BA10TH INVX5BA10TH INVX6BA10TH INVX7P5BA10TH INVX9BA10TH INVX11MA10TH INVX11BA10TH INVX13BA10TH INVX16BA10TH)
[11/15 15:40:11    387s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TH DLY4X0P5MA10TH)
[11/15 15:40:11    387s] 
[11/15 15:40:11    387s] {RT worst_rc_corner 0 8 7 0}
[11/15 15:40:12    388s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:28 mem=3956.2M
[11/15 15:40:12    388s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:28 mem=3956.2M
[11/15 15:40:12    388s] Creating Lib Analyzer, finished. 
[11/15 15:40:12    388s] 
[11/15 15:40:12    388s] #optDebug:  {2, 1.000, 0.8500} {3, 0.840, 0.8500} {4, 0.680, 0.8500} {5, 0.520, 0.8500} {6, 0.360, 0.8333} {7, 0.040, 0.4408} {8, 0.040, 0.4408} 
[11/15 15:40:12    388s] 
[11/15 15:40:12    388s] #optDebug: {0, 1.000}
[11/15 15:40:12    388s] ### Creating RouteCongInterface, finished
[11/15 15:40:13    389s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4164.2M
[11/15 15:40:13    389s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:4164.2M
[11/15 15:40:13    390s] 
[11/15 15:40:13    390s] Netlist preparation processing... 
[11/15 15:40:13    390s] Removed 0 instance
[11/15 15:40:13    390s] *info: Marking 0 isolation instances dont touch
[11/15 15:40:13    390s] *info: Marking 0 level shifter instances dont touch
[11/15 15:40:13    390s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4248.9M
[11/15 15:40:13    390s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.066, REAL:0.025, MEM:4250.4M
[11/15 15:40:13    390s] TotalInstCnt at PhyDesignMc Destruction: 27,485
[11/15 15:40:13    390s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:40:13    390s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:40:13    390s] (I,S,L,T): setup_analysis_view: NA, NA, 0.312959, 0.312959
[11/15 15:40:13    390s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.89100.1
[11/15 15:40:13    390s] *** SimplifyNetlist #1 [finish] : cpu/real = 0:00:05.5/0:00:04.9 (1.1), totSession cpu/real = 0:06:30.3/0:03:13.3 (2.0), mem = 4250.4M
[11/15 15:40:13    390s] 
[11/15 15:40:13    390s] =============================================================================================
[11/15 15:40:13    390s]  Step TAT Report for SimplifyNetlist #1                                         20.12-s088_1
[11/15 15:40:13    390s] =============================================================================================
[11/15 15:40:13    390s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/15 15:40:13    390s] ---------------------------------------------------------------------------------------------
[11/15 15:40:13    390s] [ PropagateActivity      ]      1   0:00:01.5  (  30.1 % )     0:00:01.5 /  0:00:01.5    1.0
[11/15 15:40:13    390s] [ CellServerInit         ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.7
[11/15 15:40:13    390s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  14.2 % )     0:00:00.7 /  0:00:00.7    1.0
[11/15 15:40:13    390s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:40:13    390s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   3.1 % )     0:00:00.2 /  0:00:00.2    1.1
[11/15 15:40:13    390s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.6 % )     0:00:00.8 /  0:00:00.8    1.0
[11/15 15:40:13    390s] [ SteinerInterfaceInit   ]      1   0:00:00.6  (  11.7 % )     0:00:00.6 /  0:00:00.6    1.0
[11/15 15:40:13    390s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:40:13    390s] [ IncrDelayCalc          ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:40:13    390s] [ MISC                   ]          0:00:01.9  (  39.0 % )     0:00:01.9 /  0:00:02.5    1.3
[11/15 15:40:13    390s] ---------------------------------------------------------------------------------------------
[11/15 15:40:13    390s]  SimplifyNetlist #1 TOTAL           0:00:04.9  ( 100.0 % )     0:00:04.9 /  0:00:05.5    1.1
[11/15 15:40:13    390s] ---------------------------------------------------------------------------------------------
[11/15 15:40:13    390s] 
[11/15 15:40:13    390s] skipped the cell partition in DRV
[11/15 15:40:14    390s] Using only new drv cell pruning
[11/15 15:40:14    390s] Begin: GigaOpt high fanout net optimization
[11/15 15:40:14    390s] GigaOpt HFN: use maxLocalDensity 1.2
[11/15 15:40:14    390s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 8 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[11/15 15:40:14    390s] *** DrvOpt #1 [begin] : totSession cpu/real = 0:06:30.6/0:03:13.5 (2.0), mem = 3921.4M
[11/15 15:40:14    390s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[11/15 15:40:14    390s] Info: 414 clock nets excluded from IPO operation.
[11/15 15:40:14    390s] Processing average sequential pin duty cycle 
[11/15 15:40:14    390s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.89100.2
[11/15 15:40:14    390s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:40:14    390s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:40:14    390s] (I,S,L,T): setup_analysis_view: NA, NA, 0.312959, 0.312959
[11/15 15:40:14    390s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/15 15:40:14    390s] ### Creating PhyDesignMc. totSessionCpu=0:06:31 mem=3921.4M
[11/15 15:40:14    390s] OPERPROF: Starting DPlace-Init at level 1, MEM:3921.4M
[11/15 15:40:14    390s] z: 2, totalTracks: 1
[11/15 15:40:14    390s] z: 4, totalTracks: 1
[11/15 15:40:14    390s] z: 6, totalTracks: 1
[11/15 15:40:14    390s] z: 8, totalTracks: 1
[11/15 15:40:14    390s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[11/15 15:40:14    390s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3921.4M
[11/15 15:40:14    390s] OPERPROF:     Starting CMU at level 3, MEM:3921.4M
[11/15 15:40:14    391s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.002, MEM:3921.4M
[11/15 15:40:14    391s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.052, REAL:0.052, MEM:3921.4M
[11/15 15:40:14    391s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3921.4MB).
[11/15 15:40:14    391s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.077, REAL:0.077, MEM:3921.4M
[11/15 15:40:14    391s] TotalInstCnt at PhyDesignMc Initialization: 27,485
[11/15 15:40:14    391s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:31 mem=3921.4M
[11/15 15:40:14    391s] ### Creating RouteCongInterface, started
[11/15 15:40:14    391s] 
[11/15 15:40:14    391s] #optDebug:  {2, 1.000, 0.8500} {3, 0.840, 0.8500} {4, 0.680, 0.8500} {5, 0.520, 0.8500} {6, 0.360, 0.6667} {7, 0.040, 0.3526} {8, 0.040, 0.3526} 
[11/15 15:40:14    391s] 
[11/15 15:40:14    391s] #optDebug: {0, 1.000}
[11/15 15:40:14    391s] ### Creating RouteCongInterface, finished
[11/15 15:40:17    394s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[11/15 15:40:17    394s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[11/15 15:40:17    394s] Info: violation cost 2.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 2.000000, glitch 0.000000)
[11/15 15:40:17    394s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4129.3M
[11/15 15:40:17    394s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4129.3M
[11/15 15:40:17    394s] +---------+---------+--------+---------+------------+--------+
[11/15 15:40:17    394s] | Density | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[11/15 15:40:17    394s] +---------+---------+--------+---------+------------+--------+
[11/15 15:40:17    394s] |   40.61%|        -| -17.054|-1646.609|   0:00:00.0| 4130.3M|
[11/15 15:40:17    394s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[11/15 15:40:17    394s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[11/15 15:40:17    394s] Info: violation cost 2.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 2.000000, glitch 0.000000)
[11/15 15:40:17    396s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[11/15 15:40:17    396s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[11/15 15:40:17    396s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/15 15:40:17    396s] |   40.64%|       47| -17.054|-1646.609|   0:00:00.0| 4504.2M|
[11/15 15:40:17    396s] +---------+---------+--------+---------+------------+--------+
[11/15 15:40:17    396s] 
[11/15 15:40:17    396s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:01.2 real=0:00:00.0 mem=4504.2M) ***
[11/15 15:40:17    396s] Total-nets :: 29703, Stn-nets :: 48, ratio :: 0.1616 %
[11/15 15:40:17    396s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4294.8M
[11/15 15:40:17    396s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.056, REAL:0.021, MEM:4296.3M
[11/15 15:40:17    396s] TotalInstCnt at PhyDesignMc Destruction: 27,532
[11/15 15:40:17    396s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:40:17    396s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:40:17    396s] (I,S,L,T): setup_analysis_view: NA, NA, 0.31318, 0.31318
[11/15 15:40:17    396s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.89100.2
[11/15 15:40:17    396s] *** DrvOpt #1 [finish] : cpu/real = 0:00:05.8/0:00:03.8 (1.5), totSession cpu/real = 0:06:36.4/0:03:17.3 (2.0), mem = 4296.3M
[11/15 15:40:17    396s] 
[11/15 15:40:17    396s] =============================================================================================
[11/15 15:40:17    396s]  Step TAT Report for DrvOpt #1                                                  20.12-s088_1
[11/15 15:40:17    396s] =============================================================================================
[11/15 15:40:17    396s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/15 15:40:17    396s] ---------------------------------------------------------------------------------------------
[11/15 15:40:17    396s] [ SlackTraversorInit     ]      1   0:00:00.2  (   4.4 % )     0:00:00.2 /  0:00:00.2    1.0
[11/15 15:40:17    396s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:40:17    396s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   4.0 % )     0:00:00.2 /  0:00:00.1    1.0
[11/15 15:40:17    396s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.1    1.3
[11/15 15:40:17    396s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:40:17    396s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.4 /  0:00:01.2    3.3
[11/15 15:40:17    396s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:40:17    396s] [ OptEval                ]      1   0:00:00.1  (   2.5 % )     0:00:00.1 /  0:00:00.1    1.1
[11/15 15:40:17    396s] [ OptCommit              ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.9
[11/15 15:40:17    396s] [ IncrTimingUpdate       ]      1   0:00:00.1  (   3.9 % )     0:00:00.1 /  0:00:00.7    4.9
[11/15 15:40:17    396s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.8 % )     0:00:00.1 /  0:00:00.3    4.5
[11/15 15:40:17    396s] [ IncrDelayCalc          ]      9   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.3    7.4
[11/15 15:40:17    396s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.1    5.1
[11/15 15:40:17    396s] [ MISC                   ]          0:00:03.0  (  79.3 % )     0:00:03.0 /  0:00:04.1    1.4
[11/15 15:40:17    396s] ---------------------------------------------------------------------------------------------
[11/15 15:40:17    396s]  DrvOpt #1 TOTAL                    0:00:03.8  ( 100.0 % )     0:00:03.8 /  0:00:05.8    1.5
[11/15 15:40:17    396s] ---------------------------------------------------------------------------------------------
[11/15 15:40:17    396s] 
[11/15 15:40:17    396s] GigaOpt HFN: restore maxLocalDensity to 0.98
[11/15 15:40:17    396s] End: GigaOpt high fanout net optimization
[11/15 15:40:17    396s] Begin: GigaOpt DRV Optimization
[11/15 15:40:17    396s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 8 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[11/15 15:40:17    396s] *** DrvOpt #2 [begin] : totSession cpu/real = 0:06:36.4/0:03:17.3 (2.0), mem = 4296.3M
[11/15 15:40:17    396s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[11/15 15:40:17    396s] Info: 414 clock nets excluded from IPO operation.
[11/15 15:40:17    396s] Processing average sequential pin duty cycle 
[11/15 15:40:17    396s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.89100.3
[11/15 15:40:17    396s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:40:17    396s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:40:17    396s] (I,S,L,T): setup_analysis_view: NA, NA, 0.31318, 0.31318
[11/15 15:40:17    396s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/15 15:40:17    396s] ### Creating PhyDesignMc. totSessionCpu=0:06:37 mem=4296.3M
[11/15 15:40:17    396s] OPERPROF: Starting DPlace-Init at level 1, MEM:4296.3M
[11/15 15:40:17    396s] z: 2, totalTracks: 1
[11/15 15:40:17    396s] z: 4, totalTracks: 1
[11/15 15:40:17    396s] z: 6, totalTracks: 1
[11/15 15:40:17    396s] z: 8, totalTracks: 1
[11/15 15:40:17    396s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[11/15 15:40:18    396s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4296.3M
[11/15 15:40:18    396s] OPERPROF:     Starting CMU at level 3, MEM:4296.3M
[11/15 15:40:18    396s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.002, MEM:4296.3M
[11/15 15:40:18    396s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.053, REAL:0.053, MEM:4296.3M
[11/15 15:40:18    396s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=4296.3MB).
[11/15 15:40:18    396s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.079, REAL:0.079, MEM:4296.3M
[11/15 15:40:18    396s] TotalInstCnt at PhyDesignMc Initialization: 27,532
[11/15 15:40:18    396s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:37 mem=4296.3M
[11/15 15:40:18    396s] ### Creating RouteCongInterface, started
[11/15 15:40:18    396s] 
[11/15 15:40:18    396s] #optDebug:  {2, 1.000, 0.8500} {3, 0.840, 0.8500} {4, 0.680, 0.8500} {5, 0.520, 0.8500} {6, 0.360, 0.6667} {7, 0.040, 0.3526} {8, 0.040, 0.3526} 
[11/15 15:40:18    396s] 
[11/15 15:40:18    396s] #optDebug: {0, 1.000}
[11/15 15:40:18    396s] ### Creating RouteCongInterface, finished
[11/15 15:40:20    400s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4504.2M
[11/15 15:40:20    400s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4504.2M
[11/15 15:40:21    400s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/15 15:40:21    400s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[11/15 15:40:21    400s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/15 15:40:21    400s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[11/15 15:40:21    400s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/15 15:40:21    400s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[11/15 15:40:21    400s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[11/15 15:40:21    400s] Info: violation cost 125306.289062 (cap = 946.124207, tran = 124346.210938, len = 0.000000, fanout load = 0.000000, fanout count = 14.000000, glitch 0.000000)
[11/15 15:40:21    400s] |  3214| 36413|   -10.99|   365|   365|    -0.70|     0|     0|     0|     0|   -17.05| -1646.61|       0|       0|       0| 40.64%|          |         |
[11/15 15:40:28    436s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[11/15 15:40:28    436s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[11/15 15:40:28    436s] Info: violation cost 2621.224609 (cap = 128.398392, tran = 2492.826172, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/15 15:40:28    436s] |   134|   468|    -4.99|    32|    32|    -0.50|     0|     0|     0|     0|    -9.25|  -882.60|     983|     660|    1282| 42.79%| 0:00:07.0|  4674.1M|
[11/15 15:40:28    437s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[11/15 15:40:28    437s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[11/15 15:40:28    437s] Info: violation cost 2600.166748 (cap = 128.421265, tran = 2471.745117, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/15 15:40:28    437s] |   105|   267|    -4.99|    32|    32|    -0.50|     0|     0|     0|     0|    -9.24|  -881.94|       4|      14|      39| 42.84%| 0:00:00.0|  4674.1M|
[11/15 15:40:28    437s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/15 15:40:28    437s] 
[11/15 15:40:28    437s] ###############################################################################
[11/15 15:40:28    437s] #
[11/15 15:40:28    437s] #  Large fanout net report:  
[11/15 15:40:28    437s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[11/15 15:40:28    437s] #     - current density: 42.84
[11/15 15:40:28    437s] #
[11/15 15:40:28    437s] #  List of high fanout nets:
[11/15 15:40:28    437s] #
[11/15 15:40:28    437s] ###############################################################################
[11/15 15:40:28    437s] 
[11/15 15:40:28    437s] 
[11/15 15:40:28    437s] =======================================================================
[11/15 15:40:28    437s]                 Reasons for remaining drv violations
[11/15 15:40:28    437s] =======================================================================
[11/15 15:40:28    437s] *info: Total 96 net(s) have violations which can't be fixed by DRV optimization.
[11/15 15:40:28    437s] 
[11/15 15:40:28    437s] MultiBuffering failure reasons
[11/15 15:40:28    437s] ------------------------------------------------
[11/15 15:40:28    437s] *info:    32 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[11/15 15:40:28    437s] 
[11/15 15:40:28    437s] *info: Total 9 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.
[11/15 15:40:28    437s] 
[11/15 15:40:28    437s] 
[11/15 15:40:28    437s] *** Finish DRV Fixing (cpu=0:00:37.5 real=0:00:08.0 mem=4674.1M) ***
[11/15 15:40:28    437s] 
[11/15 15:40:28    437s] Total-nets :: 31364, Stn-nets :: 221, ratio :: 0.70463 %
[11/15 15:40:28    437s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4464.7M
[11/15 15:40:28    438s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.062, REAL:0.022, MEM:4466.2M
[11/15 15:40:28    438s] TotalInstCnt at PhyDesignMc Destruction: 29,193
[11/15 15:40:28    438s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:40:28    438s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:40:28    438s] (I,S,L,T): setup_analysis_view: NA, NA, 0.350591, 0.350591
[11/15 15:40:28    438s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.89100.3
[11/15 15:40:28    438s] *** DrvOpt #2 [finish] : cpu/real = 0:00:41.8/0:00:11.1 (3.8), totSession cpu/real = 0:07:18.3/0:03:28.4 (2.1), mem = 4466.2M
[11/15 15:40:28    438s] 
[11/15 15:40:28    438s] =============================================================================================
[11/15 15:40:28    438s]  Step TAT Report for DrvOpt #2                                                  20.12-s088_1
[11/15 15:40:28    438s] =============================================================================================
[11/15 15:40:28    438s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/15 15:40:28    438s] ---------------------------------------------------------------------------------------------
[11/15 15:40:28    438s] [ SlackTraversorInit     ]      1   0:00:00.2  (   1.5 % )     0:00:00.2 /  0:00:00.2    1.0
[11/15 15:40:28    438s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.7
[11/15 15:40:28    438s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   1.4 % )     0:00:00.2 /  0:00:00.1    1.0
[11/15 15:40:28    438s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.2
[11/15 15:40:28    438s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:40:28    438s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:07.5 /  0:00:36.7    4.9
[11/15 15:40:28    438s] [ OptGetWeight           ]     24   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:40:28    438s] [ OptEval                ]     24   0:00:01.0  (   8.8 % )     0:00:01.0 /  0:00:06.6    6.8
[11/15 15:40:28    438s] [ OptCommit              ]     24   0:00:00.9  (   7.8 % )     0:00:00.9 /  0:00:00.9    1.0
[11/15 15:40:28    438s] [ IncrTimingUpdate       ]     23   0:00:03.3  (  29.8 % )     0:00:03.3 /  0:00:17.8    5.4
[11/15 15:40:28    438s] [ PostCommitDelayUpdate  ]     23   0:00:01.0  (   8.7 % )     0:00:02.4 /  0:00:11.4    4.8
[11/15 15:40:28    438s] [ IncrDelayCalc          ]    410   0:00:01.4  (  12.9 % )     0:00:01.4 /  0:00:10.5    7.3
[11/15 15:40:28    438s] [ DrvFindVioNets         ]      3   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.4    6.7
[11/15 15:40:28    438s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.1    2.7
[11/15 15:40:28    438s] [ MISC                   ]          0:00:03.0  (  27.4 % )     0:00:03.0 /  0:00:04.2    1.4
[11/15 15:40:28    438s] ---------------------------------------------------------------------------------------------
[11/15 15:40:28    438s]  DrvOpt #2 TOTAL                    0:00:11.1  ( 100.0 % )     0:00:11.1 /  0:00:41.8    3.8
[11/15 15:40:28    438s] ---------------------------------------------------------------------------------------------
[11/15 15:40:28    438s] 
[11/15 15:40:28    438s] End: GigaOpt DRV Optimization
[11/15 15:40:28    438s] GigaOpt DRV: restore maxLocalDensity to 0.98
[11/15 15:40:28    438s] **optDesign ... cpu = 0:01:11, real = 0:00:27, mem = 2962.3M, totSessionCpu=0:07:18 **
[11/15 15:40:29    438s] 
[11/15 15:40:29    438s] Active setup views:
[11/15 15:40:29    438s]  setup_analysis_view
[11/15 15:40:29    438s]   Dominating endpoints: 0
[11/15 15:40:29    438s]   Dominating TNS: -0.000
[11/15 15:40:29    438s] 
[11/15 15:40:29    438s] Deleting Cell Server ...
[11/15 15:40:29    438s] Deleting Lib Analyzer.
[11/15 15:40:29    438s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/15 15:40:29    438s] Creating Cell Server ...(0, 0, 0, 0)
[11/15 15:40:29    438s] Summary for sequential cells identification: 
[11/15 15:40:29    438s]   Identified SBFF number: 148
[11/15 15:40:29    438s]   Identified MBFF number: 0
[11/15 15:40:29    438s]   Identified SB Latch number: 0
[11/15 15:40:29    438s]   Identified MB Latch number: 0
[11/15 15:40:29    438s]   Not identified SBFF number: 0
[11/15 15:40:29    438s]   Not identified MBFF number: 0
[11/15 15:40:29    438s]   Not identified SB Latch number: 0
[11/15 15:40:29    438s]   Not identified MB Latch number: 0
[11/15 15:40:29    438s]   Number of sequential cells which are not FFs: 106
[11/15 15:40:29    438s]  Visiting view : setup_analysis_view
[11/15 15:40:29    438s]    : PowerDomain = none : Weighted F : unweighted  = 21.60 (1.000) with rcCorner = 0
[11/15 15:40:29    438s]    : PowerDomain = none : Weighted F : unweighted  = 19.70 (1.000) with rcCorner = -1
[11/15 15:40:29    438s]  Visiting view : hold_analysis_view
[11/15 15:40:29    438s]    : PowerDomain = none : Weighted F : unweighted  = 9.10 (1.000) with rcCorner = 1
[11/15 15:40:29    438s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = -1
[11/15 15:40:29    438s]  Setting StdDelay to 21.60
[11/15 15:40:29    438s] Creating Cell Server, finished. 
[11/15 15:40:29    438s] 
[11/15 15:40:29    438s] Deleting Cell Server ...
[11/15 15:40:29    438s] #InfoCS: Num dontuse cells 376, Num usable cells 991
[11/15 15:40:29    438s] optDesignOneStep: Power Flow
[11/15 15:40:29    438s] #InfoCS: Num dontuse cells 376, Num usable cells 991
[11/15 15:40:29    438s] Begin: GigaOpt Global Optimization
[11/15 15:40:29    438s] *info: use new DP (enabled)
[11/15 15:40:29    438s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 8 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[11/15 15:40:29    438s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[11/15 15:40:29    438s] Info: 414 clock nets excluded from IPO operation.
[11/15 15:40:29    438s] *** GlobalOpt #1 [begin] : totSession cpu/real = 0:07:18.7/0:03:28.8 (2.1), mem = 4121.7M
[11/15 15:40:29    438s] Processing average sequential pin duty cycle 
[11/15 15:40:29    438s] Creating Cell Server ...(0, 0, 0, 0)
[11/15 15:40:29    438s] Summary for sequential cells identification: 
[11/15 15:40:29    438s]   Identified SBFF number: 148
[11/15 15:40:29    438s]   Identified MBFF number: 0
[11/15 15:40:29    438s]   Identified SB Latch number: 0
[11/15 15:40:29    438s]   Identified MB Latch number: 0
[11/15 15:40:29    438s]   Not identified SBFF number: 0
[11/15 15:40:29    438s]   Not identified MBFF number: 0
[11/15 15:40:29    438s]   Not identified SB Latch number: 0
[11/15 15:40:29    438s]   Not identified MB Latch number: 0
[11/15 15:40:29    438s]   Number of sequential cells which are not FFs: 106
[11/15 15:40:29    438s]  Visiting view : setup_analysis_view
[11/15 15:40:29    438s]    : PowerDomain = none : Weighted F : unweighted  = 21.60 (1.000) with rcCorner = 0
[11/15 15:40:29    438s]    : PowerDomain = none : Weighted F : unweighted  = 19.70 (1.000) with rcCorner = -1
[11/15 15:40:29    438s]  Visiting view : hold_analysis_view
[11/15 15:40:29    438s]    : PowerDomain = none : Weighted F : unweighted  = 9.10 (1.000) with rcCorner = 1
[11/15 15:40:29    438s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = -1
[11/15 15:40:29    438s]  Setting StdDelay to 21.60
[11/15 15:40:29    438s] Creating Cell Server, finished. 
[11/15 15:40:29    438s] 
[11/15 15:40:29    438s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.89100.4
[11/15 15:40:29    438s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:40:29    438s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:40:29    438s] (I,S,L,T): setup_analysis_view: NA, NA, 0.350591, 0.350591
[11/15 15:40:29    438s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/15 15:40:29    438s] ### Creating PhyDesignMc. totSessionCpu=0:07:19 mem=4123.2M
[11/15 15:40:29    438s] OPERPROF: Starting DPlace-Init at level 1, MEM:4123.2M
[11/15 15:40:29    438s] z: 2, totalTracks: 1
[11/15 15:40:29    438s] z: 4, totalTracks: 1
[11/15 15:40:29    438s] z: 6, totalTracks: 1
[11/15 15:40:29    438s] z: 8, totalTracks: 1
[11/15 15:40:29    438s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[11/15 15:40:29    438s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4123.2M
[11/15 15:40:29    438s] OPERPROF:     Starting CMU at level 3, MEM:4123.2M
[11/15 15:40:29    439s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.004, MEM:4123.2M
[11/15 15:40:29    439s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.058, MEM:4123.2M
[11/15 15:40:29    439s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4123.2MB).
[11/15 15:40:29    439s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.091, REAL:0.089, MEM:4123.2M
[11/15 15:40:29    439s] TotalInstCnt at PhyDesignMc Initialization: 29,193
[11/15 15:40:29    439s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:19 mem=4123.2M
[11/15 15:40:29    439s] ### Creating RouteCongInterface, started
[11/15 15:40:29    439s] **Info: Trial Route has Max Route Layer 15/8.
[11/15 15:40:29    439s] 
[11/15 15:40:29    439s] Creating Lib Analyzer ...
[11/15 15:40:29    439s] **Info: Trial Route has Max Route Layer 15/8.
[11/15 15:40:29    439s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 8 threads.
[11/15 15:40:29    439s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[11/15 15:40:29    439s] Total number of usable buffers from Lib Analyzer: 25 ( BUFHX1P7MA10TH BUFX3MA10TH BUFX2P5MA10TH BUFHX3MA10TH BUFX4MA10TH BUFX5MA10TH BUFX5BA10TH BUFHX4MA10TH BUFX6MA10TH BUFX6BA10TH BUFHX5MA10TH BUFHX6MA10TH BUFX7P5MA10TH BUFX7P5BA10TH BUFX9MA10TH BUFX9BA10TH BUFHX7P5MA10TH BUFX11MA10TH BUFX11BA10TH BUFHX9MA10TH BUFX13MA10TH BUFX13BA10TH BUFX16MA10TH BUFX16BA10TH BUFHX16MA10TH)
[11/15 15:40:29    439s] Total number of usable inverters from Lib Analyzer: 8 ( INVX4MA10TH INVX5MA10TH INVX6MA10TH INVX7P5MA10TH INVX9MA10TH INVX11MA10TH INVX13MA10TH INVX16MA10TH)
[11/15 15:40:29    439s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/15 15:40:29    439s] 
[11/15 15:40:29    439s] {RT worst_rc_corner 0 8 7 0}
[11/15 15:40:30    439s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:20 mem=4123.2M
[11/15 15:40:30    439s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:20 mem=4123.2M
[11/15 15:40:30    439s] Creating Lib Analyzer, finished. 
[11/15 15:40:30    439s] 
[11/15 15:40:30    439s] #optDebug:  {2, 1.000, 0.8500} {3, 0.840, 0.8500} {4, 0.680, 0.8500} {5, 0.520, 0.8500} {6, 0.360, 0.8333} {7, 0.040, 0.4408} {8, 0.040, 0.4408} 
[11/15 15:40:30    439s] 
[11/15 15:40:30    439s] #optDebug: {0, 1.000}
[11/15 15:40:30    439s] ### Creating RouteCongInterface, finished
[11/15 15:40:36    445s] *info: 1 don't touch net excluded
[11/15 15:40:36    445s] *info: 414 clock nets excluded
[11/15 15:40:36    445s] *info: 2 special nets excluded.
[11/15 15:40:36    445s] *info: 1845 no-driver nets excluded.
[11/15 15:40:37    447s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4331.1M
[11/15 15:40:37    447s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:4331.1M
[11/15 15:40:37    447s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[11/15 15:40:37    447s] Info: End MT loop @oiCellDelayCachingJob.
[11/15 15:40:37    447s] ** GigaOpt Global Opt WNS Slack -9.239  TNS Slack -881.942 
[11/15 15:40:37    447s] +--------+--------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
[11/15 15:40:37    447s] |  WNS   |  TNS   | Density |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
[11/15 15:40:37    447s] +--------+--------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
[11/15 15:40:37    447s] |  -9.239|-881.942|   42.84%|   0:00:00.0| 4331.1M|setup_analysis_view|  default| adddec0/mem_en_periph_reg[8]/D                     |
[11/15 15:40:41    461s] |  -6.997|-644.572|   43.04%|   0:00:03.0| 4795.5M|setup_analysis_view|  default| adddec0/mem_en_periph_reg[15]/D                    |
[11/15 15:40:41    461s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:40:41    461s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:40:41    461s] (I,S,L,T): setup_analysis_view: NA, NA, 0.357808, 0.357808
[11/15 15:40:42    471s] |  -6.547|-596.982|   43.31%|   0:00:02.0| 4798.1M|setup_analysis_view|  default| adddec0/mem_en_periph_reg[4]/D                     |
[11/15 15:40:42    471s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:40:42    471s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:40:42    471s] (I,S,L,T): setup_analysis_view: NA, NA, 0.363597, 0.363597
[11/15 15:40:43    472s] |  -6.547|-596.982|   43.31%|   0:00:01.0| 4798.1M|setup_analysis_view|  default| adddec0/mem_en_periph_reg[4]/D                     |
[11/15 15:40:45    484s] |  -4.910|-439.953|   43.96%|   0:00:02.0| 4816.2M|setup_analysis_view|  default| adddec0/mem_en_periph_reg[9]/D                     |
[11/15 15:40:45    484s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:40:45    484s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:40:45    484s] (I,S,L,T): setup_analysis_view: NA, NA, 0.379566, 0.379566
[11/15 15:40:47    498s] |  -4.622|-410.962|   44.06%|   0:00:02.0| 4895.2M|setup_analysis_view|  default| adddec0/mem_en_periph_reg[15]/D                    |
[11/15 15:40:47    498s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:40:47    498s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:40:47    498s] (I,S,L,T): setup_analysis_view: NA, NA, 0.380969, 0.380969
[11/15 15:40:49    505s] |  -4.563|-402.993|   44.17%|   0:00:02.0| 4895.2M|setup_analysis_view|  default| adddec0/mem_en_periph_reg[15]/D                    |
[11/15 15:40:49    505s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:40:49    505s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:40:49    505s] (I,S,L,T): setup_analysis_view: NA, NA, 0.383403, 0.383403
[11/15 15:40:49    506s] |  -4.563|-402.993|   44.17%|   0:00:00.0| 4895.2M|setup_analysis_view|  default| adddec0/mem_en_periph_reg[15]/D                    |
[11/15 15:40:50    513s] |  -4.029|-351.920|   44.52%|   0:00:01.0| 4895.2M|setup_analysis_view|  default| adddec0/RC_CG_HIER_INST3/RC_CGIC_INST/E            |
[11/15 15:40:50    513s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:40:50    513s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:40:50    513s] (I,S,L,T): setup_analysis_view: NA, NA, 0.391124, 0.391124
[11/15 15:40:52    523s] |  -3.999|-349.037|   44.58%|   0:00:02.0| 4895.2M|setup_analysis_view|  default| adddec0/mem_en_periph_reg[0]/D                     |
[11/15 15:40:52    523s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:40:52    523s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:40:52    523s] (I,S,L,T): setup_analysis_view: NA, NA, 0.392272, 0.392272
[11/15 15:40:53    529s] |  -3.956|-345.198|   44.68%|   0:00:01.0| 4895.2M|setup_analysis_view|  default| adddec0/mem_en_periph_reg[0]/D                     |
[11/15 15:40:53    529s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:40:53    529s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:40:53    529s] (I,S,L,T): setup_analysis_view: NA, NA, 0.394509, 0.394509
[11/15 15:40:53    530s] |  -3.956|-345.198|   44.68%|   0:00:00.0| 4895.2M|setup_analysis_view|  default| adddec0/mem_en_periph_reg[0]/D                     |
[11/15 15:40:54    534s] |  -3.699|-320.196|   44.87%|   0:00:01.0| 4895.2M|setup_analysis_view|  default| adddec0/mem_en_periph_reg[0]/D                     |
[11/15 15:40:54    534s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:40:54    534s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:40:54    534s] (I,S,L,T): setup_analysis_view: NA, NA, 0.398712, 0.398712
[11/15 15:40:56    543s] |  -3.659|-315.777|   44.86%|   0:00:02.0| 4895.2M|setup_analysis_view|  default| adddec0/RC_CG_HIER_INST3/RC_CGIC_INST/E            |
[11/15 15:40:56    543s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:40:56    543s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:40:56    543s] (I,S,L,T): setup_analysis_view: NA, NA, 0.397783, 0.397783
[11/15 15:40:57    548s] |  -3.670|-316.706|   44.94%|   0:00:01.0| 4895.2M|setup_analysis_view|  default| adddec0/RC_CG_HIER_INST3/RC_CGIC_INST/E            |
[11/15 15:40:57    548s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:40:57    548s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:40:57    548s] (I,S,L,T): setup_analysis_view: NA, NA, 0.399853, 0.399853
[11/15 15:40:57    549s] |  -3.670|-316.706|   44.94%|   0:00:00.0| 4895.2M|setup_analysis_view|  default| adddec0/RC_CG_HIER_INST3/RC_CGIC_INST/E            |
[11/15 15:40:58    552s] |  -3.590|-306.598|   45.09%|   0:00:01.0| 4895.2M|setup_analysis_view|  default| adddec0/RC_CG_HIER_INST3/RC_CGIC_INST/E            |
[11/15 15:40:58    552s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:40:58    553s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:40:58    553s] (I,S,L,T): setup_analysis_view: NA, NA, 0.403167, 0.403167
[11/15 15:40:59    560s] |  -3.575|-306.111|   45.10%|   0:00:01.0| 4895.2M|setup_analysis_view|  default| adddec0/RC_CG_HIER_INST3/RC_CGIC_INST/E            |
[11/15 15:40:59    560s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:40:59    560s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:40:59    560s] (I,S,L,T): setup_analysis_view: NA, NA, 0.403015, 0.403015
[11/15 15:41:00    565s] |  -3.562|-305.124|   45.16%|   0:00:01.0| 4895.2M|setup_analysis_view|  default| adddec0/RC_CG_HIER_INST3/RC_CGIC_INST/E            |
[11/15 15:41:00    565s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:41:00    565s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:41:00    565s] (I,S,L,T): setup_analysis_view: NA, NA, 0.404541, 0.404541
[11/15 15:41:00    566s] |  -3.562|-305.124|   45.16%|   0:00:00.0| 4895.2M|setup_analysis_view|  default| adddec0/RC_CG_HIER_INST3/RC_CGIC_INST/E            |
[11/15 15:41:01    569s] |  -3.555|-302.348|   45.30%|   0:00:01.0| 4895.2M|setup_analysis_view|  default| adddec0/RC_CG_HIER_INST3/RC_CGIC_INST/E            |
[11/15 15:41:01    569s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:41:01    569s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:41:01    569s] (I,S,L,T): setup_analysis_view: NA, NA, 0.40773, 0.40773
[11/15 15:41:02    576s] |  -3.555|-302.408|   45.28%|   0:00:01.0| 4895.2M|setup_analysis_view|  default| adddec0/RC_CG_HIER_INST3/RC_CGIC_INST/E            |
[11/15 15:41:02    576s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:41:02    576s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:41:02    576s] (I,S,L,T): setup_analysis_view: NA, NA, 0.406919, 0.406919
[11/15 15:41:03    581s] |  -3.558|-303.152|   45.34%|   0:00:01.0| 4895.2M|setup_analysis_view|  default| adddec0/RC_CG_HIER_INST3/RC_CGIC_INST/E            |
[11/15 15:41:03    581s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:41:03    581s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:41:03    581s] (I,S,L,T): setup_analysis_view: NA, NA, 0.408303, 0.408303
[11/15 15:41:03    581s] |  -3.558|-303.152|   45.34%|   0:00:00.0| 4895.2M|setup_analysis_view|  default| adddec0/RC_CG_HIER_INST3/RC_CGIC_INST/E            |
[11/15 15:41:04    584s] |  -3.553|-301.724|   45.40%|   0:00:01.0| 4895.2M|setup_analysis_view|  default| adddec0/RC_CG_HIER_INST3/RC_CGIC_INST/E            |
[11/15 15:41:04    584s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:41:04    584s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:41:04    584s] (I,S,L,T): setup_analysis_view: NA, NA, 0.409895, 0.409895
[11/15 15:41:04    584s] +--------+--------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
[11/15 15:41:04    584s] 
[11/15 15:41:04    584s] *** Finish pre-CTS Global Setup Fixing (cpu=0:02:17 real=0:00:27.0 mem=4895.2M) ***
[11/15 15:41:04    584s] 
[11/15 15:41:04    584s] *** Finish pre-CTS Setup Fixing (cpu=0:02:17 real=0:00:27.0 mem=4895.2M) ***
[11/15 15:41:04    584s] ** GigaOpt Global Opt End WNS Slack -3.553  TNS Slack -301.724 
[11/15 15:41:04    584s] Total-nets :: 31811, Stn-nets :: 629, ratio :: 1.9773 %
[11/15 15:41:04    584s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4685.7M
[11/15 15:41:04    584s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.066, REAL:0.024, MEM:4687.2M
[11/15 15:41:04    584s] TotalInstCnt at PhyDesignMc Destruction: 29,640
[11/15 15:41:04    584s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:41:04    584s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:41:04    584s] (I,S,L,T): setup_analysis_view: NA, NA, 0.409895, 0.409895
[11/15 15:41:04    584s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.89100.4
[11/15 15:41:04    584s] *** GlobalOpt #1 [finish] : cpu/real = 0:02:26.2/0:00:35.0 (4.2), totSession cpu/real = 0:09:44.9/0:04:03.8 (2.4), mem = 4687.2M
[11/15 15:41:04    584s] 
[11/15 15:41:04    584s] =============================================================================================
[11/15 15:41:04    584s]  Step TAT Report for GlobalOpt #1                                               20.12-s088_1
[11/15 15:41:04    584s] =============================================================================================
[11/15 15:41:04    584s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/15 15:41:04    584s] ---------------------------------------------------------------------------------------------
[11/15 15:41:04    584s] [ SlackTraversorInit     ]      1   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.0
[11/15 15:41:04    584s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.8
[11/15 15:41:04    584s] [ LibAnalyzerInit        ]      1   0:00:00.7  (   2.0 % )     0:00:00.7 /  0:00:00.7    1.1
[11/15 15:41:04    584s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[11/15 15:41:04    584s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.0
[11/15 15:41:04    584s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.2 % )     0:00:00.8 /  0:00:00.8    1.1
[11/15 15:41:04    584s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:41:04    584s] [ TransformInit          ]      1   0:00:07.2  (  20.5 % )     0:00:07.2 /  0:00:07.4    1.0
[11/15 15:41:04    584s] [ OptSingleIteration     ]     24   0:00:00.4  (   1.2 % )     0:00:24.9 /  0:02:12.6    5.3
[11/15 15:41:04    584s] [ OptGetWeight           ]     24   0:00:03.3  (   9.5 % )     0:00:03.3 /  0:00:03.3    1.0
[11/15 15:41:04    584s] [ OptEval                ]     24   0:00:11.0  (  31.5 % )     0:00:11.0 /  0:01:25.4    7.7
[11/15 15:41:04    584s] [ OptCommit              ]     24   0:00:01.7  (   4.9 % )     0:00:01.7 /  0:00:01.7    1.0
[11/15 15:41:04    584s] [ IncrTimingUpdate       ]     18   0:00:03.1  (   8.8 % )     0:00:03.1 /  0:00:16.4    5.3
[11/15 15:41:04    584s] [ PostCommitDelayUpdate  ]     24   0:00:01.4  (   4.1 % )     0:00:03.3 /  0:00:15.4    4.7
[11/15 15:41:04    584s] [ IncrDelayCalc          ]    684   0:00:01.9  (   5.4 % )     0:00:01.9 /  0:00:13.9    7.4
[11/15 15:41:04    584s] [ SetupOptGetWorkingSet  ]     24   0:00:00.8  (   2.4 % )     0:00:00.8 /  0:00:04.1    4.9
[11/15 15:41:04    584s] [ SetupOptGetActiveNode  ]     24   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:01.0    6.5
[11/15 15:41:04    584s] [ SetupOptSlackGraph     ]     24   0:00:01.0  (   2.9 % )     0:00:01.0 /  0:00:04.7    4.6
[11/15 15:41:04    584s] [ MISC                   ]          0:00:01.8  (   5.1 % )     0:00:01.8 /  0:00:05.1    2.8
[11/15 15:41:04    584s] ---------------------------------------------------------------------------------------------
[11/15 15:41:04    584s]  GlobalOpt #1 TOTAL                 0:00:35.0  ( 100.0 % )     0:00:35.0 /  0:02:26.2    4.2
[11/15 15:41:04    584s] ---------------------------------------------------------------------------------------------
[11/15 15:41:04    584s] 
[11/15 15:41:04    584s] End: GigaOpt Global Optimization
[11/15 15:41:04    584s] *** Timing NOT met, worst failing slack is -3.553
[11/15 15:41:04    584s] *** Check timing (0:00:00.0)
[11/15 15:41:04    584s] Deleting Cell Server ...
[11/15 15:41:04    584s] Deleting Lib Analyzer.
[11/15 15:41:04    584s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/15 15:41:04    584s] Creating Cell Server ...(0, 0, 0, 0)
[11/15 15:41:04    584s] Summary for sequential cells identification: 
[11/15 15:41:04    584s]   Identified SBFF number: 148
[11/15 15:41:04    584s]   Identified MBFF number: 0
[11/15 15:41:04    584s]   Identified SB Latch number: 0
[11/15 15:41:04    584s]   Identified MB Latch number: 0
[11/15 15:41:04    584s]   Not identified SBFF number: 0
[11/15 15:41:04    584s]   Not identified MBFF number: 0
[11/15 15:41:04    584s]   Not identified SB Latch number: 0
[11/15 15:41:04    584s]   Not identified MB Latch number: 0
[11/15 15:41:04    584s]   Number of sequential cells which are not FFs: 106
[11/15 15:41:04    584s]  Visiting view : setup_analysis_view
[11/15 15:41:04    584s]    : PowerDomain = none : Weighted F : unweighted  = 21.30 (1.000) with rcCorner = 0
[11/15 15:41:04    584s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[11/15 15:41:04    584s]  Visiting view : hold_analysis_view
[11/15 15:41:04    584s]    : PowerDomain = none : Weighted F : unweighted  = 8.80 (1.000) with rcCorner = 1
[11/15 15:41:04    584s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[11/15 15:41:04    584s]  Setting StdDelay to 21.30
[11/15 15:41:04    584s] Creating Cell Server, finished. 
[11/15 15:41:04    584s] 
[11/15 15:41:04    585s] Deleting Cell Server ...
[11/15 15:41:04    585s] #InfoCS: Num dontuse cells 113, Num usable cells 1254
[11/15 15:41:04    585s] optDesignOneStep: Power Flow
[11/15 15:41:04    585s] #InfoCS: Num dontuse cells 113, Num usable cells 1254
[11/15 15:41:04    585s] GigaOpt Checkpoint: Internal reclaim -numThreads 8 -preCTS -noLeakageDegrade -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[11/15 15:41:04    585s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[11/15 15:41:04    585s] Info: 414 clock nets excluded from IPO operation.
[11/15 15:41:04    585s] ### Creating LA Mngr. totSessionCpu=0:09:45 mem=4272.2M
[11/15 15:41:04    585s] ### Creating LA Mngr, finished. totSessionCpu=0:09:45 mem=4272.2M
[11/15 15:41:04    585s] Creating Cell Server ...(0, 0, 0, 0)
[11/15 15:41:04    585s] Summary for sequential cells identification: 
[11/15 15:41:04    585s]   Identified SBFF number: 148
[11/15 15:41:04    585s]   Identified MBFF number: 0
[11/15 15:41:04    585s]   Identified SB Latch number: 0
[11/15 15:41:04    585s]   Identified MB Latch number: 0
[11/15 15:41:04    585s]   Not identified SBFF number: 0
[11/15 15:41:04    585s]   Not identified MBFF number: 0
[11/15 15:41:04    585s]   Not identified SB Latch number: 0
[11/15 15:41:04    585s]   Not identified MB Latch number: 0
[11/15 15:41:04    585s]   Number of sequential cells which are not FFs: 106
[11/15 15:41:04    585s]  Visiting view : setup_analysis_view
[11/15 15:41:04    585s]    : PowerDomain = none : Weighted F : unweighted  = 21.30 (1.000) with rcCorner = 0
[11/15 15:41:04    585s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[11/15 15:41:04    585s]  Visiting view : hold_analysis_view
[11/15 15:41:04    585s]    : PowerDomain = none : Weighted F : unweighted  = 8.80 (1.000) with rcCorner = 1
[11/15 15:41:04    585s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[11/15 15:41:04    585s]  Setting StdDelay to 21.30
[11/15 15:41:04    585s] Creating Cell Server, finished. 
[11/15 15:41:04    585s] 
[11/15 15:41:04    585s] Processing average sequential pin duty cycle 
[11/15 15:41:04    585s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/15 15:41:04    585s] ### Creating PhyDesignMc. totSessionCpu=0:09:45 mem=4449.6M
[11/15 15:41:04    585s] OPERPROF: Starting DPlace-Init at level 1, MEM:4449.6M
[11/15 15:41:04    585s] z: 2, totalTracks: 1
[11/15 15:41:04    585s] z: 4, totalTracks: 1
[11/15 15:41:04    585s] z: 6, totalTracks: 1
[11/15 15:41:04    585s] z: 8, totalTracks: 1
[11/15 15:41:04    585s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[11/15 15:41:04    585s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4449.6M
[11/15 15:41:04    585s] OPERPROF:     Starting CMU at level 3, MEM:4449.6M
[11/15 15:41:04    585s] OPERPROF:     Finished CMU at level 3, CPU:0.007, REAL:0.005, MEM:4481.6M
[11/15 15:41:04    585s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.061, REAL:0.059, MEM:4481.6M
[11/15 15:41:04    585s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4481.6MB).
[11/15 15:41:04    585s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.092, REAL:0.090, MEM:4481.6M
[11/15 15:41:04    585s] TotalInstCnt at PhyDesignMc Initialization: 29,640
[11/15 15:41:04    585s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:45 mem=4481.6M
[11/15 15:41:04    585s] Begin: Area Reclaim Optimization
[11/15 15:41:04    585s] *** AreaOpt #1 [begin] : totSession cpu/real = 0:09:45.4/0:04:04.2 (2.4), mem = 4481.6M
[11/15 15:41:04    585s] 
[11/15 15:41:04    585s] Creating Lib Analyzer ...
[11/15 15:41:04    585s] **Info: Trial Route has Max Route Layer 15/8.
[11/15 15:41:04    585s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 8 threads.
[11/15 15:41:04    585s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[11/15 15:41:04    585s] Total number of usable buffers from Lib Analyzer: 29 ( BUFX1MA10TH BUFX1BA10TH BUFHX1MA10TH BUFX2MA10TH BUFX2BA10TH BUFX1P7BA10TH BUFX1P2BA10TH BUFHX1P7MA10TH BUFX3MA10TH BUFX3BA10TH BUFHX3MA10TH BUFX4MA10TH BUFX5MA10TH BUFX5BA10TH BUFHX4MA10TH BUFX6MA10TH BUFX6BA10TH BUFHX5MA10TH BUFX7P5MA10TH BUFX7P5BA10TH BUFX9MA10TH BUFX9BA10TH BUFX11MA10TH BUFX11BA10TH BUFX13MA10TH BUFX13BA10TH BUFX16MA10TH BUFX16BA10TH BUFHX16MA10TH)
[11/15 15:41:04    585s] Total number of usable inverters from Lib Analyzer: 20 ( INVX1MA10TH INVX1BA10TH INVX0P8BA10TH INVX0P7BA10TH INVX0P6BA10TH INVX2MA10TH INVX2BA10TH INVX1P7BA10TH INVX1P4BA10TH INVX3MA10TH INVX3BA10TH INVX4BA10TH INVX5BA10TH INVX6BA10TH INVX7P5BA10TH INVX9BA10TH INVX11MA10TH INVX11BA10TH INVX13BA10TH INVX16BA10TH)
[11/15 15:41:04    585s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TH DLY4X0P5MA10TH)
[11/15 15:41:04    585s] 
[11/15 15:41:04    585s] {RT worst_rc_corner 0 8 7 0}
[11/15 15:41:05    586s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:09:46 mem=4483.7M
[11/15 15:41:05    586s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:09:46 mem=4483.7M
[11/15 15:41:05    586s] Creating Lib Analyzer, finished. 
[11/15 15:41:05    586s] Processing average sequential pin duty cycle 
[11/15 15:41:05    586s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.89100.5
[11/15 15:41:05    586s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:41:05    586s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:41:05    586s] (I,S,L,T): setup_analysis_view: NA, NA, 0.409895, 0.409895
[11/15 15:41:05    586s] ### Creating RouteCongInterface, started
[11/15 15:41:05    586s] 
[11/15 15:41:05    586s] #optDebug:  {2, 1.000, 0.8500} {3, 0.840, 0.8500} {4, 0.680, 0.8500} {5, 0.520, 0.8500} {6, 0.360, 0.8333} {7, 0.040, 0.4408} {8, 0.040, 0.4408} 
[11/15 15:41:05    586s] 
[11/15 15:41:05    586s] #optDebug: {0, 1.000}
[11/15 15:41:05    586s] ### Creating RouteCongInterface, finished
[11/15 15:41:06    587s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4483.7M
[11/15 15:41:06    587s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4483.7M
[11/15 15:41:07    587s] Reclaim Optimization WNS Slack -3.553  TNS Slack -301.724 Density 45.40
[11/15 15:41:07    587s] +---------+---------+--------+--------+------------+--------+
[11/15 15:41:07    587s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/15 15:41:07    587s] +---------+---------+--------+--------+------------+--------+
[11/15 15:41:07    587s] |   45.40%|        -|  -3.553|-301.724|   0:00:00.0| 4483.7M|
[11/15 15:41:08    593s] |   45.33%|       52|  -3.553|-301.699|   0:00:01.0| 4788.9M|
[11/15 15:41:08    593s] |   45.33%|        2|  -3.553|-301.699|   0:00:00.0| 4788.9M|
[11/15 15:41:08    593s] #optDebug: <stH: 2.0000 MiSeL: 33.7880>
[11/15 15:41:08    593s] |   45.33%|        0|  -3.553|-301.699|   0:00:00.0| 4788.9M|
[11/15 15:41:09    597s] |   45.26%|       67|  -3.553|-301.662|   0:00:01.0| 4788.9M|
[11/15 15:41:17    640s] |   44.79%|     1461|  -3.486|-298.689|   0:00:08.0| 4788.9M|
[11/15 15:41:18    644s] |   44.77%|       47|  -3.486|-298.754|   0:00:01.0| 4788.9M|
[11/15 15:41:18    645s] |   44.77%|        1|  -3.486|-298.754|   0:00:00.0| 4788.9M|
[11/15 15:41:18    646s] |   44.77%|        0|  -3.486|-298.754|   0:00:00.0| 4788.9M|
[11/15 15:41:18    646s] #optDebug: <stH: 2.0000 MiSeL: 33.7880>
[11/15 15:41:19    646s] |   44.77%|        0|  -3.486|-298.754|   0:00:01.0| 4788.9M|
[11/15 15:41:19    646s] +---------+---------+--------+--------+------------+--------+
[11/15 15:41:19    646s] Reclaim Optimization End WNS Slack -3.486  TNS Slack -298.754 Density 44.77
[11/15 15:41:19    646s] 
[11/15 15:41:19    646s] ** Summary: Restruct = 54 Buffer Deletion = 18 Declone = 68 Resize = 1289 **
[11/15 15:41:19    646s] --------------------------------------------------------------
[11/15 15:41:19    646s] |                                   | Total     | Sequential |
[11/15 15:41:19    646s] --------------------------------------------------------------
[11/15 15:41:19    646s] | Num insts resized                 |    1267  |       8    |
[11/15 15:41:19    646s] | Num insts undone                  |     219  |       0    |
[11/15 15:41:19    646s] | Num insts Downsized               |    1267  |       8    |
[11/15 15:41:19    646s] | Num insts Samesized               |       0  |       0    |
[11/15 15:41:19    646s] | Num insts Upsized                 |       0  |       0    |
[11/15 15:41:19    646s] | Num multiple commits+uncommits    |      24  |       -    |
[11/15 15:41:19    646s] --------------------------------------------------------------
[11/15 15:41:19    646s] End: Core Area Reclaim Optimization (cpu = 0:01:01) (real = 0:00:15.0) **
[11/15 15:41:19    646s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:41:19    646s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:41:19    646s] (I,S,L,T): setup_analysis_view: NA, NA, 0.396437, 0.396437
[11/15 15:41:19    646s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.89100.5
[11/15 15:41:19    646s] *** AreaOpt #1 [finish] : cpu/real = 0:01:01.2/0:00:14.4 (4.3), totSession cpu/real = 0:10:46.6/0:04:18.6 (2.5), mem = 4788.9M
[11/15 15:41:19    646s] 
[11/15 15:41:19    646s] =============================================================================================
[11/15 15:41:19    646s]  Step TAT Report for AreaOpt #1                                                 20.12-s088_1
[11/15 15:41:19    646s] =============================================================================================
[11/15 15:41:19    646s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/15 15:41:19    646s] ---------------------------------------------------------------------------------------------
[11/15 15:41:19    646s] [ SlackTraversorInit     ]      1   0:00:00.2  (   1.3 % )     0:00:00.2 /  0:00:00.2    1.0
[11/15 15:41:19    646s] [ LibAnalyzerInit        ]      1   0:00:00.8  (   5.6 % )     0:00:00.8 /  0:00:00.8    1.0
[11/15 15:41:19    646s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[11/15 15:41:19    646s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    0.9
[11/15 15:41:19    646s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:41:19    646s] [ OptSingleIteration     ]      9   0:00:00.3  (   2.2 % )     0:00:11.3 /  0:00:57.8    5.1
[11/15 15:41:19    646s] [ OptGetWeight           ]   1688   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.6
[11/15 15:41:19    646s] [ OptEval                ]   1688   0:00:01.7  (  12.1 % )     0:00:01.7 /  0:00:10.4    6.0
[11/15 15:41:19    646s] [ OptCommit              ]   1688   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.1
[11/15 15:41:19    646s] [ IncrTimingUpdate       ]    216   0:00:07.6  (  53.1 % )     0:00:07.6 /  0:00:41.3    5.4
[11/15 15:41:19    646s] [ PostCommitDelayUpdate  ]   1735   0:00:00.6  (   4.2 % )     0:00:01.5 /  0:00:05.5    3.7
[11/15 15:41:19    646s] [ IncrDelayCalc          ]    969   0:00:00.9  (   6.1 % )     0:00:00.9 /  0:00:04.8    5.5
[11/15 15:41:19    646s] [ MISC                   ]          0:00:02.0  (  13.8 % )     0:00:02.0 /  0:00:02.3    1.2
[11/15 15:41:19    646s] ---------------------------------------------------------------------------------------------
[11/15 15:41:19    646s]  AreaOpt #1 TOTAL                   0:00:14.4  ( 100.0 % )     0:00:14.4 /  0:01:01.2    4.3
[11/15 15:41:19    646s] ---------------------------------------------------------------------------------------------
[11/15 15:41:19    646s] 
[11/15 15:41:19    646s] Executing incremental physical updates
[11/15 15:41:19    646s] Executing incremental physical updates
[11/15 15:41:19    646s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4578.0M
[11/15 15:41:19    646s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.069, REAL:0.025, MEM:4579.5M
[11/15 15:41:19    646s] TotalInstCnt at PhyDesignMc Destruction: 29,500
[11/15 15:41:19    646s] End: Area Reclaim Optimization (cpu=0:01:01, real=0:00:15, mem=4275.48M, totSessionCpu=0:10:47).
[11/15 15:41:19    647s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4275.5M
[11/15 15:41:19    647s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.055, REAL:0.055, MEM:4275.5M
[11/15 15:41:19    647s] **INFO: Flow update: Design is easy to close.
[11/15 15:41:19    647s] 
[11/15 15:41:19    647s] *** Start incrementalPlace ***
[11/15 15:41:19    647s] User Input Parameters:
[11/15 15:41:19    647s] - Congestion Driven    : On
[11/15 15:41:19    647s] - Timing Driven        : On
[11/15 15:41:19    647s] - Area-Violation Based : On
[11/15 15:41:19    647s] - Start Rollback Level : -5
[11/15 15:41:19    647s] - Legalized            : On
[11/15 15:41:19    647s] - Window Based         : Off
[11/15 15:41:19    647s] - eDen incr mode       : Off
[11/15 15:41:19    647s] - Small incr mode      : Off
[11/15 15:41:19    647s] 
[11/15 15:41:19    647s] TDRefine: refinePlace mode spiral search
[11/15 15:41:19    647s] no activity file in design. spp won't run.
[11/15 15:41:19    647s] Effort level <high> specified for reg2reg path_group
[11/15 15:41:20    648s] Effort level <high> specified for reg2cgate path_group
[11/15 15:41:20    648s] No Views given, use default active views for adaptive view pruning
[11/15 15:41:20    648s] SKP will enable view:
[11/15 15:41:20    648s]   setup_analysis_view
[11/15 15:41:20    648s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:4275.5M
[11/15 15:41:20    648s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.009, REAL:0.009, MEM:4275.5M
[11/15 15:41:20    648s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:4275.5M
[11/15 15:41:20    648s] Starting Early Global Route congestion estimation: mem = 4275.5M
[11/15 15:41:20    648s] (I)       Started Import and model ( Curr Mem: 4275.48 MB )
[11/15 15:41:20    648s] (I)       Started Create place DB ( Curr Mem: 4275.48 MB )
[11/15 15:41:20    648s] (I)       Started Import place data ( Curr Mem: 4275.48 MB )
[11/15 15:41:20    648s] (I)       Started Read instances and placement ( Curr Mem: 4275.48 MB )
[11/15 15:41:20    648s] (I)       Finished Read instances and placement ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 4288.23 MB )
[11/15 15:41:20    648s] (I)       Started Read nets ( Curr Mem: 4288.23 MB )
[11/15 15:41:20    648s] (I)       Finished Read nets ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 4292.23 MB )
[11/15 15:41:20    648s] (I)       Finished Import place data ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 4292.23 MB )
[11/15 15:41:20    648s] (I)       Finished Create place DB ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 4292.23 MB )
[11/15 15:41:20    648s] (I)       Started Create route DB ( Curr Mem: 4292.23 MB )
[11/15 15:41:20    648s] (I)       == Non-default Options ==
[11/15 15:41:20    648s] (I)       Maximum routing layer                              : 8
[11/15 15:41:20    648s] (I)       Number of threads                                  : 8
[11/15 15:41:20    648s] (I)       Use non-blocking free Dbs wires                    : false
[11/15 15:41:20    648s] (I)       Method to set GCell size                           : row
[11/15 15:41:20    648s] (I)       Counted 25427 PG shapes. We will not process PG shapes layer by layer.
[11/15 15:41:20    648s] (I)       Started Import route data (8T) ( Curr Mem: 4292.23 MB )
[11/15 15:41:20    648s] (I)       Use row-based GCell size
[11/15 15:41:20    648s] (I)       Use row-based GCell align
[11/15 15:41:20    648s] (I)       GCell unit size   : 4000
[11/15 15:41:20    648s] (I)       GCell multiplier  : 1
[11/15 15:41:20    648s] (I)       GCell row height  : 4000
[11/15 15:41:20    648s] (I)       Actual row height : 4000
[11/15 15:41:20    648s] (I)       GCell align ref   : 2000 4000
[11/15 15:41:20    648s] [NR-eGR] Track table information for default rule: 
[11/15 15:41:20    648s] [NR-eGR] M1 has no routable track
[11/15 15:41:20    648s] [NR-eGR] M2 has single uniform track structure
[11/15 15:41:20    648s] [NR-eGR] M3 has single uniform track structure
[11/15 15:41:20    648s] [NR-eGR] M4 has single uniform track structure
[11/15 15:41:20    648s] [NR-eGR] M5 has single uniform track structure
[11/15 15:41:20    648s] [NR-eGR] M6 has single uniform track structure
[11/15 15:41:20    648s] [NR-eGR] M7 has single uniform track structure
[11/15 15:41:20    648s] [NR-eGR] M8 has single uniform track structure
[11/15 15:41:20    648s] (I)       ===========================================================================
[11/15 15:41:20    648s] (I)       == Report All Rule Vias ==
[11/15 15:41:20    648s] (I)       ===========================================================================
[11/15 15:41:20    648s] (I)        Via Rule : (Default)
[11/15 15:41:20    648s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/15 15:41:20    648s] (I)       ---------------------------------------------------------------------------
[11/15 15:41:20    648s] (I)        1    3 : VIA1_X                     30 : VIA1_2CUT_W              
[11/15 15:41:20    648s] (I)        2    7 : VIA2_X                     35 : VIA2_2CUT_N              
[11/15 15:41:20    648s] (I)        3   11 : VIA3_X                     37 : VIA3_2CUT_E              
[11/15 15:41:20    648s] (I)        4   15 : VIA4_X                     42 : VIA4_2CUT_W              
[11/15 15:41:20    648s] (I)        5   19 : VIA5_X                     46 : VIA5_2CUT_W              
[11/15 15:41:20    648s] (I)        6   23 : VIA6_X                     51 : VIA6_2CUT_N              
[11/15 15:41:20    648s] (I)        7   27 : VIA7_X                     54 : VIA7_2CUT_W              
[11/15 15:41:20    648s] (I)       ===========================================================================
[11/15 15:41:20    648s] (I)       Started Read blockages ( Layer 2-8 ) ( Curr Mem: 4292.23 MB )
[11/15 15:41:20    648s] (I)       Started Read routing blockages ( Curr Mem: 4292.23 MB )
[11/15 15:41:20    648s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4292.23 MB )
[11/15 15:41:20    648s] (I)       Started Read instance blockages ( Curr Mem: 4292.23 MB )
[11/15 15:41:20    648s] (I)       Finished Read instance blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4292.23 MB )
[11/15 15:41:20    648s] (I)       Started Read PG blockages ( Curr Mem: 4292.23 MB )
[11/15 15:41:20    648s] [NR-eGR] Read 46353 PG shapes
[11/15 15:41:20    648s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4292.23 MB )
[11/15 15:41:20    648s] (I)       Started Read boundary cut boxes ( Curr Mem: 4292.23 MB )
[11/15 15:41:20    648s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4292.23 MB )
[11/15 15:41:20    648s] [NR-eGR] #Routing Blockages  : 20
[11/15 15:41:20    648s] [NR-eGR] #Instance Blockages : 3210
[11/15 15:41:20    648s] [NR-eGR] #PG Blockages       : 46353
[11/15 15:41:20    648s] [NR-eGR] #Halo Blockages     : 0
[11/15 15:41:20    648s] [NR-eGR] #Boundary Blockages : 21
[11/15 15:41:20    648s] (I)       Finished Read blockages ( Layer 2-8 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4292.23 MB )
[11/15 15:41:20    648s] (I)       Started Read blackboxes ( Curr Mem: 4292.23 MB )
[11/15 15:41:20    648s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/15 15:41:20    648s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4292.23 MB )
[11/15 15:41:20    648s] (I)       Started Read prerouted ( Curr Mem: 4292.23 MB )
[11/15 15:41:20    648s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/15 15:41:20    648s] (I)       Finished Read prerouted ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4292.23 MB )
[11/15 15:41:20    648s] (I)       Started Read unlegalized nets ( Curr Mem: 4292.23 MB )
[11/15 15:41:20    648s] (I)       Finished Read unlegalized nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4292.23 MB )
[11/15 15:41:20    648s] (I)       Started Read nets ( Curr Mem: 4292.23 MB )
[11/15 15:41:20    648s] [NR-eGR] Read numTotalNets=31671  numIgnoredNets=0
[11/15 15:41:20    648s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4299.24 MB )
[11/15 15:41:20    648s] (I)       Started Set up via pillars ( Curr Mem: 4299.24 MB )
[11/15 15:41:20    648s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4299.24 MB )
[11/15 15:41:20    648s] (I)       early_global_route_priority property id does not exist.
[11/15 15:41:20    648s] (I)       Started Initialize 3D grid graph ( Curr Mem: 4299.24 MB )
[11/15 15:41:20    648s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4299.24 MB )
[11/15 15:41:20    648s] (I)       Model blockages into capacity
[11/15 15:41:20    648s] (I)       Read Num Blocks=49604  Num Prerouted Wires=0  Num CS=0
[11/15 15:41:20    648s] (I)       Started Initialize 3D capacity ( Curr Mem: 4299.24 MB )
[11/15 15:41:20    648s] (I)       Layer 1 (V) : #blockages 7650 : #preroutes 0
[11/15 15:41:20    648s] (I)       Layer 2 (H) : #blockages 7355 : #preroutes 0
[11/15 15:41:20    648s] (I)       Layer 3 (V) : #blockages 9207 : #preroutes 0
[11/15 15:41:20    648s] (I)       Layer 4 (H) : #blockages 9489 : #preroutes 0
[11/15 15:41:20    648s] (I)       Layer 5 (V) : #blockages 9489 : #preroutes 0
[11/15 15:41:20    648s] (I)       Layer 6 (H) : #blockages 5585 : #preroutes 0
[11/15 15:41:20    648s] (I)       Layer 7 (V) : #blockages 829 : #preroutes 0
[11/15 15:41:20    648s] (I)       Finished Initialize 3D capacity ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 4299.24 MB )
[11/15 15:41:20    648s] (I)       -- layer congestion ratio --
[11/15 15:41:20    648s] (I)       Layer 1 : 0.100000
[11/15 15:41:20    648s] (I)       Layer 2 : 0.700000
[11/15 15:41:20    648s] (I)       Layer 3 : 0.700000
[11/15 15:41:20    648s] (I)       Layer 4 : 0.700000
[11/15 15:41:20    648s] (I)       Layer 5 : 0.700000
[11/15 15:41:20    648s] (I)       Layer 6 : 0.700000
[11/15 15:41:20    648s] (I)       Layer 7 : 0.700000
[11/15 15:41:20    648s] (I)       Layer 8 : 0.700000
[11/15 15:41:20    648s] (I)       ----------------------------
[11/15 15:41:20    648s] (I)       Number of ignored nets                =      0
[11/15 15:41:20    648s] (I)       Number of connected nets              =      0
[11/15 15:41:20    648s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[11/15 15:41:20    648s] (I)       Number of clock nets                  =    414.  Ignored: No
[11/15 15:41:20    648s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[11/15 15:41:20    648s] (I)       Number of special nets                =      0.  Ignored: Yes
[11/15 15:41:20    648s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[11/15 15:41:20    648s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[11/15 15:41:20    648s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[11/15 15:41:20    648s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[11/15 15:41:20    648s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/15 15:41:20    648s] (I)       Finished Import route data (8T) ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 4299.24 MB )
[11/15 15:41:20    648s] (I)       Finished Create route DB ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 4299.24 MB )
[11/15 15:41:20    648s] (I)       Started Read aux data ( Curr Mem: 4299.24 MB )
[11/15 15:41:20    648s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4299.24 MB )
[11/15 15:41:20    648s] (I)       Started Others data preparation ( Curr Mem: 4299.24 MB )
[11/15 15:41:20    648s] [NR-eGR] There are 414 clock nets ( 0 with NDR ).
[11/15 15:41:20    648s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4299.24 MB )
[11/15 15:41:20    648s] (I)       Started Create route kernel ( Curr Mem: 4299.24 MB )
[11/15 15:41:20    648s] (I)       Ndr track 0 does not exist
[11/15 15:41:20    648s] (I)       ---------------------Grid Graph Info--------------------
[11/15 15:41:20    648s] (I)       Routing area        : (0, 0) - (2372000, 1372000)
[11/15 15:41:20    648s] (I)       Core area           : (2000, 4000) - (2370000, 1370000)
[11/15 15:41:20    648s] (I)       Site width          :   400  (dbu)
[11/15 15:41:20    648s] (I)       Row height          :  4000  (dbu)
[11/15 15:41:20    648s] (I)       GCell row height    :  4000  (dbu)
[11/15 15:41:20    648s] (I)       GCell width         :  4000  (dbu)
[11/15 15:41:20    648s] (I)       GCell height        :  4000  (dbu)
[11/15 15:41:20    648s] (I)       Grid                :   593   343     8
[11/15 15:41:20    648s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[11/15 15:41:20    648s] (I)       Vertical capacity   :     0  4000     0  4000     0  4000     0  4000
[11/15 15:41:20    648s] (I)       Horizontal capacity :     0     0  4000     0  4000     0  4000     0
[11/15 15:41:20    648s] (I)       Default wire width  :   180   200   200   200   200   200   200   800
[11/15 15:41:20    648s] (I)       Default wire space  :   180   200   200   200   200   200   200   800
[11/15 15:41:20    648s] (I)       Default wire pitch  :   360   400   400   400   400   400   400  1600
[11/15 15:41:20    648s] (I)       Default pitch size  :   360   400   400   400   400   400   400  1600
[11/15 15:41:20    648s] (I)       First track coord   :     0   200   200   200   200   200   200  1200
[11/15 15:41:20    648s] (I)       Num tracks per GCell: 11.11 10.00 10.00 10.00 10.00 10.00 10.00  2.50
[11/15 15:41:20    648s] (I)       Total num of tracks :     0  5930  3430  5930  3430  5930  3430  1482
[11/15 15:41:20    648s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[11/15 15:41:20    648s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[11/15 15:41:20    648s] (I)       --------------------------------------------------------
[11/15 15:41:20    648s] 
[11/15 15:41:20    648s] [NR-eGR] ============ Routing rule table ============
[11/15 15:41:20    648s] [NR-eGR] Rule id: 0  Nets: 31671 
[11/15 15:41:20    648s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/15 15:41:20    648s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=400  L8=1600
[11/15 15:41:20    648s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[11/15 15:41:20    648s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[11/15 15:41:20    648s] [NR-eGR] ========================================
[11/15 15:41:20    648s] [NR-eGR] 
[11/15 15:41:20    648s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/15 15:41:20    648s] (I)       blocked tracks on layer2 : = 1433768 / 2033990 (70.49%)
[11/15 15:41:20    648s] (I)       blocked tracks on layer3 : = 1268476 / 2033990 (62.36%)
[11/15 15:41:20    648s] (I)       blocked tracks on layer4 : = 1428071 / 2033990 (70.21%)
[11/15 15:41:20    648s] (I)       blocked tracks on layer5 : = 471554 / 2033990 (23.18%)
[11/15 15:41:20    648s] (I)       blocked tracks on layer6 : = 632197 / 2033990 (31.08%)
[11/15 15:41:20    648s] (I)       blocked tracks on layer7 : = 962375 / 2033990 (47.31%)
[11/15 15:41:20    648s] (I)       blocked tracks on layer8 : = 508326 / 508326 (100.00%)
[11/15 15:41:20    648s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4307.39 MB )
[11/15 15:41:20    648s] (I)       Finished Import and model ( CPU: 0.24 sec, Real: 0.24 sec, Curr Mem: 4307.39 MB )
[11/15 15:41:20    648s] (I)       Reset routing kernel
[11/15 15:41:20    648s] (I)       Started Global Routing ( Curr Mem: 4307.39 MB )
[11/15 15:41:20    648s] (I)       Started Initialization ( Curr Mem: 4307.39 MB )
[11/15 15:41:20    648s] (I)       totalPins=113348  totalGlobalPin=109982 (97.03%)
[11/15 15:41:20    648s] (I)       Finished Initialization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4307.39 MB )
[11/15 15:41:20    648s] (I)       Started Net group 1 ( Curr Mem: 4307.39 MB )
[11/15 15:41:20    648s] (I)       Started Generate topology (8T) ( Curr Mem: 4307.39 MB )
[11/15 15:41:20    648s] (I)       Finished Generate topology (8T) ( CPU: 0.03 sec, Real: 0.01 sec, Curr Mem: 4307.39 MB )
[11/15 15:41:20    648s] (I)       total 2D Cap : 6609993 = (3550809 H, 3059184 V)
[11/15 15:41:20    648s] [NR-eGR] Layer group 1: route 31671 net(s) in layer range [2, 8]
[11/15 15:41:20    648s] (I)       
[11/15 15:41:20    648s] (I)       ============  Phase 1a Route ============
[11/15 15:41:20    648s] (I)       Started Phase 1a ( Curr Mem: 4307.39 MB )
[11/15 15:41:20    648s] (I)       Started Pattern routing ( Curr Mem: 4307.39 MB )
[11/15 15:41:20    648s] (I)       Finished Pattern routing ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 4307.39 MB )
[11/15 15:41:20    648s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 4307.39 MB )
[11/15 15:41:20    648s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 20
[11/15 15:41:20    648s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4307.39 MB )
[11/15 15:41:20    648s] (I)       Usage: 480571 = (281391 H, 199180 V) = (7.92% H, 6.51% V) = (5.628e+05um H, 3.984e+05um V)
[11/15 15:41:20    648s] (I)       Started Add via demand to 2D ( Curr Mem: 4307.39 MB )
[11/15 15:41:20    648s] (I)       Finished Add via demand to 2D ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4307.39 MB )
[11/15 15:41:20    648s] (I)       Finished Phase 1a ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 4307.39 MB )
[11/15 15:41:20    648s] (I)       
[11/15 15:41:20    648s] (I)       ============  Phase 1b Route ============
[11/15 15:41:20    648s] (I)       Started Phase 1b ( Curr Mem: 4307.39 MB )
[11/15 15:41:20    648s] (I)       Started Monotonic routing ( Curr Mem: 4307.39 MB )
[11/15 15:41:20    649s] (I)       Finished Monotonic routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 4307.39 MB )
[11/15 15:41:20    649s] (I)       Usage: 480611 = (281400 H, 199211 V) = (7.92% H, 6.51% V) = (5.628e+05um H, 3.984e+05um V)
[11/15 15:41:20    649s] (I)       Overflow of layer group 1: 0.13% H + 0.02% V. EstWL: 9.612220e+05um
[11/15 15:41:20    649s] (I)       Congestion metric : 0.13%H 0.02%V, 0.15%HV
[11/15 15:41:20    649s] (I)       Congestion threshold : each 60.00, sum 90.00
[11/15 15:41:20    649s] (I)       Finished Phase 1b ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 4307.39 MB )
[11/15 15:41:20    649s] (I)       
[11/15 15:41:20    649s] (I)       ============  Phase 1c Route ============
[11/15 15:41:20    649s] (I)       Started Phase 1c ( Curr Mem: 4307.39 MB )
[11/15 15:41:20    649s] (I)       Started Two level routing ( Curr Mem: 4307.39 MB )
[11/15 15:41:20    649s] (I)       Level2 Grid: 119 x 69
[11/15 15:41:20    649s] (I)       Started Two Level Routing ( Curr Mem: 4307.39 MB )
[11/15 15:41:20    649s] (I)       Finished Two Level Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4307.39 MB )
[11/15 15:41:20    649s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 4307.39 MB )
[11/15 15:41:20    649s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4307.39 MB )
[11/15 15:41:20    649s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4307.39 MB )
[11/15 15:41:20    649s] (I)       Finished Two level routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4307.39 MB )
[11/15 15:41:20    649s] (I)       Usage: 480719 = (281404 H, 199315 V) = (7.93% H, 6.52% V) = (5.628e+05um H, 3.986e+05um V)
[11/15 15:41:20    649s] (I)       Finished Phase 1c ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4307.39 MB )
[11/15 15:41:20    649s] (I)       
[11/15 15:41:20    649s] (I)       ============  Phase 1d Route ============
[11/15 15:41:20    649s] (I)       Started Phase 1d ( Curr Mem: 4307.39 MB )
[11/15 15:41:20    649s] (I)       Started Detoured routing ( Curr Mem: 4307.39 MB )
[11/15 15:41:20    649s] (I)       Finished Detoured routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4307.39 MB )
[11/15 15:41:20    649s] (I)       Usage: 480760 = (281405 H, 199355 V) = (7.93% H, 6.52% V) = (5.628e+05um H, 3.987e+05um V)
[11/15 15:41:20    649s] (I)       Finished Phase 1d ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4307.39 MB )
[11/15 15:41:20    649s] (I)       
[11/15 15:41:20    649s] (I)       ============  Phase 1e Route ============
[11/15 15:41:20    649s] (I)       Started Phase 1e ( Curr Mem: 4307.39 MB )
[11/15 15:41:20    649s] (I)       Started Route legalization ( Curr Mem: 4307.39 MB )
[11/15 15:41:20    649s] (I)       Started Legalize Blockage Violations ( Curr Mem: 4307.39 MB )
[11/15 15:41:20    649s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4307.39 MB )
[11/15 15:41:20    649s] (I)       Finished Route legalization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4307.39 MB )
[11/15 15:41:20    649s] (I)       Usage: 480760 = (281405 H, 199355 V) = (7.93% H, 6.52% V) = (5.628e+05um H, 3.987e+05um V)
[11/15 15:41:20    649s] [NR-eGR] Early Global Route overflow of layer group 1: 0.06% H + 0.02% V. EstWL: 9.615200e+05um
[11/15 15:41:20    649s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4307.39 MB )
[11/15 15:41:20    649s] (I)       
[11/15 15:41:20    649s] (I)       ============  Phase 1l Route ============
[11/15 15:41:20    649s] (I)       Started Phase 1l ( Curr Mem: 4307.39 MB )
[11/15 15:41:20    649s] (I)       Started Layer assignment (8T) ( Curr Mem: 4307.39 MB )
[11/15 15:41:20    649s] (I)       Current Layer assignment (8T) [Initialization] ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 4307.39 MB )
[11/15 15:41:20    649s] (I)       Finished Layer assignment (8T) ( CPU: 0.61 sec, Real: 0.15 sec, Curr Mem: 4307.39 MB )
[11/15 15:41:20    649s] (I)       Finished Phase 1l ( CPU: 0.62 sec, Real: 0.15 sec, Curr Mem: 4307.39 MB )
[11/15 15:41:20    649s] (I)       Finished Net group 1 ( CPU: 0.86 sec, Real: 0.37 sec, Curr Mem: 4307.39 MB )
[11/15 15:41:20    649s] (I)       Started Clean cong LA ( Curr Mem: 4307.39 MB )
[11/15 15:41:20    649s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4307.39 MB )
[11/15 15:41:20    649s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[11/15 15:41:20    649s] (I)       Layer  2:     747478    163710       180     1202230      825830    (59.28%) 
[11/15 15:41:20    649s] (I)       Layer  3:     773362    178771       196     1195570      834990    (58.88%) 
[11/15 15:41:20    649s] (I)       Layer  4:     749325     61217        18     1203850      824210    (59.36%) 
[11/15 15:41:20    649s] (I)       Layer  5:    1573569    108163       209      389700     1640860    (19.19%) 
[11/15 15:41:20    649s] (I)       Layer  6:    1559757     20586         1      384450     1643610    (18.96%) 
[11/15 15:41:20    649s] (I)       Layer  7:    1206228      1090         0      702910     1327650    (34.62%) 
[11/15 15:41:20    649s] (I)       Layer  8:          0         0         0      507015           0    (100.00%) 
[11/15 15:41:20    649s] (I)       Total:       6609719    533537       604     5585725     7097150    (44.04%) 
[11/15 15:41:20    649s] (I)       
[11/15 15:41:20    649s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/15 15:41:20    649s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[11/15 15:41:20    649s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[11/15 15:41:20    649s] [NR-eGR]       Layer              (1-4)             (5-9)           (10-14)           (15-19)    OverCon 
[11/15 15:41:20    649s] [NR-eGR] -------------------------------------------------------------------------------------------------
[11/15 15:41:20    649s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/15 15:41:20    649s] [NR-eGR]      M2  (2)        84( 0.10%)         0( 0.00%)         0( 0.00%)         3( 0.00%)   ( 0.11%) 
[11/15 15:41:20    649s] [NR-eGR]      M3  (3)       121( 0.14%)         2( 0.00%)         3( 0.00%)         0( 0.00%)   ( 0.15%) 
[11/15 15:41:20    649s] [NR-eGR]      M4  (4)         3( 0.00%)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[11/15 15:41:20    649s] [NR-eGR]      M5  (5)       110( 0.07%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.07%) 
[11/15 15:41:20    649s] [NR-eGR]      M6  (6)         1( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/15 15:41:20    649s] [NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/15 15:41:20    649s] [NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/15 15:41:20    649s] [NR-eGR] -------------------------------------------------------------------------------------------------
[11/15 15:41:20    649s] [NR-eGR] Total              319( 0.04%)         5( 0.00%)         3( 0.00%)         3( 0.00%)   ( 0.05%) 
[11/15 15:41:20    649s] [NR-eGR] 
[11/15 15:41:20    649s] (I)       Finished Global Routing ( CPU: 0.89 sec, Real: 0.40 sec, Curr Mem: 4307.39 MB )
[11/15 15:41:20    649s] (I)       Started Export 3D cong map ( Curr Mem: 4307.39 MB )
[11/15 15:41:20    649s] (I)       total 2D Cap : 6638926 = (3569206 H, 3069720 V)
[11/15 15:41:20    649s] (I)       Started Export 2D cong map ( Curr Mem: 4307.39 MB )
[11/15 15:41:20    649s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.02% H + 0.01% V
[11/15 15:41:20    649s] [NR-eGR] Overflow after Early Global Route 0.04% H + 0.01% V
[11/15 15:41:20    649s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4307.39 MB )
[11/15 15:41:20    649s] (I)       Finished Export 3D cong map ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4307.39 MB )
[11/15 15:41:20    649s] Early Global Route congestion estimation runtime: 0.66 seconds, mem = 4307.4M
[11/15 15:41:20    649s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.146, REAL:0.660, MEM:4307.4M
[11/15 15:41:20    649s] OPERPROF: Starting HotSpotCal at level 1, MEM:4307.4M
[11/15 15:41:20    649s] [hotspot] +------------+---------------+---------------+
[11/15 15:41:20    649s] [hotspot] |            |   max hotspot | total hotspot |
[11/15 15:41:20    649s] [hotspot] +------------+---------------+---------------+
[11/15 15:41:20    649s] [hotspot] | normalized |          3.48 |          3.74 |
[11/15 15:41:20    649s] [hotspot] +------------+---------------+---------------+
[11/15 15:41:20    649s] Local HotSpot Analysis: normalized max congestion hotspot area = 3.48, normalized total congestion hotspot area = 3.74 (area is in unit of 4 std-cell row bins)
[11/15 15:41:20    649s] [hotspot] max/total 3.48/3.74, big hotspot (>10) total 0.00
[11/15 15:41:20    649s] [hotspot] top 2 congestion hotspot bounding boxes and scores of normalized hotspot
[11/15 15:41:20    649s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 15:41:20    649s] [hotspot] | top |            hotspot bbox             | hotspot score |
[11/15 15:41:20    649s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 15:41:20    649s] [hotspot] |  1  |   369.00   544.00   401.00   576.00 |        3.48   |
[11/15 15:41:20    649s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 15:41:20    649s] [hotspot] |  2  |   737.00   416.00   769.00   448.00 |        0.26   |
[11/15 15:41:20    649s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 15:41:20    649s] Top 2 hotspots total area: 3.74
[11/15 15:41:20    649s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.012, MEM:4307.4M
[11/15 15:41:20    649s] 
[11/15 15:41:20    649s] === incrementalPlace Internal Loop 1 ===
[11/15 15:41:20    649s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[11/15 15:41:20    649s] OPERPROF: Starting IPInitSPData at level 1, MEM:4307.4M
[11/15 15:41:20    649s] z: 2, totalTracks: 1
[11/15 15:41:20    649s] z: 4, totalTracks: 1
[11/15 15:41:20    649s] z: 6, totalTracks: 1
[11/15 15:41:20    649s] z: 8, totalTracks: 1
[11/15 15:41:20    649s] #spOpts: N=65 minPadR=1.1 
[11/15 15:41:20    649s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4307.4M
[11/15 15:41:20    649s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.183, REAL:0.183, MEM:4307.4M
[11/15 15:41:20    649s] OPERPROF:   Starting post-place ADS at level 2, MEM:4307.4M
[11/15 15:41:21    650s] ADSU 0.465 -> 0.466. GS 16.000
[11/15 15:41:21    650s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.081, REAL:0.081, MEM:4307.4M
[11/15 15:41:21    650s] OPERPROF:   Starting spMPad at level 2, MEM:4307.4M
[11/15 15:41:21    650s] OPERPROF:     Starting spContextMPad at level 3, MEM:4307.4M
[11/15 15:41:21    650s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:4307.4M
[11/15 15:41:21    650s] OPERPROF:   Finished spMPad at level 2, CPU:0.020, REAL:0.020, MEM:4307.4M
[11/15 15:41:21    650s] OPERPROF:   Starting spInitNetWt at level 2, MEM:4307.4M
[11/15 15:41:21    650s] no activity file in design. spp won't run.
[11/15 15:41:21    650s] [spp] 0
[11/15 15:41:21    650s] [adp] 0:1:1:1
[11/15 15:41:21    650s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.006, REAL:0.006, MEM:4307.4M
[11/15 15:41:21    650s] SP #FI/SF FL/PI 0/0 29500/0
[11/15 15:41:21    650s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.344, REAL:0.344, MEM:4307.4M
[11/15 15:41:21    650s] PP off. flexM 0
[11/15 15:41:21    650s] OPERPROF: Starting CDPad at level 1, MEM:4307.4M
[11/15 15:41:21    650s] 3DP is on.
[11/15 15:41:21    650s] 3DP OF M2 0.004, M4 0.001. Diff 0
[11/15 15:41:21    650s] design sh 0.057.
[11/15 15:41:21    650s] design sh 0.057.
[11/15 15:41:21    650s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[11/15 15:41:21    650s] design sh 0.048.
[11/15 15:41:21    650s] CDPadU 0.609 -> 0.571. R=0.475, N=29500, GS=2.000
[11/15 15:41:21    650s] OPERPROF: Finished CDPad at level 1, CPU:0.677, REAL:0.141, MEM:4313.1M
[11/15 15:41:21    650s] OPERPROF: Starting InitSKP at level 1, MEM:4313.1M
[11/15 15:41:21    650s] no activity file in design. spp won't run.
[11/15 15:41:21    654s] no activity file in design. spp won't run.
[11/15 15:41:23    659s] *** Finished SKP initialization (cpu=0:00:08.8, real=0:00:02.0)***
[11/15 15:41:23    659s] OPERPROF: Finished InitSKP at level 1, CPU:8.816, REAL:2.635, MEM:4591.9M
[11/15 15:41:23    659s] NP #FI/FS/SF FL/PI: 6504/0/0 29500/0
[11/15 15:41:23    659s] no activity file in design. spp won't run.
[11/15 15:41:23    659s] 
[11/15 15:41:23    659s] AB Est...
[11/15 15:41:23    659s] OPERPROF: Starting npPlace at level 1, MEM:4601.3M
[11/15 15:41:23    659s] OPERPROF: Finished npPlace at level 1, CPU:0.179, REAL:0.049, MEM:4666.3M
[11/15 15:41:23    659s] Iteration  5: Skipped, with CDP Off
[11/15 15:41:23    659s] 
[11/15 15:41:23    659s] AB Est...
[11/15 15:41:23    659s] OPERPROF: Starting npPlace at level 1, MEM:4698.3M
[11/15 15:41:24    660s] OPERPROF: Finished npPlace at level 1, CPU:0.209, REAL:0.048, MEM:4666.3M
[11/15 15:41:24    660s] Iteration  6: Skipped, with CDP Off
[11/15 15:41:24    660s] 
[11/15 15:41:24    660s] AB Est...
[11/15 15:41:24    660s] OPERPROF: Starting npPlace at level 1, MEM:4698.3M
[11/15 15:41:24    660s] OPERPROF: Finished npPlace at level 1, CPU:0.203, REAL:0.046, MEM:4666.3M
[11/15 15:41:24    660s] Iteration  7: Skipped, with CDP Off
[11/15 15:41:24    660s] OPERPROF: Starting npPlace at level 1, MEM:4794.3M
[11/15 15:41:24    660s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[11/15 15:41:24    660s] No instances found in the vector
[11/15 15:41:24    660s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4698.3M, DRC: 0)
[11/15 15:41:24    660s] 0 (out of 0) MH cells were successfully legalized.
[11/15 15:41:31    696s] Iteration  8: Total net bbox = 8.269e+05 (5.04e+05 3.23e+05)
[11/15 15:41:31    696s]               Est.  stn bbox = 9.989e+05 (6.05e+05 3.94e+05)
[11/15 15:41:31    696s]               cpu = 0:00:35.4 real = 0:00:07.0 mem = 4962.1M
[11/15 15:41:31    696s] OPERPROF: Finished npPlace at level 1, CPU:35.549, REAL:7.187, MEM:4834.1M
[11/15 15:41:31    696s] no activity file in design. spp won't run.
[11/15 15:41:31    696s] NP #FI/FS/SF FL/PI: 6504/0/0 29500/0
[11/15 15:41:31    696s] no activity file in design. spp won't run.
[11/15 15:41:31    696s] OPERPROF: Starting npPlace at level 1, MEM:4802.1M
[11/15 15:41:31    696s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[11/15 15:41:31    696s] No instances found in the vector
[11/15 15:41:31    696s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4706.1M, DRC: 0)
[11/15 15:41:31    696s] 0 (out of 0) MH cells were successfully legalized.
[11/15 15:41:48    788s] Iteration  9: Total net bbox = 8.480e+05 (5.18e+05 3.30e+05)
[11/15 15:41:48    788s]               Est.  stn bbox = 1.022e+06 (6.19e+05 4.03e+05)
[11/15 15:41:48    788s]               cpu = 0:01:32 real = 0:00:17.0 mem = 4962.8M
[11/15 15:41:48    788s] OPERPROF: Finished npPlace at level 1, CPU:92.130, REAL:17.382, MEM:4834.8M
[11/15 15:41:48    788s] no activity file in design. spp won't run.
[11/15 15:41:48    788s] NP #FI/FS/SF FL/PI: 6504/0/0 29500/0
[11/15 15:41:48    789s] no activity file in design. spp won't run.
[11/15 15:41:49    789s] OPERPROF: Starting npPlace at level 1, MEM:4802.8M
[11/15 15:41:49    789s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[11/15 15:41:49    789s] No instances found in the vector
[11/15 15:41:49    789s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4706.8M, DRC: 0)
[11/15 15:41:49    789s] 0 (out of 0) MH cells were successfully legalized.
[11/15 15:41:49    789s] Starting Early Global Route supply map. mem = 4802.8M
[11/15 15:41:49    789s] Finished Early Global Route supply map. mem = 4829.9M
[11/15 15:42:13    935s] Iteration 10: Total net bbox = 8.440e+05 (5.14e+05 3.30e+05)
[11/15 15:42:13    935s]               Est.  stn bbox = 1.016e+06 (6.13e+05 4.03e+05)
[11/15 15:42:13    935s]               cpu = 0:02:26 real = 0:00:24.0 mem = 4962.9M
[11/15 15:42:13    935s] OPERPROF: Finished npPlace at level 1, CPU:145.881, REAL:24.885, MEM:4834.9M
[11/15 15:42:13    935s] no activity file in design. spp won't run.
[11/15 15:42:13    935s] NP #FI/FS/SF FL/PI: 6504/0/0 29500/0
[11/15 15:42:14    935s] no activity file in design. spp won't run.
[11/15 15:42:14    935s] OPERPROF: Starting npPlace at level 1, MEM:4802.9M
[11/15 15:42:14    935s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[11/15 15:42:14    935s] No instances found in the vector
[11/15 15:42:14    935s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4706.9M, DRC: 0)
[11/15 15:42:14    935s] 0 (out of 0) MH cells were successfully legalized.
[11/15 15:42:55   1162s] Iteration 11: Total net bbox = 8.544e+05 (5.19e+05 3.36e+05)
[11/15 15:42:55   1162s]               Est.  stn bbox = 1.025e+06 (6.18e+05 4.08e+05)
[11/15 15:42:55   1162s]               cpu = 0:03:47 real = 0:00:41.0 mem = 5083.9M
[11/15 15:42:55   1162s] OPERPROF: Finished npPlace at level 1, CPU:227.100, REAL:41.128, MEM:4955.9M
[11/15 15:42:55   1162s] no activity file in design. spp won't run.
[11/15 15:42:55   1162s] NP #FI/FS/SF FL/PI: 6504/0/0 29500/0
[11/15 15:42:55   1162s] no activity file in design. spp won't run.
[11/15 15:42:55   1163s] OPERPROF: Starting npPlace at level 1, MEM:4923.9M
[11/15 15:42:55   1163s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[11/15 15:42:55   1163s] No instances found in the vector
[11/15 15:42:55   1163s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4827.9M, DRC: 0)
[11/15 15:42:55   1163s] 0 (out of 0) MH cells were successfully legalized.
[11/15 15:42:59   1184s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:4964.9M
[11/15 15:42:59   1184s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.022, REAL:0.022, MEM:4976.9M
[11/15 15:42:59   1184s] Iteration 12: Total net bbox = 8.602e+05 (5.22e+05 3.38e+05)
[11/15 15:42:59   1184s]               Est.  stn bbox = 1.031e+06 (6.21e+05 4.09e+05)
[11/15 15:42:59   1184s]               cpu = 0:00:21.3 real = 0:00:04.0 mem = 4964.9M
[11/15 15:42:59   1184s] OPERPROF: Finished npPlace at level 1, CPU:21.387, REAL:4.299, MEM:4836.9M
[11/15 15:42:59   1184s] Move report: Timing Driven Placement moves 29500 insts, mean move: 14.59 um, max move: 310.48 um
[11/15 15:42:59   1184s] 	Max move on inst (FE_OFC65_prt1_out_7): (1180.40, 136.00) --> (1101.48, 367.56)
[11/15 15:42:59   1184s] no activity file in design. spp won't run.
[11/15 15:42:59   1184s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:4708.9M
[11/15 15:42:59   1184s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:4708.9M
[11/15 15:42:59   1184s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.019, REAL:0.019, MEM:4708.9M
[11/15 15:42:59   1184s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:4708.9M
[11/15 15:42:59   1184s] *Info(CAP): clkGateAware moves 2 insts, mean move: 4.96 um, max move: 5.11 um
[11/15 15:42:59   1184s] *Info(CAP): max move on inst (spi1/RC_CG_HIER_INST210/RC_CGIC_INST): (297.27, 272.96) --> (297.48, 277.86)
[11/15 15:42:59   1184s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.007, REAL:0.007, MEM:4708.9M
[11/15 15:42:59   1184s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:4708.9M
[11/15 15:42:59   1184s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.002, REAL:0.002, MEM:4708.9M
[11/15 15:42:59   1184s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.051, REAL:0.051, MEM:4708.9M
[11/15 15:42:59   1184s] 
[11/15 15:42:59   1184s] Finished Incremental Placement (cpu=0:08:55, real=0:01:39, mem=4708.9M)
[11/15 15:42:59   1184s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/15 15:42:59   1184s] Type 'man IMPSP-9025' for more detail.
[11/15 15:42:59   1184s] CongRepair sets shifter mode to gplace
[11/15 15:42:59   1184s] OPERPROF: Starting RefinePlace2 at level 1, MEM:4708.9M
[11/15 15:42:59   1184s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:4708.9M
[11/15 15:42:59   1184s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4708.9M
[11/15 15:42:59   1184s] z: 2, totalTracks: 1
[11/15 15:42:59   1184s] z: 4, totalTracks: 1
[11/15 15:42:59   1184s] z: 6, totalTracks: 1
[11/15 15:42:59   1184s] z: 8, totalTracks: 1
[11/15 15:42:59   1184s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[11/15 15:42:59   1184s] All LLGs are deleted
[11/15 15:42:59   1184s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:4708.9M
[11/15 15:42:59   1184s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.001, REAL:0.001, MEM:4708.9M
[11/15 15:42:59   1184s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:4708.9M
[11/15 15:42:59   1184s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:4708.9M
[11/15 15:42:59   1184s] Core basic site is TSMC65ADV10TSITE
[11/15 15:42:59   1184s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:4708.9M
[11/15 15:42:59   1184s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.051, REAL:0.009, MEM:4708.9M
[11/15 15:42:59   1184s] Fast DP-INIT is on for default
[11/15 15:42:59   1184s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/15 15:42:59   1184s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.103, REAL:0.050, MEM:4708.9M
[11/15 15:42:59   1184s] OPERPROF:         Starting CMU at level 5, MEM:4708.9M
[11/15 15:42:59   1184s] OPERPROF:         Finished CMU at level 5, CPU:0.005, REAL:0.004, MEM:4708.9M
[11/15 15:42:59   1184s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.135, REAL:0.081, MEM:4708.9M
[11/15 15:42:59   1184s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=4708.9MB).
[11/15 15:42:59   1184s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.165, REAL:0.111, MEM:4708.9M
[11/15 15:42:59   1184s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.165, REAL:0.111, MEM:4708.9M
[11/15 15:42:59   1184s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.89100.2
[11/15 15:42:59   1184s] OPERPROF:   Starting RefinePlace at level 2, MEM:4708.9M
[11/15 15:42:59   1184s] *** Starting refinePlace (0:19:45 mem=4708.9M) ***
[11/15 15:42:59   1184s] Total net bbox length = 8.998e+05 (5.498e+05 3.500e+05) (ext = 5.576e+04)
[11/15 15:42:59   1184s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 15:42:59   1184s] OPERPROF:     Starting CellHaloInit at level 3, MEM:4708.9M
[11/15 15:42:59   1184s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.002, REAL:0.002, MEM:4708.9M
[11/15 15:42:59   1184s] OPERPROF:     Starting CellHaloInit at level 3, MEM:4708.9M
[11/15 15:42:59   1184s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.002, REAL:0.002, MEM:4708.9M
[11/15 15:42:59   1184s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:4708.9M
[11/15 15:42:59   1184s] Starting refinePlace ...
[11/15 15:43:00   1184s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[11/15 15:43:00   1184s] ** Cut row section cpu time 0:00:00.0.
[11/15 15:43:00   1184s]    Spread Effort: high, pre-route mode, useDDP on.
[11/15 15:43:00   1185s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:01.0, mem=4708.9MB) @(0:19:45 - 0:19:45).
[11/15 15:43:00   1185s] Move report: preRPlace moves 29500 insts, mean move: 0.68 um, max move: 5.41 um
[11/15 15:43:00   1185s] 	Max move on inst (afe0/AFE_CR_reg[8]): (539.15, 477.64) --> (542.20, 480.00)
[11/15 15:43:00   1185s] 	Length: 24 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: DFFRPQX1MA10TH
[11/15 15:43:00   1185s] 	Violation at original loc: Placement Blockage Violation
[11/15 15:43:00   1185s] wireLenOptFixPriorityInst 0 inst fixed
[11/15 15:43:00   1185s] tweakage running in 8 threads.
[11/15 15:43:00   1185s] Placement tweakage begins.
[11/15 15:43:00   1185s] wire length = 9.942e+05
[11/15 15:43:00   1186s] wire length = 9.684e+05
[11/15 15:43:00   1186s] Placement tweakage ends.
[11/15 15:43:00   1186s] Move report: tweak moves 6018 insts, mean move: 2.54 um, max move: 20.00 um
[11/15 15:43:00   1186s] 	Max move on inst (FE_OFC688_write_data_2): (506.00, 390.00) --> (526.00, 390.00)
[11/15 15:43:00   1186s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.6, real=0:00:00.0, mem=4708.9MB) @(0:19:45 - 0:19:47).
[11/15 15:43:00   1186s] 
[11/15 15:43:00   1186s] Running Spiral MT with 8 threads  fetchWidth=493 
[11/15 15:43:01   1187s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 15:43:01   1187s] [CPU] RefinePlace/Legalization (cpu=0:00:01.2, real=0:00:01.0, mem=4708.9MB) @(0:19:47 - 0:19:48).
[11/15 15:43:01   1187s] Move report: Detail placement moves 29500 insts, mean move: 1.14 um, max move: 20.70 um
[11/15 15:43:01   1187s] 	Max move on inst (FE_OFC688_write_data_2): (506.09, 389.21) --> (526.00, 390.00)
[11/15 15:43:01   1187s] 	Runtime: CPU: 0:00:03.1 REAL: 0:00:02.0 MEM: 4708.9MB
[11/15 15:43:01   1187s] Statistics of distance of Instance movement in refine placement:
[11/15 15:43:01   1187s]   maximum (X+Y) =        20.70 um
[11/15 15:43:01   1187s]   inst (FE_OFC688_write_data_2) with max move: (506.091, 389.207) -> (526, 390)
[11/15 15:43:01   1187s]   mean    (X+Y) =         1.14 um
[11/15 15:43:01   1187s] Summary Report:
[11/15 15:43:01   1187s] Instances move: 29500 (out of 29500 movable)
[11/15 15:43:01   1187s] Instances flipped: 0
[11/15 15:43:01   1187s] Mean displacement: 1.14 um
[11/15 15:43:01   1187s] Max displacement: 20.70 um (Instance: FE_OFC688_write_data_2) (506.091, 389.207) -> (526, 390)
[11/15 15:43:01   1187s] 	Length: 12 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: INVX7P5BA10TH
[11/15 15:43:01   1187s] Total instances moved : 29500
[11/15 15:43:01   1187s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:3.129, REAL:1.768, MEM:4708.9M
[11/15 15:43:01   1187s] Total net bbox length = 8.788e+05 (5.268e+05 3.521e+05) (ext = 5.536e+04)
[11/15 15:43:01   1187s] Runtime: CPU: 0:00:03.2 REAL: 0:00:02.0 MEM: 4708.9MB
[11/15 15:43:01   1187s] [CPU] RefinePlace/total (cpu=0:00:03.2, real=0:00:02.0, mem=4708.9MB) @(0:19:45 - 0:19:48).
[11/15 15:43:01   1187s] *** Finished refinePlace (0:19:48 mem=4708.9M) ***
[11/15 15:43:01   1187s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.89100.2
[11/15 15:43:01   1187s] OPERPROF:   Finished RefinePlace at level 2, CPU:3.209, REAL:1.848, MEM:4708.9M
[11/15 15:43:01   1187s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:4708.9M
[11/15 15:43:01   1188s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.065, REAL:0.024, MEM:4708.9M
[11/15 15:43:01   1188s] OPERPROF: Finished RefinePlace2 at level 1, CPU:3.439, REAL:1.983, MEM:4708.9M
[11/15 15:43:01   1188s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:4708.9M
[11/15 15:43:01   1188s] Starting Early Global Route congestion estimation: mem = 4708.9M
[11/15 15:43:01   1188s] (I)       Started Import and model ( Curr Mem: 4708.94 MB )
[11/15 15:43:01   1188s] (I)       Started Create place DB ( Curr Mem: 4708.94 MB )
[11/15 15:43:01   1188s] (I)       Started Import place data ( Curr Mem: 4708.94 MB )
[11/15 15:43:01   1188s] (I)       Started Read instances and placement ( Curr Mem: 4708.94 MB )
[11/15 15:43:01   1188s] (I)       Finished Read instances and placement ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 4708.94 MB )
[11/15 15:43:01   1188s] (I)       Started Read nets ( Curr Mem: 4708.94 MB )
[11/15 15:43:01   1188s] (I)       Finished Read nets ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 4708.94 MB )
[11/15 15:43:01   1188s] (I)       Finished Import place data ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 4708.94 MB )
[11/15 15:43:01   1188s] (I)       Finished Create place DB ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 4708.94 MB )
[11/15 15:43:01   1188s] (I)       Started Create route DB ( Curr Mem: 4708.94 MB )
[11/15 15:43:01   1188s] (I)       == Non-default Options ==
[11/15 15:43:01   1188s] (I)       Maximum routing layer                              : 8
[11/15 15:43:01   1188s] (I)       Number of threads                                  : 8
[11/15 15:43:01   1188s] (I)       Use non-blocking free Dbs wires                    : false
[11/15 15:43:01   1188s] (I)       Method to set GCell size                           : row
[11/15 15:43:01   1188s] (I)       Counted 25427 PG shapes. We will not process PG shapes layer by layer.
[11/15 15:43:01   1188s] (I)       Started Import route data (8T) ( Curr Mem: 4708.94 MB )
[11/15 15:43:01   1188s] (I)       Use row-based GCell size
[11/15 15:43:01   1188s] (I)       Use row-based GCell align
[11/15 15:43:01   1188s] (I)       GCell unit size   : 4000
[11/15 15:43:01   1188s] (I)       GCell multiplier  : 1
[11/15 15:43:01   1188s] (I)       GCell row height  : 4000
[11/15 15:43:01   1188s] (I)       Actual row height : 4000
[11/15 15:43:01   1188s] (I)       GCell align ref   : 2000 4000
[11/15 15:43:01   1188s] [NR-eGR] Track table information for default rule: 
[11/15 15:43:01   1188s] [NR-eGR] M1 has no routable track
[11/15 15:43:01   1188s] [NR-eGR] M2 has single uniform track structure
[11/15 15:43:01   1188s] [NR-eGR] M3 has single uniform track structure
[11/15 15:43:01   1188s] [NR-eGR] M4 has single uniform track structure
[11/15 15:43:01   1188s] [NR-eGR] M5 has single uniform track structure
[11/15 15:43:01   1188s] [NR-eGR] M6 has single uniform track structure
[11/15 15:43:01   1188s] [NR-eGR] M7 has single uniform track structure
[11/15 15:43:01   1188s] [NR-eGR] M8 has single uniform track structure
[11/15 15:43:01   1188s] (I)       ===========================================================================
[11/15 15:43:01   1188s] (I)       == Report All Rule Vias ==
[11/15 15:43:01   1188s] (I)       ===========================================================================
[11/15 15:43:01   1188s] (I)        Via Rule : (Default)
[11/15 15:43:01   1188s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/15 15:43:01   1188s] (I)       ---------------------------------------------------------------------------
[11/15 15:43:01   1188s] (I)        1    3 : VIA1_X                     30 : VIA1_2CUT_W              
[11/15 15:43:01   1188s] (I)        2    7 : VIA2_X                     35 : VIA2_2CUT_N              
[11/15 15:43:01   1188s] (I)        3   11 : VIA3_X                     37 : VIA3_2CUT_E              
[11/15 15:43:01   1188s] (I)        4   15 : VIA4_X                     42 : VIA4_2CUT_W              
[11/15 15:43:01   1188s] (I)        5   19 : VIA5_X                     46 : VIA5_2CUT_W              
[11/15 15:43:01   1188s] (I)        6   23 : VIA6_X                     51 : VIA6_2CUT_N              
[11/15 15:43:01   1188s] (I)        7   27 : VIA7_X                     54 : VIA7_2CUT_W              
[11/15 15:43:01   1188s] (I)       ===========================================================================
[11/15 15:43:01   1188s] (I)       Started Read blockages ( Layer 2-8 ) ( Curr Mem: 4708.94 MB )
[11/15 15:43:01   1188s] (I)       Started Read routing blockages ( Curr Mem: 4708.94 MB )
[11/15 15:43:01   1188s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4708.94 MB )
[11/15 15:43:01   1188s] (I)       Started Read instance blockages ( Curr Mem: 4708.94 MB )
[11/15 15:43:01   1188s] (I)       Finished Read instance blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4708.94 MB )
[11/15 15:43:01   1188s] (I)       Started Read PG blockages ( Curr Mem: 4708.94 MB )
[11/15 15:43:01   1188s] [NR-eGR] Read 46353 PG shapes
[11/15 15:43:01   1188s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4708.94 MB )
[11/15 15:43:01   1188s] (I)       Started Read boundary cut boxes ( Curr Mem: 4708.94 MB )
[11/15 15:43:01   1188s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4708.94 MB )
[11/15 15:43:01   1188s] [NR-eGR] #Routing Blockages  : 20
[11/15 15:43:01   1188s] [NR-eGR] #Instance Blockages : 3210
[11/15 15:43:01   1188s] [NR-eGR] #PG Blockages       : 46353
[11/15 15:43:01   1188s] [NR-eGR] #Halo Blockages     : 0
[11/15 15:43:01   1188s] [NR-eGR] #Boundary Blockages : 21
[11/15 15:43:01   1188s] (I)       Finished Read blockages ( Layer 2-8 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4708.94 MB )
[11/15 15:43:01   1188s] (I)       Started Read blackboxes ( Curr Mem: 4708.94 MB )
[11/15 15:43:01   1188s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/15 15:43:01   1188s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4708.94 MB )
[11/15 15:43:01   1188s] (I)       Started Read prerouted ( Curr Mem: 4708.94 MB )
[11/15 15:43:01   1188s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/15 15:43:01   1188s] (I)       Finished Read prerouted ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4708.94 MB )
[11/15 15:43:01   1188s] (I)       Started Read unlegalized nets ( Curr Mem: 4708.94 MB )
[11/15 15:43:01   1188s] (I)       Finished Read unlegalized nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4708.94 MB )
[11/15 15:43:01   1188s] (I)       Started Read nets ( Curr Mem: 4708.94 MB )
[11/15 15:43:01   1188s] [NR-eGR] Read numTotalNets=31671  numIgnoredNets=0
[11/15 15:43:01   1188s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4708.94 MB )
[11/15 15:43:01   1188s] (I)       Started Set up via pillars ( Curr Mem: 4708.94 MB )
[11/15 15:43:01   1188s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4708.94 MB )
[11/15 15:43:01   1188s] (I)       early_global_route_priority property id does not exist.
[11/15 15:43:01   1188s] (I)       Started Initialize 3D grid graph ( Curr Mem: 4708.94 MB )
[11/15 15:43:01   1188s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4708.94 MB )
[11/15 15:43:01   1188s] (I)       Model blockages into capacity
[11/15 15:43:01   1188s] (I)       Read Num Blocks=49604  Num Prerouted Wires=0  Num CS=0
[11/15 15:43:01   1188s] (I)       Started Initialize 3D capacity ( Curr Mem: 4708.94 MB )
[11/15 15:43:01   1188s] (I)       Layer 1 (V) : #blockages 7650 : #preroutes 0
[11/15 15:43:01   1188s] (I)       Layer 2 (H) : #blockages 7355 : #preroutes 0
[11/15 15:43:01   1188s] (I)       Layer 3 (V) : #blockages 9207 : #preroutes 0
[11/15 15:43:01   1188s] (I)       Layer 4 (H) : #blockages 9489 : #preroutes 0
[11/15 15:43:01   1188s] (I)       Layer 5 (V) : #blockages 9489 : #preroutes 0
[11/15 15:43:01   1188s] (I)       Layer 6 (H) : #blockages 5585 : #preroutes 0
[11/15 15:43:01   1188s] (I)       Layer 7 (V) : #blockages 829 : #preroutes 0
[11/15 15:43:01   1188s] (I)       Finished Initialize 3D capacity ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 4708.94 MB )
[11/15 15:43:01   1188s] (I)       -- layer congestion ratio --
[11/15 15:43:01   1188s] (I)       Layer 1 : 0.100000
[11/15 15:43:01   1188s] (I)       Layer 2 : 0.700000
[11/15 15:43:01   1188s] (I)       Layer 3 : 0.700000
[11/15 15:43:01   1188s] (I)       Layer 4 : 0.700000
[11/15 15:43:01   1188s] (I)       Layer 5 : 0.700000
[11/15 15:43:01   1188s] (I)       Layer 6 : 0.700000
[11/15 15:43:01   1188s] (I)       Layer 7 : 0.700000
[11/15 15:43:01   1188s] (I)       Layer 8 : 0.700000
[11/15 15:43:01   1188s] (I)       ----------------------------
[11/15 15:43:01   1188s] (I)       Number of ignored nets                =      0
[11/15 15:43:01   1188s] (I)       Number of connected nets              =      0
[11/15 15:43:01   1188s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[11/15 15:43:01   1188s] (I)       Number of clock nets                  =    414.  Ignored: No
[11/15 15:43:01   1188s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[11/15 15:43:01   1188s] (I)       Number of special nets                =      0.  Ignored: Yes
[11/15 15:43:01   1188s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[11/15 15:43:01   1188s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[11/15 15:43:01   1188s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[11/15 15:43:01   1188s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[11/15 15:43:01   1188s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/15 15:43:01   1188s] (I)       Finished Import route data (8T) ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 4708.94 MB )
[11/15 15:43:01   1188s] (I)       Finished Create route DB ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 4708.94 MB )
[11/15 15:43:01   1188s] (I)       Started Read aux data ( Curr Mem: 4708.94 MB )
[11/15 15:43:01   1188s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4708.94 MB )
[11/15 15:43:01   1188s] (I)       Started Others data preparation ( Curr Mem: 4708.94 MB )
[11/15 15:43:01   1188s] [NR-eGR] There are 414 clock nets ( 0 with NDR ).
[11/15 15:43:01   1188s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4708.94 MB )
[11/15 15:43:01   1188s] (I)       Started Create route kernel ( Curr Mem: 4708.94 MB )
[11/15 15:43:01   1188s] (I)       Ndr track 0 does not exist
[11/15 15:43:01   1188s] (I)       ---------------------Grid Graph Info--------------------
[11/15 15:43:01   1188s] (I)       Routing area        : (0, 0) - (2372000, 1372000)
[11/15 15:43:01   1188s] (I)       Core area           : (2000, 4000) - (2370000, 1370000)
[11/15 15:43:01   1188s] (I)       Site width          :   400  (dbu)
[11/15 15:43:01   1188s] (I)       Row height          :  4000  (dbu)
[11/15 15:43:01   1188s] (I)       GCell row height    :  4000  (dbu)
[11/15 15:43:01   1188s] (I)       GCell width         :  4000  (dbu)
[11/15 15:43:01   1188s] (I)       GCell height        :  4000  (dbu)
[11/15 15:43:01   1188s] (I)       Grid                :   593   343     8
[11/15 15:43:01   1188s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[11/15 15:43:01   1188s] (I)       Vertical capacity   :     0  4000     0  4000     0  4000     0  4000
[11/15 15:43:01   1188s] (I)       Horizontal capacity :     0     0  4000     0  4000     0  4000     0
[11/15 15:43:01   1188s] (I)       Default wire width  :   180   200   200   200   200   200   200   800
[11/15 15:43:01   1188s] (I)       Default wire space  :   180   200   200   200   200   200   200   800
[11/15 15:43:01   1188s] (I)       Default wire pitch  :   360   400   400   400   400   400   400  1600
[11/15 15:43:01   1188s] (I)       Default pitch size  :   360   400   400   400   400   400   400  1600
[11/15 15:43:01   1188s] (I)       First track coord   :     0   200   200   200   200   200   200  1200
[11/15 15:43:01   1188s] (I)       Num tracks per GCell: 11.11 10.00 10.00 10.00 10.00 10.00 10.00  2.50
[11/15 15:43:01   1188s] (I)       Total num of tracks :     0  5930  3430  5930  3430  5930  3430  1482
[11/15 15:43:01   1188s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[11/15 15:43:01   1188s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[11/15 15:43:01   1188s] (I)       --------------------------------------------------------
[11/15 15:43:01   1188s] 
[11/15 15:43:01   1188s] [NR-eGR] ============ Routing rule table ============
[11/15 15:43:01   1188s] [NR-eGR] Rule id: 0  Nets: 31671 
[11/15 15:43:01   1188s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/15 15:43:01   1188s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=400  L8=1600
[11/15 15:43:01   1188s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[11/15 15:43:01   1188s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[11/15 15:43:01   1188s] [NR-eGR] ========================================
[11/15 15:43:01   1188s] [NR-eGR] 
[11/15 15:43:01   1188s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/15 15:43:01   1188s] (I)       blocked tracks on layer2 : = 1433768 / 2033990 (70.49%)
[11/15 15:43:01   1188s] (I)       blocked tracks on layer3 : = 1268476 / 2033990 (62.36%)
[11/15 15:43:01   1188s] (I)       blocked tracks on layer4 : = 1428071 / 2033990 (70.21%)
[11/15 15:43:01   1188s] (I)       blocked tracks on layer5 : = 471554 / 2033990 (23.18%)
[11/15 15:43:01   1188s] (I)       blocked tracks on layer6 : = 632197 / 2033990 (31.08%)
[11/15 15:43:01   1188s] (I)       blocked tracks on layer7 : = 962375 / 2033990 (47.31%)
[11/15 15:43:01   1188s] (I)       blocked tracks on layer8 : = 508326 / 508326 (100.00%)
[11/15 15:43:01   1188s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4708.94 MB )
[11/15 15:43:01   1188s] (I)       Finished Import and model ( CPU: 0.25 sec, Real: 0.25 sec, Curr Mem: 4708.94 MB )
[11/15 15:43:01   1188s] (I)       Reset routing kernel
[11/15 15:43:01   1188s] (I)       Started Global Routing ( Curr Mem: 4708.94 MB )
[11/15 15:43:01   1188s] (I)       Started Initialization ( Curr Mem: 4708.94 MB )
[11/15 15:43:01   1188s] (I)       totalPins=113348  totalGlobalPin=110665 (97.63%)
[11/15 15:43:01   1188s] (I)       Finished Initialization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4708.94 MB )
[11/15 15:43:01   1188s] (I)       Started Net group 1 ( Curr Mem: 4708.94 MB )
[11/15 15:43:01   1188s] (I)       Started Generate topology (8T) ( Curr Mem: 4708.94 MB )
[11/15 15:43:02   1188s] (I)       Finished Generate topology (8T) ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 4708.94 MB )
[11/15 15:43:02   1188s] (I)       total 2D Cap : 6609993 = (3550809 H, 3059184 V)
[11/15 15:43:02   1188s] [NR-eGR] Layer group 1: route 31671 net(s) in layer range [2, 8]
[11/15 15:43:02   1188s] (I)       
[11/15 15:43:02   1188s] (I)       ============  Phase 1a Route ============
[11/15 15:43:02   1188s] (I)       Started Phase 1a ( Curr Mem: 4708.94 MB )
[11/15 15:43:02   1188s] (I)       Started Pattern routing ( Curr Mem: 4708.94 MB )
[11/15 15:43:02   1188s] (I)       Finished Pattern routing ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 4708.94 MB )
[11/15 15:43:02   1188s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 4708.94 MB )
[11/15 15:43:02   1188s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 52
[11/15 15:43:02   1188s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4708.94 MB )
[11/15 15:43:02   1188s] (I)       Usage: 473712 = (275638 H, 198074 V) = (7.76% H, 6.47% V) = (5.513e+05um H, 3.961e+05um V)
[11/15 15:43:02   1188s] (I)       Started Add via demand to 2D ( Curr Mem: 4708.94 MB )
[11/15 15:43:02   1188s] (I)       Finished Add via demand to 2D ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4708.94 MB )
[11/15 15:43:02   1188s] (I)       Finished Phase 1a ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 4708.94 MB )
[11/15 15:43:02   1188s] (I)       
[11/15 15:43:02   1188s] (I)       ============  Phase 1b Route ============
[11/15 15:43:02   1188s] (I)       Started Phase 1b ( Curr Mem: 4708.94 MB )
[11/15 15:43:02   1188s] (I)       Started Monotonic routing ( Curr Mem: 4708.94 MB )
[11/15 15:43:02   1188s] (I)       Finished Monotonic routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 4708.94 MB )
[11/15 15:43:02   1188s] (I)       Usage: 473750 = (275648 H, 198102 V) = (7.76% H, 6.48% V) = (5.513e+05um H, 3.962e+05um V)
[11/15 15:43:02   1188s] (I)       Overflow of layer group 1: 0.30% H + 0.00% V. EstWL: 9.475000e+05um
[11/15 15:43:02   1188s] (I)       Congestion metric : 0.30%H 0.00%V, 0.30%HV
[11/15 15:43:02   1188s] (I)       Congestion threshold : each 60.00, sum 90.00
[11/15 15:43:02   1188s] (I)       Finished Phase 1b ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 4708.94 MB )
[11/15 15:43:02   1188s] (I)       
[11/15 15:43:02   1188s] (I)       ============  Phase 1c Route ============
[11/15 15:43:02   1188s] (I)       Started Phase 1c ( Curr Mem: 4708.94 MB )
[11/15 15:43:02   1188s] (I)       Started Two level routing ( Curr Mem: 4708.94 MB )
[11/15 15:43:02   1188s] (I)       Level2 Grid: 119 x 69
[11/15 15:43:02   1188s] (I)       Started Two Level Routing ( Curr Mem: 4708.94 MB )
[11/15 15:43:02   1188s] (I)       Finished Two Level Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4708.94 MB )
[11/15 15:43:02   1188s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 4708.94 MB )
[11/15 15:43:02   1188s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4708.94 MB )
[11/15 15:43:02   1188s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4708.94 MB )
[11/15 15:43:02   1188s] (I)       Finished Two level routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 4708.94 MB )
[11/15 15:43:02   1188s] (I)       Usage: 473951 = (275649 H, 198302 V) = (7.76% H, 6.48% V) = (5.513e+05um H, 3.966e+05um V)
[11/15 15:43:02   1188s] (I)       Finished Phase 1c ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 4708.94 MB )
[11/15 15:43:02   1188s] (I)       
[11/15 15:43:02   1188s] (I)       ============  Phase 1d Route ============
[11/15 15:43:02   1188s] (I)       Started Phase 1d ( Curr Mem: 4708.94 MB )
[11/15 15:43:02   1188s] (I)       Started Detoured routing ( Curr Mem: 4708.94 MB )
[11/15 15:43:02   1188s] (I)       Finished Detoured routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4708.94 MB )
[11/15 15:43:02   1188s] (I)       Usage: 473951 = (275649 H, 198302 V) = (7.76% H, 6.48% V) = (5.513e+05um H, 3.966e+05um V)
[11/15 15:43:02   1188s] (I)       Finished Phase 1d ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4708.94 MB )
[11/15 15:43:02   1188s] (I)       
[11/15 15:43:02   1188s] (I)       ============  Phase 1e Route ============
[11/15 15:43:02   1188s] (I)       Started Phase 1e ( Curr Mem: 4708.94 MB )
[11/15 15:43:02   1188s] (I)       Started Route legalization ( Curr Mem: 4708.94 MB )
[11/15 15:43:02   1188s] (I)       Started Legalize Blockage Violations ( Curr Mem: 4708.94 MB )
[11/15 15:43:02   1188s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4708.94 MB )
[11/15 15:43:02   1188s] (I)       Finished Route legalization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4708.94 MB )
[11/15 15:43:02   1188s] (I)       Usage: 473951 = (275649 H, 198302 V) = (7.76% H, 6.48% V) = (5.513e+05um H, 3.966e+05um V)
[11/15 15:43:02   1188s] [NR-eGR] Early Global Route overflow of layer group 1: 0.11% H + 0.00% V. EstWL: 9.479020e+05um
[11/15 15:43:02   1188s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4708.94 MB )
[11/15 15:43:02   1188s] (I)       
[11/15 15:43:02   1188s] (I)       ============  Phase 1l Route ============
[11/15 15:43:02   1188s] (I)       Started Phase 1l ( Curr Mem: 4708.94 MB )
[11/15 15:43:02   1188s] (I)       Started Layer assignment (8T) ( Curr Mem: 4708.94 MB )
[11/15 15:43:02   1188s] (I)       Current Layer assignment (8T) [Initialization] ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 4708.94 MB )
[11/15 15:43:02   1189s] (I)       Finished Layer assignment (8T) ( CPU: 0.60 sec, Real: 0.15 sec, Curr Mem: 4708.94 MB )
[11/15 15:43:02   1189s] (I)       Finished Phase 1l ( CPU: 0.61 sec, Real: 0.15 sec, Curr Mem: 4708.94 MB )
[11/15 15:43:02   1189s] (I)       Finished Net group 1 ( CPU: 0.86 sec, Real: 0.39 sec, Curr Mem: 4708.94 MB )
[11/15 15:43:02   1189s] (I)       Started Clean cong LA ( Curr Mem: 4708.94 MB )
[11/15 15:43:02   1189s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4708.94 MB )
[11/15 15:43:02   1189s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[11/15 15:43:02   1189s] (I)       Layer  2:     747478    163982        42     1202230      825830    (59.28%) 
[11/15 15:43:02   1189s] (I)       Layer  3:     773362    175451       296     1195570      834990    (58.88%) 
[11/15 15:43:02   1189s] (I)       Layer  4:     749325     59616        15     1203850      824210    (59.36%) 
[11/15 15:43:02   1189s] (I)       Layer  5:    1573569    105675       398      389700     1640860    (19.19%) 
[11/15 15:43:02   1189s] (I)       Layer  6:    1559757     19247         0      384450     1643610    (18.96%) 
[11/15 15:43:02   1189s] (I)       Layer  7:    1206228      1228         0      702910     1327650    (34.62%) 
[11/15 15:43:02   1189s] (I)       Layer  8:          0         0         0      507015           0    (100.00%) 
[11/15 15:43:02   1189s] (I)       Total:       6609719    525199       751     5585725     7097150    (44.04%) 
[11/15 15:43:02   1189s] (I)       
[11/15 15:43:02   1189s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/15 15:43:02   1189s] [NR-eGR]                        OverCon           OverCon           OverCon            
[11/15 15:43:02   1189s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[11/15 15:43:02   1189s] [NR-eGR]       Layer              (1-4)             (5-8)            (9-10)    OverCon 
[11/15 15:43:02   1189s] [NR-eGR] --------------------------------------------------------------------------------
[11/15 15:43:02   1189s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/15 15:43:02   1189s] [NR-eGR]      M2  (2)        32( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[11/15 15:43:02   1189s] [NR-eGR]      M3  (3)       145( 0.17%)        11( 0.01%)         0( 0.00%)   ( 0.19%) 
[11/15 15:43:02   1189s] [NR-eGR]      M4  (4)         8( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[11/15 15:43:02   1189s] [NR-eGR]      M5  (5)       113( 0.07%)        12( 0.01%)        13( 0.01%)   ( 0.08%) 
[11/15 15:43:02   1189s] [NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/15 15:43:02   1189s] [NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/15 15:43:02   1189s] [NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/15 15:43:02   1189s] [NR-eGR] --------------------------------------------------------------------------------
[11/15 15:43:02   1189s] [NR-eGR] Total              298( 0.04%)        23( 0.00%)        13( 0.00%)   ( 0.05%) 
[11/15 15:43:02   1189s] [NR-eGR] 
[11/15 15:43:02   1189s] (I)       Finished Global Routing ( CPU: 0.90 sec, Real: 0.43 sec, Curr Mem: 4708.94 MB )
[11/15 15:43:02   1189s] (I)       Started Export 3D cong map ( Curr Mem: 4708.94 MB )
[11/15 15:43:02   1189s] (I)       total 2D Cap : 6638926 = (3569206 H, 3069720 V)
[11/15 15:43:02   1189s] (I)       Started Export 2D cong map ( Curr Mem: 4708.94 MB )
[11/15 15:43:02   1189s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.04% H + 0.00% V
[11/15 15:43:02   1189s] [NR-eGR] Overflow after Early Global Route 0.09% H + 0.00% V
[11/15 15:43:02   1189s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4708.94 MB )
[11/15 15:43:02   1189s] (I)       Finished Export 3D cong map ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4708.94 MB )
[11/15 15:43:02   1189s] Early Global Route congestion estimation runtime: 0.70 seconds, mem = 4708.9M
[11/15 15:43:02   1189s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.171, REAL:0.702, MEM:4708.9M
[11/15 15:43:02   1189s] OPERPROF: Starting HotSpotCal at level 1, MEM:4708.9M
[11/15 15:43:02   1189s] [hotspot] +------------+---------------+---------------+
[11/15 15:43:02   1189s] [hotspot] |            |   max hotspot | total hotspot |
[11/15 15:43:02   1189s] [hotspot] +------------+---------------+---------------+
[11/15 15:43:02   1189s] [hotspot] | normalized |          2.89 |          4.46 |
[11/15 15:43:02   1189s] [hotspot] +------------+---------------+---------------+
[11/15 15:43:02   1189s] Local HotSpot Analysis: normalized max congestion hotspot area = 2.89, normalized total congestion hotspot area = 4.46 (area is in unit of 4 std-cell row bins)
[11/15 15:43:02   1189s] [hotspot] max/total 2.89/4.46, big hotspot (>10) total 0.00
[11/15 15:43:02   1189s] [hotspot] top 2 congestion hotspot bounding boxes and scores of normalized hotspot
[11/15 15:43:02   1189s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 15:43:02   1189s] [hotspot] | top |            hotspot bbox             | hotspot score |
[11/15 15:43:02   1189s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 15:43:02   1189s] [hotspot] |  1  |   737.00   416.00   769.00   448.00 |        2.23   |
[11/15 15:43:02   1189s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 15:43:02   1189s] [hotspot] |  2  |   785.00   416.00   817.00   448.00 |        1.57   |
[11/15 15:43:02   1189s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 15:43:02   1189s] Top 2 hotspots total area: 3.80
[11/15 15:43:02   1189s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.021, REAL:0.012, MEM:4708.9M
[11/15 15:43:02   1189s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:4708.9M
[11/15 15:43:02   1189s] Starting Early Global Route wiring: mem = 4708.9M
[11/15 15:43:02   1189s] (I)       Started Free existing wires ( Curr Mem: 4708.94 MB )
[11/15 15:43:02   1189s] (I)       Finished Free existing wires ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 4708.94 MB )
[11/15 15:43:02   1189s] (I)       ============= Track Assignment ============
[11/15 15:43:02   1189s] (I)       Started Extract Global 3D Wires ( Curr Mem: 4708.94 MB )
[11/15 15:43:02   1189s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4708.94 MB )
[11/15 15:43:02   1189s] (I)       Started Track Assignment (8T) ( Curr Mem: 4708.94 MB )
[11/15 15:43:02   1189s] (I)       Initialize Track Assignment ( max pin layer : 9 )
[11/15 15:43:02   1189s] (I)       Current Track Assignment (8T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4708.94 MB )
[11/15 15:43:02   1189s] (I)       Run Multi-thread track assignment
[11/15 15:43:02   1190s] (I)       Finished Track Assignment (8T) ( CPU: 0.75 sec, Real: 0.12 sec, Curr Mem: 4708.94 MB )
[11/15 15:43:02   1190s] (I)       Started Export ( Curr Mem: 4708.94 MB )
[11/15 15:43:02   1190s] [NR-eGR] Started Export DB wires ( Curr Mem: 4708.94 MB )
[11/15 15:43:02   1190s] [NR-eGR] Started Export all nets (8T) ( Curr Mem: 4708.94 MB )
[11/15 15:43:02   1190s] [NR-eGR] Finished Export all nets (8T) ( CPU: 0.19 sec, Real: 0.05 sec, Curr Mem: 4708.94 MB )
[11/15 15:43:02   1190s] [NR-eGR] Started Set wire vias (8T) ( Curr Mem: 4708.94 MB )
[11/15 15:43:02   1190s] [NR-eGR] Finished Set wire vias (8T) ( CPU: 0.03 sec, Real: 0.01 sec, Curr Mem: 4708.94 MB )
[11/15 15:43:02   1190s] [NR-eGR] Finished Export DB wires ( CPU: 0.24 sec, Real: 0.07 sec, Curr Mem: 4708.94 MB )
[11/15 15:43:02   1190s] [NR-eGR] --------------------------------------------------------------------------
[11/15 15:43:02   1190s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 112722
[11/15 15:43:02   1190s] [NR-eGR]     M2  (2V) length: 2.623197e+05um, number of vias: 167956
[11/15 15:43:02   1190s] [NR-eGR]     M3  (3H) length: 3.457553e+05um, number of vias: 15210
[11/15 15:43:02   1190s] [NR-eGR]     M4  (4V) length: 1.143370e+05um, number of vias: 7808
[11/15 15:43:02   1190s] [NR-eGR]     M5  (5H) length: 2.109413e+05um, number of vias: 916
[11/15 15:43:02   1190s] [NR-eGR]     M6  (6V) length: 3.833186e+04um, number of vias: 166
[11/15 15:43:02   1190s] [NR-eGR]     M7  (7H) length: 2.586000e+03um, number of vias: 0
[11/15 15:43:02   1190s] [NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[11/15 15:43:02   1190s] [NR-eGR] Total length: 9.742711e+05um, number of vias: 304778
[11/15 15:43:02   1190s] [NR-eGR] --------------------------------------------------------------------------
[11/15 15:43:02   1190s] [NR-eGR] Total eGR-routed clock nets wire length: 3.175794e+04um 
[11/15 15:43:02   1190s] [NR-eGR] --------------------------------------------------------------------------
[11/15 15:43:02   1190s] (I)       Started Update net boxes ( Curr Mem: 4708.94 MB )
[11/15 15:43:02   1190s] (I)       Finished Update net boxes ( CPU: 0.06 sec, Real: 0.01 sec, Curr Mem: 4708.94 MB )
[11/15 15:43:02   1190s] (I)       Started Update timing ( Curr Mem: 4708.94 MB )
[11/15 15:43:02   1190s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4708.94 MB )
[11/15 15:43:02   1190s] (I)       Finished Export ( CPU: 0.35 sec, Real: 0.13 sec, Curr Mem: 4708.94 MB )
[11/15 15:43:02   1190s] (I)       Started Postprocess design ( Curr Mem: 4708.94 MB )
[11/15 15:43:02   1190s] (I)       Finished Postprocess design ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4646.94 MB )
[11/15 15:43:02   1190s] Early Global Route wiring runtime: 0.32 seconds, mem = 4646.9M
[11/15 15:43:02   1190s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:1.171, REAL:0.324, MEM:4646.9M
[11/15 15:43:02   1190s] 0 delay mode for cte disabled.
[11/15 15:43:02   1190s] SKP cleared!
[11/15 15:43:02   1190s] 
[11/15 15:43:02   1190s] *** Finished incrementalPlace (cpu=0:09:03, real=0:01:43)***
[11/15 15:43:02   1190s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:4358.9M
[11/15 15:43:02   1190s] All LLGs are deleted
[11/15 15:43:02   1190s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:4358.9M
[11/15 15:43:02   1190s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.010, MEM:4358.9M
[11/15 15:43:02   1190s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.010, MEM:4358.9M
[11/15 15:43:02   1190s] Start to check current routing status for nets...
[11/15 15:43:02   1190s] All nets are already routed correctly.
[11/15 15:43:02   1190s] End to check current routing status for nets (mem=4358.9M)
[11/15 15:43:02   1190s] Extraction called for design 'MCU' of instances=36004 and nets=33541 using extraction engine 'preRoute' .
[11/15 15:43:02   1190s] PreRoute RC Extraction called for design MCU.
[11/15 15:43:02   1190s] RC Extraction called in multi-corner(2) mode.
[11/15 15:43:02   1190s] RCMode: PreRoute
[11/15 15:43:02   1190s]       RC Corner Indexes            0       1   
[11/15 15:43:02   1190s] Capacitance Scaling Factor   : 1.00000 1.00000 
[11/15 15:43:02   1190s] Resistance Scaling Factor    : 1.00000 1.00000 
[11/15 15:43:02   1190s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[11/15 15:43:02   1190s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[11/15 15:43:02   1190s] Shrink Factor                : 1.00000
[11/15 15:43:02   1190s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/15 15:43:02   1190s] Using Quantus QRC technology file ...
[11/15 15:43:03   1190s] LayerId::1 widthSet size::1
[11/15 15:43:03   1190s] LayerId::2 widthSet size::1
[11/15 15:43:03   1190s] LayerId::3 widthSet size::1
[11/15 15:43:03   1190s] LayerId::4 widthSet size::1
[11/15 15:43:03   1190s] LayerId::5 widthSet size::1
[11/15 15:43:03   1190s] LayerId::6 widthSet size::1
[11/15 15:43:03   1190s] LayerId::7 widthSet size::1
[11/15 15:43:03   1190s] LayerId::8 widthSet size::1
[11/15 15:43:03   1190s] Updating RC grid for preRoute extraction ...
[11/15 15:43:03   1190s] Initializing multi-corner resistance tables ...
[11/15 15:43:03   1190s] {RT worst_rc_corner 0 8 7 0}
[11/15 15:43:03   1190s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.333689 ; uaWl: 1.000000 ; uaWlH: 0.375867 ; aWlH: 0.000000 ; Pmax: 0.852700 ; wcR: 0.680000 ; newSi: 0.081200 ; pMod: 81 ; 
[11/15 15:43:03   1190s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 4358.941M)
[11/15 15:43:04   1191s] Compute RC Scale Done ...
[11/15 15:43:04   1191s] **optDesign ... cpu = 0:13:44, real = 0:03:03, mem = 2844.9M, totSessionCpu=0:19:52 **
[11/15 15:43:04   1191s] #################################################################################
[11/15 15:43:04   1191s] # Design Stage: PreRoute
[11/15 15:43:04   1191s] # Design Name: MCU
[11/15 15:43:04   1191s] # Design Mode: 65nm
[11/15 15:43:04   1191s] # Analysis Mode: MMMC OCV 
[11/15 15:43:04   1191s] # Parasitics Mode: No SPEF/RCDB 
[11/15 15:43:04   1191s] # Signoff Settings: SI Off 
[11/15 15:43:04   1191s] #################################################################################
[11/15 15:43:04   1193s] Topological Sorting (REAL = 0:00:00.0, MEM = 4269.2M, InitMEM = 4264.7M)
[11/15 15:43:04   1194s] Calculate early delays in OCV mode...
[11/15 15:43:04   1194s] Calculate late delays in OCV mode...
[11/15 15:43:04   1194s] Start delay calculation (fullDC) (8 T). (MEM=4269.2)
[11/15 15:43:04   1194s] End AAE Lib Interpolated Model. (MEM=4288.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 15:43:05   1199s] Total number of fetched objects 32281
[11/15 15:43:05   1199s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[11/15 15:43:05   1199s] End delay calculation. (MEM=4577.25 CPU=0:00:04.6 REAL=0:00:00.0)
[11/15 15:43:05   1199s] End delay calculation (fullDC). (MEM=4577.25 CPU=0:00:05.6 REAL=0:00:01.0)
[11/15 15:43:05   1199s] *** CDM Built up (cpu=0:00:07.9  real=0:00:01.0  mem= 4577.3M) ***
[11/15 15:43:06   1201s] skipped the cell partition in DRV
[11/15 15:43:06   1202s] Using only new drv cell pruning
[11/15 15:43:06   1202s] Begin: GigaOpt DRV Optimization
[11/15 15:43:06   1202s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 8 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -preCTS
[11/15 15:43:06   1202s] *** DrvOpt #3 [begin] : totSession cpu/real = 0:20:02.8/0:06:06.1 (3.3), mem = 4609.3M
[11/15 15:43:06   1202s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[11/15 15:43:06   1202s] Info: 414 clock nets excluded from IPO operation.
[11/15 15:43:06   1202s] Processing average sequential pin duty cycle 
[11/15 15:43:06   1202s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.89100.6
[11/15 15:43:06   1202s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:43:06   1203s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:43:06   1203s] (I,S,L,T): setup_analysis_view: NA, NA, 0.396437, 0.396437
[11/15 15:43:06   1203s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/15 15:43:06   1203s] ### Creating PhyDesignMc. totSessionCpu=0:20:03 mem=4609.3M
[11/15 15:43:06   1203s] OPERPROF: Starting DPlace-Init at level 1, MEM:4609.3M
[11/15 15:43:06   1203s] z: 2, totalTracks: 1
[11/15 15:43:06   1203s] z: 4, totalTracks: 1
[11/15 15:43:06   1203s] z: 6, totalTracks: 1
[11/15 15:43:06   1203s] z: 8, totalTracks: 1
[11/15 15:43:06   1203s] #spOpts: N=65 minPadR=1.1 
[11/15 15:43:06   1203s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4609.3M
[11/15 15:43:06   1203s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:4609.3M
[11/15 15:43:06   1203s] Core basic site is TSMC65ADV10TSITE
[11/15 15:43:06   1203s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:4609.3M
[11/15 15:43:06   1203s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.042, REAL:0.007, MEM:4609.3M
[11/15 15:43:06   1203s] Fast DP-INIT is on for default
[11/15 15:43:06   1203s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/15 15:43:06   1203s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.091, REAL:0.046, MEM:4609.3M
[11/15 15:43:06   1203s] OPERPROF:     Starting CMU at level 3, MEM:4609.3M
[11/15 15:43:06   1203s] OPERPROF:     Finished CMU at level 3, CPU:0.003, REAL:0.003, MEM:4609.3M
[11/15 15:43:06   1203s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.117, REAL:0.072, MEM:4609.3M
[11/15 15:43:06   1203s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4609.3MB).
[11/15 15:43:06   1203s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.146, REAL:0.100, MEM:4609.3M
[11/15 15:43:06   1203s] TotalInstCnt at PhyDesignMc Initialization: 29,500
[11/15 15:43:06   1203s] ### Creating PhyDesignMc, finished. totSessionCpu=0:20:03 mem=4609.3M
[11/15 15:43:06   1203s] ### Creating RouteCongInterface, started
[11/15 15:43:07   1203s] 
[11/15 15:43:07   1203s] #optDebug:  {2, 1.000, 0.8500} {3, 0.840, 0.8500} {4, 0.680, 0.8500} {5, 0.520, 0.8500} {6, 0.360, 0.6667} {7, 0.040, 0.3526} {8, 0.040, 0.3526} 
[11/15 15:43:07   1203s] 
[11/15 15:43:07   1203s] #optDebug: {0, 1.000}
[11/15 15:43:07   1203s] ### Creating RouteCongInterface, finished
[11/15 15:43:07   1203s] ### Creating LA Mngr. totSessionCpu=0:20:04 mem=4609.3M
[11/15 15:43:07   1203s] ### Creating LA Mngr, finished. totSessionCpu=0:20:04 mem=4609.3M
[11/15 15:43:10   1207s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4817.2M
[11/15 15:43:10   1207s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4817.2M
[11/15 15:43:10   1207s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/15 15:43:10   1207s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[11/15 15:43:10   1207s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/15 15:43:10   1207s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[11/15 15:43:10   1207s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/15 15:43:10   1207s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[11/15 15:43:10   1207s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[11/15 15:43:10   1207s] Info: violation cost 2911.474854 (cap = 127.927872, tran = 2783.547363, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/15 15:43:10   1207s] |   229|  1028|    -4.99|    32|    32|    -0.50|     0|     0|     0|     0|    -3.34|  -281.81|       0|       0|       0| 44.77%|          |         |
[11/15 15:43:11   1212s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[11/15 15:43:11   1212s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[11/15 15:43:11   1212s] Info: violation cost 1081.785767 (cap = 48.137047, tran = 1033.648804, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/15 15:43:11   1212s] |    81|   219|    -2.17|    32|    32|    -0.38|     0|     0|     0|     0|    -3.23|  -268.61|      51|      64|     183| 44.98%| 0:00:01.0|  4914.4M|
[11/15 15:43:11   1213s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[11/15 15:43:11   1213s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[11/15 15:43:11   1213s] Info: violation cost 601.214111 (cap = 21.424812, tran = 579.789307, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/15 15:43:11   1214s] |    39|   135|    -1.33|    32|    32|    -0.25|     0|     0|     0|     0|    -3.23|  -268.42|       3|       0|      32| 44.99%| 0:00:00.0|  4914.4M|
[11/15 15:43:11   1214s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[11/15 15:43:11   1214s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[11/15 15:43:11   1214s] Info: violation cost 601.214111 (cap = 21.424812, tran = 579.789307, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/15 15:43:11   1214s] |    39|   135|    -1.33|    32|    32|    -0.25|     0|     0|     0|     0|    -3.23|  -268.42|       0|       0|       0| 44.99%| 0:00:00.0|  4914.4M|
[11/15 15:43:11   1214s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/15 15:43:11   1214s] 
[11/15 15:43:11   1214s] ###############################################################################
[11/15 15:43:11   1214s] #
[11/15 15:43:11   1214s] #  Large fanout net report:  
[11/15 15:43:11   1214s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[11/15 15:43:11   1214s] #     - current density: 44.99
[11/15 15:43:11   1214s] #
[11/15 15:43:11   1214s] #  List of high fanout nets:
[11/15 15:43:11   1214s] #
[11/15 15:43:11   1214s] ###############################################################################
[11/15 15:43:11   1214s] 
[11/15 15:43:11   1214s] 
[11/15 15:43:11   1214s] =======================================================================
[11/15 15:43:11   1214s]                 Reasons for remaining drv violations
[11/15 15:43:11   1214s] =======================================================================
[11/15 15:43:11   1214s] *info: Total 39 net(s) have violations which can't be fixed by DRV optimization.
[11/15 15:43:11   1214s] 
[11/15 15:43:11   1214s] MultiBuffering failure reasons
[11/15 15:43:11   1214s] ------------------------------------------------
[11/15 15:43:11   1214s] *info:     7 net(s): Could not be fixed because the gain is not enough.
[11/15 15:43:11   1214s] *info:    32 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[11/15 15:43:11   1214s] 
[11/15 15:43:11   1214s] 
[11/15 15:43:11   1214s] *** Finish DRV Fixing (cpu=0:00:07.0 real=0:00:01.0 mem=4914.4M) ***
[11/15 15:43:11   1214s] 
[11/15 15:43:11   1214s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4914.4M
[11/15 15:43:11   1214s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.076, REAL:0.023, MEM:4914.4M
[11/15 15:43:11   1214s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:4914.4M
[11/15 15:43:11   1214s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4914.4M
[11/15 15:43:11   1214s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:4914.4M
[11/15 15:43:11   1214s] OPERPROF:       Starting CMU at level 4, MEM:4914.4M
[11/15 15:43:11   1214s] OPERPROF:       Finished CMU at level 4, CPU:0.004, REAL:0.004, MEM:4914.4M
[11/15 15:43:11   1214s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.065, REAL:0.065, MEM:4914.4M
[11/15 15:43:11   1214s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:4914.4M
[11/15 15:43:11   1214s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:4914.4M
[11/15 15:43:11   1214s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.094, REAL:0.094, MEM:4914.4M
[11/15 15:43:11   1214s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.094, REAL:0.094, MEM:4914.4M
[11/15 15:43:11   1214s] TDRefine: refinePlace mode spiral search
[11/15 15:43:11   1214s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.89100.3
[11/15 15:43:11   1214s] OPERPROF: Starting RefinePlace at level 1, MEM:4914.4M
[11/15 15:43:11   1214s] *** Starting refinePlace (0:20:15 mem=4914.4M) ***
[11/15 15:43:11   1214s] Total net bbox length = 8.793e+05 (5.270e+05 3.523e+05) (ext = 5.164e+04)
[11/15 15:43:11   1214s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 15:43:11   1214s] OPERPROF:   Starting CellHaloInit at level 2, MEM:4914.4M
[11/15 15:43:11   1214s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.002, REAL:0.002, MEM:4914.4M
[11/15 15:43:11   1214s] OPERPROF:   Starting CellHaloInit at level 2, MEM:4914.4M
[11/15 15:43:11   1214s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.002, REAL:0.002, MEM:4914.4M
[11/15 15:43:11   1214s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:4914.4M
[11/15 15:43:11   1214s] Starting refinePlace ...
[11/15 15:43:11   1214s] One DDP V2 for no tweak run.
[11/15 15:43:11   1214s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[11/15 15:43:11   1214s] ** Cut row section cpu time 0:00:00.0.
[11/15 15:43:11   1214s]    Spread Effort: high, pre-route mode, useDDP on.
[11/15 15:43:11   1214s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=4914.4MB) @(0:20:15 - 0:20:15).
[11/15 15:43:11   1214s] Move report: preRPlace moves 345 insts, mean move: 0.87 um, max move: 5.80 um
[11/15 15:43:11   1214s] 	Max move on inst (FE_RC_52_0): (1053.60, 440.00) --> (1049.80, 438.00)
[11/15 15:43:11   1214s] 	Length: 29 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: BUFX16BA10TH
[11/15 15:43:11   1214s] wireLenOptFixPriorityInst 0 inst fixed
[11/15 15:43:11   1214s] 
[11/15 15:43:11   1214s] Running Spiral MT with 8 threads  fetchWidth=493 
[11/15 15:43:12   1215s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 15:43:12   1215s] [CPU] RefinePlace/Legalization (cpu=0:00:00.9, real=0:00:01.0, mem=4914.4MB) @(0:20:15 - 0:20:16).
[11/15 15:43:12   1215s] Move report: Detail placement moves 345 insts, mean move: 0.87 um, max move: 5.80 um
[11/15 15:43:12   1215s] 	Max move on inst (FE_RC_52_0): (1053.60, 440.00) --> (1049.80, 438.00)
[11/15 15:43:12   1215s] 	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 4914.4MB
[11/15 15:43:12   1215s] Statistics of distance of Instance movement in refine placement:
[11/15 15:43:12   1215s]   maximum (X+Y) =         5.80 um
[11/15 15:43:12   1215s]   inst (FE_RC_52_0) with max move: (1053.6, 440) -> (1049.8, 438)
[11/15 15:43:12   1215s]   mean    (X+Y) =         0.87 um
[11/15 15:43:12   1215s] Summary Report:
[11/15 15:43:12   1215s] Instances move: 345 (out of 29618 movable)
[11/15 15:43:12   1215s] Instances flipped: 0
[11/15 15:43:12   1215s] Mean displacement: 0.87 um
[11/15 15:43:12   1215s] Max displacement: 5.80 um (Instance: FE_RC_52_0) (1053.6, 440) -> (1049.8, 438)
[11/15 15:43:12   1215s] 	Length: 29 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: BUFX16BA10TH
[11/15 15:43:12   1215s] Total instances moved : 345
[11/15 15:43:12   1215s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.224, REAL:0.703, MEM:4914.4M
[11/15 15:43:12   1215s] Total net bbox length = 8.795e+05 (5.271e+05 3.524e+05) (ext = 5.170e+04)
[11/15 15:43:12   1215s] Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 4914.4MB
[11/15 15:43:12   1215s] [CPU] RefinePlace/total (cpu=0:00:01.3, real=0:00:01.0, mem=4914.4MB) @(0:20:15 - 0:20:16).
[11/15 15:43:12   1215s] *** Finished refinePlace (0:20:16 mem=4914.4M) ***
[11/15 15:43:12   1215s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.89100.3
[11/15 15:43:12   1215s] OPERPROF: Finished RefinePlace at level 1, CPU:1.296, REAL:0.774, MEM:4914.4M
[11/15 15:43:12   1215s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4914.4M
[11/15 15:43:12   1216s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.075, REAL:0.025, MEM:4914.4M
[11/15 15:43:12   1216s] *** maximum move = 5.80 um ***
[11/15 15:43:12   1216s] *** Finished re-routing un-routed nets (4914.4M) ***
[11/15 15:43:12   1216s] OPERPROF: Starting DPlace-Init at level 1, MEM:4914.4M
[11/15 15:43:12   1216s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4914.4M
[11/15 15:43:12   1216s] OPERPROF:     Starting CMU at level 3, MEM:4914.4M
[11/15 15:43:12   1216s] OPERPROF:     Finished CMU at level 3, CPU:0.003, REAL:0.003, MEM:4914.4M
[11/15 15:43:12   1216s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.066, REAL:0.066, MEM:4914.4M
[11/15 15:43:12   1216s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:4914.4M
[11/15 15:43:12   1216s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:4914.4M
[11/15 15:43:12   1216s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.095, REAL:0.095, MEM:4914.4M
[11/15 15:43:12   1216s] 
[11/15 15:43:12   1216s] *** Finish Physical Update (cpu=0:00:02.0 real=0:00:01.0 mem=4914.4M) ***
[11/15 15:43:12   1216s] Total-nets :: 31789, Stn-nets :: 67, ratio :: 0.210765 %
[11/15 15:43:12   1216s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4705.0M
[11/15 15:43:12   1216s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.097, REAL:0.042, MEM:4706.5M
[11/15 15:43:12   1216s] TotalInstCnt at PhyDesignMc Destruction: 29,618
[11/15 15:43:12   1216s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:43:12   1216s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:43:12   1216s] (I,S,L,T): setup_analysis_view: NA, NA, 0.400596, 0.400596
[11/15 15:43:12   1216s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.89100.6
[11/15 15:43:12   1216s] *** DrvOpt #3 [finish] : cpu/real = 0:00:13.8/0:00:06.3 (2.2), totSession cpu/real = 0:20:16.6/0:06:12.4 (3.3), mem = 4706.5M
[11/15 15:43:12   1216s] 
[11/15 15:43:12   1216s] =============================================================================================
[11/15 15:43:12   1216s]  Step TAT Report for DrvOpt #3                                                  20.12-s088_1
[11/15 15:43:12   1216s] =============================================================================================
[11/15 15:43:12   1216s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/15 15:43:12   1216s] ---------------------------------------------------------------------------------------------
[11/15 15:43:12   1216s] [ RefinePlace            ]      1   0:00:01.3  (  21.2 % )     0:00:01.3 /  0:00:02.0    1.5
[11/15 15:43:12   1216s] [ SlackTraversorInit     ]      1   0:00:00.2  (   3.4 % )     0:00:00.2 /  0:00:00.2    1.0
[11/15 15:43:12   1216s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[11/15 15:43:12   1216s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   3.2 % )     0:00:00.2 /  0:00:00.2    1.2
[11/15 15:43:12   1216s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.4
[11/15 15:43:12   1216s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:43:12   1216s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.1 % )     0:00:01.0 /  0:00:06.2    6.0
[11/15 15:43:12   1216s] [ OptGetWeight           ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:43:12   1216s] [ OptEval                ]      5   0:00:00.5  (   8.0 % )     0:00:00.5 /  0:00:03.5    7.1
[11/15 15:43:12   1216s] [ OptCommit              ]      5   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.0    1.0
[11/15 15:43:12   1216s] [ IncrTimingUpdate       ]      4   0:00:00.4  (   5.7 % )     0:00:00.4 /  0:00:02.0    5.8
[11/15 15:43:12   1216s] [ PostCommitDelayUpdate  ]      4   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.5    4.6
[11/15 15:43:12   1216s] [ IncrDelayCalc          ]     29   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.5    7.1
[11/15 15:43:12   1216s] [ DrvFindVioNets         ]      4   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.3    5.9
[11/15 15:43:12   1216s] [ DrvComputeSummary      ]      4   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.2    2.7
[11/15 15:43:12   1216s] [ MISC                   ]          0:00:03.3  (  52.2 % )     0:00:03.3 /  0:00:04.5    1.4
[11/15 15:43:12   1216s] ---------------------------------------------------------------------------------------------
[11/15 15:43:12   1216s]  DrvOpt #3 TOTAL                    0:00:06.3  ( 100.0 % )     0:00:06.3 /  0:00:13.8    2.2
[11/15 15:43:12   1216s] ---------------------------------------------------------------------------------------------
[11/15 15:43:12   1216s] 
[11/15 15:43:12   1216s] End: GigaOpt DRV Optimization
[11/15 15:43:12   1216s] GigaOpt DRV: restore maxLocalDensity to 0.98
[11/15 15:43:12   1216s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4368.5M
[11/15 15:43:13   1216s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.052, REAL:0.052, MEM:4368.5M
[11/15 15:43:13   1217s] 
------------------------------------------------------------------
     fixDRV (cpu=20.28min real=6.22min mem=4368.5M)
------------------------------------------------------------------

Setup views included:
 setup_analysis_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -3.225  | -3.203  | -3.225  | 12.636  |
|           TNS (ns):|-268.418 |-248.247 | -20.172 |  0.000  |
|    Violating Paths:|   108   |   100   |    8    |    0    |
|          All Paths:|  6054   |  5606   |   353   |   123   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     32 (32)      |   -0.163   |     41 (41)      |
|   max_tran     |     32 (96)      |   -1.229   |     34 (136)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 44.989%
Routing Overflow: 0.09% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:14:10, real = 0:03:12, mem = 3073.0M, totSessionCpu=0:20:18 **
[11/15 15:43:13   1217s] *** Timing NOT met, worst failing slack is -3.225
[11/15 15:43:13   1217s] *** Check timing (0:00:00.0)
[11/15 15:43:13   1217s] Deleting Cell Server ...
[11/15 15:43:13   1217s] Deleting Lib Analyzer.
[11/15 15:43:13   1217s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/15 15:43:13   1217s] Creating Cell Server ...(0, 0, 0, 0)
[11/15 15:43:13   1217s] Summary for sequential cells identification: 
[11/15 15:43:13   1217s]   Identified SBFF number: 148
[11/15 15:43:13   1217s]   Identified MBFF number: 0
[11/15 15:43:13   1217s]   Identified SB Latch number: 0
[11/15 15:43:13   1217s]   Identified MB Latch number: 0
[11/15 15:43:13   1217s]   Not identified SBFF number: 0
[11/15 15:43:13   1217s]   Not identified MBFF number: 0
[11/15 15:43:13   1217s]   Not identified SB Latch number: 0
[11/15 15:43:13   1217s]   Not identified MB Latch number: 0
[11/15 15:43:13   1217s]   Number of sequential cells which are not FFs: 106
[11/15 15:43:13   1217s]  Visiting view : setup_analysis_view
[11/15 15:43:13   1217s]    : PowerDomain = none : Weighted F : unweighted  = 21.30 (1.000) with rcCorner = 0
[11/15 15:43:13   1217s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[11/15 15:43:13   1217s]  Visiting view : hold_analysis_view
[11/15 15:43:13   1217s]    : PowerDomain = none : Weighted F : unweighted  = 8.80 (1.000) with rcCorner = 1
[11/15 15:43:13   1217s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[11/15 15:43:13   1217s]  Setting StdDelay to 21.30
[11/15 15:43:13   1217s] Creating Cell Server, finished. 
[11/15 15:43:13   1217s] 
[11/15 15:43:13   1217s] Deleting Cell Server ...
[11/15 15:43:13   1217s] #InfoCS: Num dontuse cells 113, Num usable cells 1254
[11/15 15:43:13   1217s] optDesignOneStep: Power Flow
[11/15 15:43:13   1217s] #InfoCS: Num dontuse cells 113, Num usable cells 1254
[11/15 15:43:13   1217s] Begin: GigaOpt Optimization in WNS mode
[11/15 15:43:13   1217s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 8 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew
[11/15 15:43:13   1217s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[11/15 15:43:13   1217s] Info: 414 clock nets excluded from IPO operation.
[11/15 15:43:13   1217s] *** WnsOpt #1 [begin] : totSession cpu/real = 0:20:17.8/0:06:13.0 (3.3), mem = 4368.4M
[11/15 15:43:13   1217s] Processing average sequential pin duty cycle 
[11/15 15:43:13   1217s] Creating Cell Server ...(0, 0, 0, 0)
[11/15 15:43:13   1217s] Summary for sequential cells identification: 
[11/15 15:43:13   1217s]   Identified SBFF number: 148
[11/15 15:43:13   1217s]   Identified MBFF number: 0
[11/15 15:43:13   1217s]   Identified SB Latch number: 0
[11/15 15:43:13   1217s]   Identified MB Latch number: 0
[11/15 15:43:13   1217s]   Not identified SBFF number: 0
[11/15 15:43:13   1217s]   Not identified MBFF number: 0
[11/15 15:43:13   1217s]   Not identified SB Latch number: 0
[11/15 15:43:13   1217s]   Not identified MB Latch number: 0
[11/15 15:43:13   1217s]   Number of sequential cells which are not FFs: 106
[11/15 15:43:13   1217s]  Visiting view : setup_analysis_view
[11/15 15:43:13   1217s]    : PowerDomain = none : Weighted F : unweighted  = 21.30 (1.000) with rcCorner = 0
[11/15 15:43:13   1217s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[11/15 15:43:13   1217s]  Visiting view : hold_analysis_view
[11/15 15:43:13   1217s]    : PowerDomain = none : Weighted F : unweighted  = 8.80 (1.000) with rcCorner = 1
[11/15 15:43:13   1217s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[11/15 15:43:13   1217s]  Setting StdDelay to 21.30
[11/15 15:43:13   1217s] Creating Cell Server, finished. 
[11/15 15:43:13   1217s] 
[11/15 15:43:13   1217s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.89100.7
[11/15 15:43:13   1217s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:43:13   1218s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:43:13   1218s] (I,S,L,T): setup_analysis_view: NA, NA, 0.400596, 0.400596
[11/15 15:43:13   1218s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/15 15:43:13   1218s] ### Creating PhyDesignMc. totSessionCpu=0:20:18 mem=4369.9M
[11/15 15:43:13   1218s] OPERPROF: Starting DPlace-Init at level 1, MEM:4369.9M
[11/15 15:43:13   1218s] z: 2, totalTracks: 1
[11/15 15:43:13   1218s] z: 4, totalTracks: 1
[11/15 15:43:13   1218s] z: 6, totalTracks: 1
[11/15 15:43:13   1218s] z: 8, totalTracks: 1
[11/15 15:43:13   1218s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[11/15 15:43:13   1218s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4369.9M
[11/15 15:43:13   1218s] OPERPROF:     Starting CMU at level 3, MEM:4369.9M
[11/15 15:43:13   1218s] OPERPROF:     Finished CMU at level 3, CPU:0.003, REAL:0.003, MEM:4369.9M
[11/15 15:43:13   1218s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.053, REAL:0.053, MEM:4369.9M
[11/15 15:43:13   1218s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4369.9MB).
[11/15 15:43:13   1218s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.083, REAL:0.083, MEM:4369.9M
[11/15 15:43:13   1218s] TotalInstCnt at PhyDesignMc Initialization: 29,618
[11/15 15:43:13   1218s] ### Creating PhyDesignMc, finished. totSessionCpu=0:20:18 mem=4369.9M
[11/15 15:43:13   1218s] ### Creating RouteCongInterface, started
[11/15 15:43:13   1218s] **Info: Trial Route has Max Route Layer 15/8.
[11/15 15:43:13   1218s] 
[11/15 15:43:13   1218s] Creating Lib Analyzer ...
[11/15 15:43:13   1218s] **Info: Trial Route has Max Route Layer 15/8.
[11/15 15:43:13   1218s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 8 threads.
[11/15 15:43:13   1218s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[11/15 15:43:13   1218s] Total number of usable buffers from Lib Analyzer: 29 ( BUFX1MA10TH BUFX1BA10TH BUFHX1MA10TH BUFX2MA10TH BUFX2BA10TH BUFX1P7BA10TH BUFX1P2BA10TH BUFHX1P7MA10TH BUFX3MA10TH BUFX3BA10TH BUFHX3MA10TH BUFX4MA10TH BUFX5MA10TH BUFX5BA10TH BUFHX4MA10TH BUFX6MA10TH BUFX6BA10TH BUFHX5MA10TH BUFX7P5MA10TH BUFX7P5BA10TH BUFX9MA10TH BUFX9BA10TH BUFX11MA10TH BUFX11BA10TH BUFX13MA10TH BUFX13BA10TH BUFX16MA10TH BUFX16BA10TH BUFHX16MA10TH)
[11/15 15:43:13   1218s] Total number of usable inverters from Lib Analyzer: 20 ( INVX1MA10TH INVX1BA10TH INVX0P8BA10TH INVX0P7BA10TH INVX0P6BA10TH INVX2MA10TH INVX2BA10TH INVX1P7BA10TH INVX1P4BA10TH INVX3MA10TH INVX3BA10TH INVX4BA10TH INVX5BA10TH INVX6BA10TH INVX7P5BA10TH INVX9BA10TH INVX11MA10TH INVX11BA10TH INVX13BA10TH INVX16BA10TH)
[11/15 15:43:13   1218s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TH DLY4X0P5MA10TH)
[11/15 15:43:13   1218s] 
[11/15 15:43:13   1218s] {RT worst_rc_corner 0 8 7 0}
[11/15 15:43:14   1219s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:20:19 mem=4369.9M
[11/15 15:43:14   1219s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:20:19 mem=4369.9M
[11/15 15:43:14   1219s] Creating Lib Analyzer, finished. 
[11/15 15:43:14   1219s] 
[11/15 15:43:14   1219s] #optDebug:  {2, 1.000, 0.8500} {3, 0.840, 0.8500} {4, 0.680, 0.8500} {5, 0.520, 0.8500} {6, 0.360, 0.8500} {7, 0.040, 0.8500} {8, 0.040, 0.8500} 
[11/15 15:43:14   1219s] 
[11/15 15:43:14   1219s] #optDebug: {0, 1.000}
[11/15 15:43:14   1219s] ### Creating RouteCongInterface, finished
[11/15 15:43:14   1219s] ### Creating LA Mngr. totSessionCpu=0:20:19 mem=4369.9M
[11/15 15:43:14   1219s] ### Creating LA Mngr, finished. totSessionCpu=0:20:19 mem=4369.9M
[11/15 15:43:22   1227s] *info: 1 don't touch net excluded
[11/15 15:43:22   1227s] *info: 414 clock nets excluded
[11/15 15:43:22   1227s] *info: 2 special nets excluded.
[11/15 15:43:22   1227s] *info: 1857 no-driver nets excluded.
[11/15 15:43:24   1229s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.89100.1
[11/15 15:43:24   1231s] PathGroup :  reg2cgate  TargetSlack : 0.0213 
[11/15 15:43:24   1231s] PathGroup :  reg2reg  TargetSlack : 0.0213 
[11/15 15:43:25   1232s] ** GigaOpt Optimizer WNS Slack -3.225 TNS Slack -268.419 Density 44.99
[11/15 15:43:25   1232s] Optimizer WNS Pass 0
[11/15 15:43:25   1232s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |12.636|   0.000|
|reg2cgate |-3.225| -20.172|
|reg2reg   |-3.203|-248.247|
|HEPG      |-3.225|-268.419|
|All Paths |-3.225|-268.419|
+----------+------+--------+

[11/15 15:43:25   1232s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4546.9M
[11/15 15:43:25   1232s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4546.9M
[11/15 15:43:25   1232s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[11/15 15:43:25   1233s] Info: End MT loop @oiCellDelayCachingJob.
[11/15 15:43:25   1233s] Active Path Group: reg2cgate reg2reg  
[11/15 15:43:25   1233s] +--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
[11/15 15:43:25   1233s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
[11/15 15:43:25   1233s] +--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
[11/15 15:43:25   1233s] |  -3.225|   -3.225|-268.419| -268.419|   44.99%|   0:00:00.0| 4578.9M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:26   1234s] |  -3.209|   -3.209|-266.648| -266.648|   44.99%|   0:00:01.0| 4888.7M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:26   1235s] |  -3.182|   -3.182|-263.732| -263.732|   44.99%|   0:00:00.0| 4891.7M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:26   1236s] |  -3.148|   -3.148|-261.309| -261.309|   44.99%|   0:00:00.0| 4894.8M|setup_analysis_view|  reg2reg| adddec0/mem_en_periph_reg[0]/D                     |
[11/15 15:43:26   1237s] |  -3.115|   -3.115|-259.257| -259.257|   44.99%|   0:00:00.0| 4902.8M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:27   1238s] |  -3.108|   -3.108|-258.395| -258.395|   44.99%|   0:00:01.0| 4902.8M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:27   1238s] |  -3.084|   -3.084|-255.759| -255.759|   44.99%|   0:00:00.0| 4902.8M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:27   1239s] |  -3.064|   -3.064|-255.380| -255.380|   44.99%|   0:00:00.0| 4913.8M|setup_analysis_view|  reg2reg| adddec0/mem_en_periph_reg[5]/D                     |
[11/15 15:43:27   1240s] |  -3.038|   -3.038|-252.652| -252.652|   44.99%|   0:00:00.0| 4913.8M|setup_analysis_view|  reg2reg| adddec0/mem_en_periph_reg[5]/D                     |
[11/15 15:43:27   1242s] |  -3.020|   -3.020|-249.488| -249.488|   45.00%|   0:00:00.0| 4913.8M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:28   1243s] |  -2.995|   -2.995|-246.670| -246.670|   45.01%|   0:00:01.0| 4916.9M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:28   1244s] |  -2.977|   -2.977|-244.748| -244.748|   45.01%|   0:00:00.0| 4916.9M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:28   1244s] |  -2.936|   -2.936|-240.341| -240.341|   45.01%|   0:00:00.0| 4916.9M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:28   1245s] |  -2.887|   -2.887|-234.995| -234.995|   45.01%|   0:00:00.0| 4916.9M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:28   1246s] |  -2.868|   -2.868|-233.008| -233.008|   45.02%|   0:00:00.0| 4916.9M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:28   1247s] |  -2.811|   -2.811|-226.841| -226.841|   45.02%|   0:00:00.0| 4916.9M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:29   1248s] |  -2.793|   -2.793|-224.876| -224.876|   45.03%|   0:00:01.0| 4916.9M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:29   1248s] |  -2.754|   -2.754|-220.642| -220.642|   45.03%|   0:00:00.0| 4916.9M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:29   1249s] |  -2.724|   -2.724|-217.402| -217.402|   45.04%|   0:00:00.0| 4916.9M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:29   1250s] |  -2.695|   -2.695|-214.303| -214.303|   45.04%|   0:00:00.0| 4916.9M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:29   1251s] |  -2.652|   -2.652|-209.648| -209.648|   45.04%|   0:00:00.0| 4916.9M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:29   1252s] |  -2.627|   -2.627|-206.980| -206.980|   45.04%|   0:00:00.0| 4916.9M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:30   1253s] |  -2.567|   -2.567|-200.457| -200.457|   45.05%|   0:00:01.0| 4916.9M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:30   1253s] |  -2.522|   -2.522|-195.576| -195.576|   45.05%|   0:00:00.0| 4916.9M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:30   1254s] |  -2.464|   -2.464|-189.366| -189.366|   45.05%|   0:00:00.0| 4916.9M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:30   1255s] |  -2.440|   -2.440|-186.806| -186.806|   45.06%|   0:00:00.0| 4916.9M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:30   1256s] |  -2.395|   -2.395|-181.870| -181.870|   45.06%|   0:00:00.0| 4916.9M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:30   1257s] |  -2.371|   -2.371|-179.332| -179.332|   45.07%|   0:00:00.0| 4916.9M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:31   1258s] |  -2.350|   -2.350|-177.010| -177.010|   45.07%|   0:00:01.0| 4916.9M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:31   1259s] |  -2.291|   -2.291|-170.703| -170.703|   45.07%|   0:00:00.0| 4916.9M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:31   1259s] |  -2.260|   -2.260|-167.268| -167.268|   45.08%|   0:00:00.0| 4916.9M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:31   1260s] |  -2.233|   -2.233|-164.439| -164.439|   45.08%|   0:00:00.0| 4916.9M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:31   1261s] |  -2.212|   -2.212|-162.095| -162.095|   45.09%|   0:00:00.0| 4916.9M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:32   1262s] |  -2.168|   -2.168|-156.630| -156.630|   45.10%|   0:00:01.0| 4916.9M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:32   1263s] |  -2.148|   -2.148|-154.386| -154.386|   45.10%|   0:00:00.0| 4916.9M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:32   1264s] |  -2.131|   -2.131|-152.776| -152.776|   45.11%|   0:00:00.0| 4916.9M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:32   1265s] |  -2.098|   -2.098|-149.497| -149.497|   45.11%|   0:00:00.0| 4916.9M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:32   1267s] |  -2.065|   -2.065|-145.681| -145.681|   45.13%|   0:00:00.0| 4916.9M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:33   1268s] |  -2.031|   -2.031|-142.015| -142.015|   45.13%|   0:00:01.0| 4916.9M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:33   1268s] |  -2.001|   -2.001|-138.838| -138.838|   45.14%|   0:00:00.0| 4916.9M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:33   1269s] |  -1.981|   -1.981|-136.724| -136.724|   45.15%|   0:00:00.0| 4916.9M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:33   1270s] |  -1.952|   -1.952|-133.874| -133.874|   45.15%|   0:00:00.0| 4916.9M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:33   1271s] |  -1.939|   -1.939|-132.744| -132.744|   45.16%|   0:00:00.0| 4916.9M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:34   1272s] |  -1.889|   -1.889|-128.265| -128.265|   45.16%|   0:00:01.0| 4916.9M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:34   1273s] |  -1.867|   -1.867|-126.355| -126.355|   45.17%|   0:00:00.0| 4916.9M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:34   1274s] |  -1.842|   -1.842|-124.173| -124.173|   45.17%|   0:00:00.0| 4916.9M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:34   1275s] |  -1.796|   -1.796|-120.116| -120.116|   45.18%|   0:00:00.0| 4916.9M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:34   1276s] |  -1.779|   -1.779|-118.673| -118.673|   45.18%|   0:00:00.0| 4916.9M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:35   1278s] |  -1.741|   -1.741|-118.173| -118.173|   45.18%|   0:00:01.0| 4916.9M|setup_analysis_view|  reg2reg| adddec0/mem_en_periph_reg[10]/D                    |
[11/15 15:43:35   1279s] |  -1.728|   -1.728|-116.840| -116.840|   45.18%|   0:00:00.0| 4916.9M|setup_analysis_view|  reg2reg| adddec0/mem_en_periph_reg[10]/D                    |
[11/15 15:43:35   1280s] |  -1.707|   -1.707|-115.178| -115.178|   45.18%|   0:00:00.0| 4916.9M|setup_analysis_view|  reg2reg| adddec0/mem_en_periph_reg[10]/D                    |
[11/15 15:43:35   1281s] |  -1.693|   -1.693|-114.039| -114.039|   45.19%|   0:00:00.0| 4916.9M|setup_analysis_view|  reg2reg| adddec0/mem_en_periph_reg[10]/D                    |
[11/15 15:43:35   1282s] |  -1.661|   -1.661|-111.344| -111.344|   45.19%|   0:00:00.0| 4916.9M|setup_analysis_view|  reg2reg| adddec0/mem_en_periph_reg[10]/D                    |
[11/15 15:43:36   1283s] |  -1.646|   -1.646|-110.298| -110.298|   45.19%|   0:00:01.0| 4918.9M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:36   1284s] |  -1.625|   -1.625|-108.400| -108.400|   45.19%|   0:00:00.0| 4920.9M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:36   1286s] |  -1.620|   -1.620|-107.901| -107.901|   45.19%|   0:00:00.0| 4921.9M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:36   1287s] |  -1.606|   -1.606|-106.652| -106.652|   45.19%|   0:00:00.0| 4931.4M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:37   1288s] |  -1.594|   -1.594|-105.623| -105.623|   45.19%|   0:00:01.0| 4931.4M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:37   1290s] |  -1.584|   -1.584|-105.193| -105.193|   45.19%|   0:00:00.0| 4931.4M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST6/RC_CGIC_INST/E            |
[11/15 15:43:38   1292s] |  -1.561|   -1.561|-102.886| -102.886|   45.19%|   0:00:00.0| 4931.4M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST6/RC_CGIC_INST/E            |
[11/15 15:43:38   1293s] |  -1.538|   -1.538|-100.931| -100.931|   45.19%|   0:00:01.0| 4931.4M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST6/RC_CGIC_INST/E            |
[11/15 15:43:38   1294s] |  -1.512|   -1.512| -98.755|  -98.755|   45.19%|   0:00:00.0| 4931.4M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST6/RC_CGIC_INST/E            |
[11/15 15:43:38   1294s] |  -1.479|   -1.479| -95.966|  -95.966|   45.20%|   0:00:00.0| 4931.4M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST6/RC_CGIC_INST/E            |
[11/15 15:43:38   1295s] |  -1.460|   -1.460| -94.377|  -94.377|   45.20%|   0:00:00.0| 4931.4M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST6/RC_CGIC_INST/E            |
[11/15 15:43:38   1296s] |  -1.428|   -1.428| -91.648|  -91.648|   45.20%|   0:00:00.0| 4931.4M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST6/RC_CGIC_INST/E            |
[11/15 15:43:38   1296s] |  -1.409|   -1.409| -89.999|  -89.999|   45.20%|   0:00:00.0| 4931.4M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST6/RC_CGIC_INST/E            |
[11/15 15:43:38   1297s] |  -1.379|   -1.379| -87.424|  -87.424|   45.20%|   0:00:00.0| 4931.4M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST6/RC_CGIC_INST/E            |
[11/15 15:43:39   1298s] |  -1.357|   -1.357| -85.545|  -85.545|   45.20%|   0:00:01.0| 4931.4M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST6/RC_CGIC_INST/E            |
[11/15 15:43:39   1298s] |  -1.333|   -1.333| -83.556|  -83.556|   45.20%|   0:00:00.0| 4931.4M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST6/RC_CGIC_INST/E            |
[11/15 15:43:39   1299s] |  -1.303|   -1.303| -80.955|  -80.955|   45.20%|   0:00:00.0| 4931.4M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST6/RC_CGIC_INST/E            |
[11/15 15:43:39   1300s] |  -1.274|   -1.274| -78.541|  -78.541|   45.20%|   0:00:00.0| 4931.4M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST6/RC_CGIC_INST/E            |
[11/15 15:43:39   1300s] |  -1.250|   -1.250| -76.461|  -76.461|   45.20%|   0:00:00.0| 4931.4M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST6/RC_CGIC_INST/E            |
[11/15 15:43:39   1301s] |  -1.228|   -1.228| -74.582|  -74.582|   45.20%|   0:00:00.0| 4931.4M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST6/RC_CGIC_INST/E            |
[11/15 15:43:39   1302s] |  -1.200|   -1.200| -72.160|  -72.160|   45.20%|   0:00:00.0| 4931.4M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST6/RC_CGIC_INST/E            |
[11/15 15:43:40   1302s] |  -1.168|   -1.168| -69.431|  -69.431|   45.20%|   0:00:01.0| 4931.4M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST6/RC_CGIC_INST/E            |
[11/15 15:43:40   1303s] |  -1.136|   -1.136| -66.762|  -66.762|   45.21%|   0:00:00.0| 4931.4M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST6/RC_CGIC_INST/E            |
[11/15 15:43:40   1304s] |  -1.116|   -1.116| -65.036|  -65.036|   45.21%|   0:00:00.0| 4931.4M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST6/RC_CGIC_INST/E            |
[11/15 15:43:40   1304s] |  -1.089|   -1.089| -62.745|  -62.745|   45.21%|   0:00:00.0| 4931.4M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST6/RC_CGIC_INST/E            |
[11/15 15:43:40   1305s] |  -1.059|   -1.059| -60.220|  -60.220|   45.21%|   0:00:00.0| 4931.4M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST6/RC_CGIC_INST/E            |
[11/15 15:43:40   1306s] |  -1.028|   -1.028| -57.509|  -57.509|   45.21%|   0:00:00.0| 4931.4M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST6/RC_CGIC_INST/E            |
[11/15 15:43:40   1306s] |  -1.002|   -1.002| -55.350|  -55.350|   45.21%|   0:00:00.0| 4931.4M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST6/RC_CGIC_INST/E            |
[11/15 15:43:41   1307s] |  -0.974|   -0.974| -52.961|  -52.961|   45.21%|   0:00:01.0| 4931.4M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST6/RC_CGIC_INST/E            |
[11/15 15:43:41   1308s] |  -0.953|   -0.953| -51.193|  -51.193|   45.21%|   0:00:00.0| 4931.4M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST6/RC_CGIC_INST/E            |
[11/15 15:43:41   1308s] |  -0.936|   -0.936| -49.731|  -49.731|   45.21%|   0:00:00.0| 4931.4M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST6/RC_CGIC_INST/E            |
[11/15 15:43:41   1309s] |  -0.913|   -0.913| -47.793|  -47.793|   45.21%|   0:00:00.0| 4931.4M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST6/RC_CGIC_INST/E            |
[11/15 15:43:41   1310s] |  -0.906|   -0.906| -47.557|  -47.557|   45.21%|   0:00:00.0| 4931.4M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST6/RC_CGIC_INST/E            |
[11/15 15:43:41   1311s] |  -0.891|   -0.891| -46.341|  -46.341|   45.21%|   0:00:00.0| 4931.4M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST6/RC_CGIC_INST/E            |
[11/15 15:43:41   1311s] |  -0.869|   -0.869| -44.454|  -44.454|   45.21%|   0:00:00.0| 4931.4M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST6/RC_CGIC_INST/E            |
[11/15 15:43:42   1312s] |  -0.844|   -0.844| -42.346|  -42.346|   45.21%|   0:00:01.0| 4931.4M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST6/RC_CGIC_INST/E            |
[11/15 15:43:42   1313s] |  -0.830|   -0.830| -41.131|  -41.131|   45.22%|   0:00:00.0| 4931.4M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST6/RC_CGIC_INST/E            |
[11/15 15:43:42   1313s] |  -0.820|   -0.820| -40.246|  -40.246|   45.22%|   0:00:00.0| 4931.4M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST6/RC_CGIC_INST/E            |
[11/15 15:43:42   1314s] |  -0.817|   -0.817| -39.627|  -39.627|   45.22%|   0:00:00.0| 4931.4M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST6/RC_CGIC_INST/E            |
[11/15 15:43:42   1315s] |  -0.811|   -0.811| -39.082|  -39.082|   45.22%|   0:00:00.0| 4931.4M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST6/RC_CGIC_INST/E            |
[11/15 15:43:42   1316s] |  -0.807|   -0.807| -38.709|  -38.709|   45.22%|   0:00:00.0| 4931.4M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST6/RC_CGIC_INST/E            |
[11/15 15:43:43   1317s] |  -0.800|   -0.800| -38.063|  -38.063|   45.22%|   0:00:01.0| 4931.4M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST6/RC_CGIC_INST/E            |
[11/15 15:43:43   1318s] |  -0.787|   -0.787| -36.967|  -36.967|   45.22%|   0:00:00.0| 4931.4M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST6/RC_CGIC_INST/E            |
[11/15 15:43:43   1319s] |  -0.783|   -0.783| -36.635|  -36.635|   45.22%|   0:00:00.0| 4931.4M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST6/RC_CGIC_INST/E            |
[11/15 15:43:43   1320s] |  -0.780|   -0.780| -36.371|  -36.371|   45.22%|   0:00:00.0| 4931.4M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST6/RC_CGIC_INST/E            |
[11/15 15:43:43   1321s] |  -0.774|   -0.774| -35.904|  -35.904|   45.22%|   0:00:00.0| 4931.4M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST6/RC_CGIC_INST/E            |
[11/15 15:43:43   1322s] |  -0.769|   -0.769| -35.437|  -35.437|   45.22%|   0:00:00.0| 4931.4M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST6/RC_CGIC_INST/E            |
[11/15 15:43:44   1323s] |  -0.758|   -0.758| -34.493|  -34.493|   45.22%|   0:00:01.0| 4931.4M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST6/RC_CGIC_INST/E            |
[11/15 15:43:44   1324s] |  -0.748|   -0.748| -34.082|  -34.082|   45.23%|   0:00:00.0| 4931.4M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST6/RC_CGIC_INST/E            |
[11/15 15:43:44   1325s] |  -0.735|   -0.735| -33.011|  -33.011|   45.23%|   0:00:00.0| 4931.4M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST6/RC_CGIC_INST/E            |
[11/15 15:43:44   1327s] |  -0.723|   -0.723| -31.679|  -31.679|   45.23%|   0:00:00.0| 4931.4M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:45   1328s] |  -0.696|   -0.696| -30.219|  -30.219|   45.24%|   0:00:01.0| 4931.4M|setup_analysis_view|  reg2reg| adddec0/mem_en_periph_reg[5]/D                     |
[11/15 15:43:45   1330s] |  -0.682|   -0.682| -29.663|  -29.663|   45.25%|   0:00:00.0| 4931.4M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:45   1331s] |  -0.666|   -0.666| -28.452|  -28.452|   45.26%|   0:00:00.0| 4931.4M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:46   1333s] |  -0.650|   -0.650| -27.925|  -27.925|   45.26%|   0:00:01.0| 4931.4M|setup_analysis_view|  reg2reg| adddec0/mem_en_periph_reg[5]/D                     |
[11/15 15:43:46   1335s] |  -0.631|   -0.631| -26.437|  -26.437|   45.27%|   0:00:00.0| 4931.4M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:46   1336s] |  -0.626|   -0.626| -26.025|  -26.025|   45.27%|   0:00:00.0| 4931.4M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:46   1338s] |  -0.605|   -0.605| -24.365|  -24.365|   45.28%|   0:00:00.0| 4931.4M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:47   1339s] |  -0.600|   -0.600| -23.849|  -23.849|   45.29%|   0:00:01.0| 4931.4M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:47   1341s] |  -0.594|   -0.594| -23.674|  -23.674|   45.30%|   0:00:00.0| 4931.4M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:47   1342s] |  -0.589|   -0.589| -23.432|  -23.432|   45.30%|   0:00:00.0| 4933.4M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:47   1343s] |  -0.579|   -0.579| -23.064|  -23.064|   45.30%|   0:00:00.0| 4933.4M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:48   1344s] |  -0.574|   -0.574| -22.276|  -22.276|   45.31%|   0:00:01.0| 4934.4M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:48   1346s] |  -0.560|   -0.560| -21.591|  -21.591|   45.31%|   0:00:00.0| 4934.4M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:48   1348s] |  -0.544|   -0.544| -20.367|  -20.367|   45.32%|   0:00:00.0| 4940.5M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:49   1350s] |  -0.530|   -0.530| -19.128|  -19.128|   45.34%|   0:00:01.0| 4940.5M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:49   1351s] |  -0.517|   -0.517| -18.169|  -18.169|   45.34%|   0:00:00.0| 4940.5M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:49   1353s] |  -0.506|   -0.506| -17.156|  -17.156|   45.34%|   0:00:00.0| 4940.5M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:49   1354s] |  -0.493|   -0.493| -16.134|  -16.134|   45.35%|   0:00:00.0| 4940.5M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:50   1356s] |  -0.483|   -0.483| -15.410|  -15.410|   45.35%|   0:00:01.0| 4940.5M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:50   1357s] |  -0.474|   -0.474| -14.746|  -14.746|   45.36%|   0:00:00.0| 4940.5M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:50   1358s] |  -0.462|   -0.462| -13.989|  -13.989|   45.37%|   0:00:00.0| 4940.5M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:50   1360s] |  -0.449|   -0.449| -13.286|  -13.286|   45.37%|   0:00:00.0| 4940.5M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:51   1361s] |  -0.447|   -0.447| -13.144|  -13.144|   45.38%|   0:00:01.0| 4940.5M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:51   1362s] |  -0.444|   -0.444| -12.978|  -12.978|   45.38%|   0:00:00.0| 4940.5M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:51   1363s] |  -0.438|   -0.438| -12.715|  -12.715|   45.39%|   0:00:00.0| 4946.5M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:51   1364s] |  -0.433|   -0.433| -12.415|  -12.415|   45.39%|   0:00:00.0| 4946.5M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:51   1365s] |  -0.425|   -0.425| -12.058|  -12.058|   45.39%|   0:00:00.0| 4946.5M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:52   1366s] |  -0.423|   -0.423| -11.957|  -11.957|   45.40%|   0:00:01.0| 4946.5M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:52   1367s] |  -0.411|   -0.411| -11.416|  -11.416|   45.40%|   0:00:00.0| 4946.5M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:52   1368s] |  -0.398|   -0.398| -10.824|  -10.824|   45.41%|   0:00:00.0| 4946.5M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:52   1370s] |  -0.392|   -0.392| -10.577|  -10.577|   45.41%|   0:00:00.0| 4968.6M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:52   1370s] |  -0.381|   -0.381| -10.123|  -10.123|   45.42%|   0:00:00.0| 4968.6M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:53   1371s] |  -0.370|   -0.370|  -9.680|   -9.680|   45.42%|   0:00:01.0| 4968.6M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:53   1373s] |  -0.365|   -0.365|  -9.512|   -9.512|   45.43%|   0:00:00.0| 4968.6M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:53   1374s] |  -0.357|   -0.357|  -9.256|   -9.256|   45.44%|   0:00:00.0| 4968.6M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:53   1376s] |  -0.348|   -0.348|  -8.984|   -8.984|   45.45%|   0:00:00.0| 4968.6M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:54   1377s] |  -0.340|   -0.340|  -8.722|   -8.722|   45.46%|   0:00:01.0| 4968.6M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:54   1378s] |  -0.327|   -0.327|  -8.293|   -8.293|   45.47%|   0:00:00.0| 4949.6M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:54   1380s] |  -0.318|   -0.318|  -8.042|   -8.042|   45.49%|   0:00:00.0| 4955.6M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:54   1382s] |  -0.309|   -0.309|  -7.768|   -7.768|   45.50%|   0:00:00.0| 4955.6M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:55   1384s] |  -0.299|   -0.299|  -7.477|   -7.477|   45.52%|   0:00:01.0| 4959.1M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:55   1386s] |  -0.278|   -0.278|  -6.853|   -6.853|   45.54%|   0:00:00.0| 4959.1M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:55   1387s] |  -0.255|   -0.255|  -6.186|   -6.186|   45.54%|   0:00:00.0| 4959.1M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:56   1388s] |  -0.244|   -0.244|  -5.866|   -5.866|   45.55%|   0:00:01.0| 4965.7M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:56   1390s] |  -0.225|   -0.225|  -5.330|   -5.330|   45.57%|   0:00:00.0| 4965.7M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:56   1392s] |  -0.214|   -0.214|  -5.008|   -5.008|   45.57%|   0:00:00.0| 4965.7M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:57   1394s] |  -0.198|   -0.198|  -4.533|   -4.533|   45.59%|   0:00:01.0| 4965.7M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:57   1395s] |  -0.182|   -0.182|  -4.060|   -4.060|   45.59%|   0:00:00.0| 4965.7M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:57   1396s] |  -0.160|   -0.160|  -3.448|   -3.448|   45.60%|   0:00:00.0| 4965.7M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:57   1398s] |  -0.142|   -0.142|  -2.911|   -2.911|   45.62%|   0:00:00.0| 4965.7M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:58   1399s] |  -0.126|   -0.126|  -2.517|   -2.517|   45.62%|   0:00:01.0| 4965.7M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:58   1401s] |  -0.118|   -0.118|  -2.312|   -2.312|   45.63%|   0:00:00.0| 4965.7M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:58   1401s] |  -0.096|   -0.096|  -1.760|   -1.760|   45.63%|   0:00:00.0| 4965.7M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:58   1403s] |  -0.084|   -0.084|  -1.491|   -1.491|   45.63%|   0:00:00.0| 4965.7M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:59   1405s] |  -0.082|   -0.082|  -1.439|   -1.439|   45.64%|   0:00:01.0| 4965.7M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:43:59   1407s] |  -0.074|   -0.074|  -1.169|   -1.169|   45.64%|   0:00:00.0| 4965.7M|setup_analysis_view|  reg2reg| adddec0/mem_en_periph_reg[5]/D                     |
[11/15 15:43:59   1409s] |  -0.066|   -0.066|  -0.987|   -0.987|   45.65%|   0:00:00.0| 4990.8M|setup_analysis_view|  reg2reg| adddec0/mem_en_periph_reg[5]/D                     |
[11/15 15:44:00   1410s] |  -0.051|   -0.051|  -0.789|   -0.789|   45.66%|   0:00:01.0| 4990.8M|setup_analysis_view|  reg2reg| adddec0/mem_en_periph_reg[15]/D                    |
[11/15 15:44:00   1412s] |  -0.036|   -0.036|  -0.456|   -0.456|   45.67%|   0:00:00.0| 4990.8M|setup_analysis_view|  reg2reg| adddec0/mem_en_periph_reg[5]/D                     |
[11/15 15:44:00   1415s] |  -0.011|   -0.011|  -0.027|   -0.027|   45.68%|   0:00:00.0| 4990.8M|setup_analysis_view|  reg2reg| adddec0/mem_en_periph_reg[15]/D                    |
[11/15 15:44:01   1416s] |  -0.004|   -0.004|  -0.004|   -0.004|   45.68%|   0:00:01.0| 4990.8M|setup_analysis_view|  reg2reg| adddec0/mem_en_periph_reg[15]/D                    |
[11/15 15:44:01   1417s] |   0.008|    0.008|   0.000|    0.000|   45.69%|   0:00:00.0| 4990.8M|setup_analysis_view|  reg2reg| adddec0/mem_en_periph_reg[15]/D                    |
[11/15 15:44:01   1419s] |   0.014|    0.014|   0.000|    0.000|   45.70%|   0:00:00.0| 4990.8M|setup_analysis_view|  reg2reg| adddec0/mem_en_periph_reg[15]/D                    |
[11/15 15:44:02   1421s] |   0.020|    0.020|   0.000|    0.000|   45.70%|   0:00:01.0| 4990.8M|setup_analysis_view|  reg2reg| adddec0/mem_en_periph_reg[15]/D                    |
[11/15 15:44:02   1423s] |   0.031|    0.031|   0.000|    0.000|   45.70%|   0:00:00.0| 4990.8M|setup_analysis_view|  reg2reg| adddec0/mem_en_periph_reg[15]/D                    |
[11/15 15:44:02   1423s] |   0.031|    0.031|   0.000|    0.000|   45.70%|   0:00:00.0| 4990.8M|setup_analysis_view|  reg2reg| adddec0/mem_en_periph_reg[15]/D                    |
[11/15 15:44:02   1423s] +--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
[11/15 15:44:02   1423s] 
[11/15 15:44:02   1423s] *** Finish Core Optimize Step (cpu=0:03:10 real=0:00:37.0 mem=4990.8M) ***
[11/15 15:44:02   1423s] 
[11/15 15:44:02   1423s] *** Finished Optimize Step Cumulative (cpu=0:03:10 real=0:00:37.0 mem=4990.8M) ***
[11/15 15:44:02   1423s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-----+
|Path Group|   WNS|  TNS|
+----------+------+-----+
|default   |12.636|0.000|
|reg2cgate | 0.039|0.000|
|reg2reg   | 0.031|0.000|
|HEPG      | 0.031|0.000|
|All Paths | 0.031|0.000|
+----------+------+-----+

[11/15 15:44:02   1423s] ** GigaOpt Optimizer WNS Slack 0.031 TNS Slack 0.000 Density 45.70
[11/15 15:44:02   1423s] Placement Snapshot: Density distribution:
[11/15 15:44:02   1423s] [1.00 -  +++]: 162 (17.61%)
[11/15 15:44:02   1423s] [0.95 - 1.00]: 24 (2.61%)
[11/15 15:44:02   1423s] [0.90 - 0.95]: 11 (1.20%)
[11/15 15:44:02   1423s] [0.85 - 0.90]: 6 (0.65%)
[11/15 15:44:02   1423s] [0.80 - 0.85]: 6 (0.65%)
[11/15 15:44:02   1423s] [0.75 - 0.80]: 8 (0.87%)
[11/15 15:44:02   1423s] [0.70 - 0.75]: 11 (1.20%)
[11/15 15:44:02   1423s] [0.65 - 0.70]: 16 (1.74%)
[11/15 15:44:02   1423s] [0.60 - 0.65]: 10 (1.09%)
[11/15 15:44:02   1423s] [0.55 - 0.60]: 15 (1.63%)
[11/15 15:44:02   1423s] [0.50 - 0.55]: 15 (1.63%)
[11/15 15:44:02   1423s] [0.45 - 0.50]: 16 (1.74%)
[11/15 15:44:02   1423s] [0.40 - 0.45]: 31 (3.37%)
[11/15 15:44:02   1423s] [0.35 - 0.40]: 111 (12.07%)
[11/15 15:44:02   1423s] [0.30 - 0.35]: 176 (19.13%)
[11/15 15:44:02   1423s] [0.25 - 0.30]: 108 (11.74%)
[11/15 15:44:02   1423s] [0.20 - 0.25]: 49 (5.33%)
[11/15 15:44:02   1423s] [0.15 - 0.20]: 25 (2.72%)
[11/15 15:44:02   1423s] [0.10 - 0.15]: 75 (8.15%)
[11/15 15:44:02   1423s] [0.05 - 0.10]: 41 (4.46%)
[11/15 15:44:02   1423s] [0.00 - 0.05]: 4 (0.43%)
[11/15 15:44:02   1423s] Processing average sequential pin duty cycle 
[11/15 15:44:02   1423s] Begin: Area Reclaim Optimization
[11/15 15:44:02   1423s] *** AreaOpt #2 [begin] : totSession cpu/real = 0:23:43.1/0:07:01.8 (3.4), mem = 4990.8M
[11/15 15:44:02   1423s] Processing average sequential pin duty cycle 
[11/15 15:44:02   1423s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:44:02   1423s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:44:02   1423s] (I,S,L,T): setup_analysis_view: NA, NA, 0.409198, 0.409198
[11/15 15:44:03   1424s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4990.8M
[11/15 15:44:03   1424s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4990.8M
[11/15 15:44:03   1424s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 45.70
[11/15 15:44:03   1424s] +---------+---------+--------+--------+------------+--------+
[11/15 15:44:03   1424s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/15 15:44:03   1424s] +---------+---------+--------+--------+------------+--------+
[11/15 15:44:03   1424s] |   45.70%|        -|   0.000|   0.000|   0:00:00.0| 4990.8M|
[11/15 15:44:03   1424s] #optDebug: <stH: 2.0000 MiSeL: 33.7880>
[11/15 15:44:07   1438s] |   45.50%|      218|   0.000|   0.000|   0:00:04.0| 4990.8M|
[11/15 15:44:22   1518s] |   44.48%|     1768|  -0.000|  -0.000|   0:00:15.0| 4990.8M|
[11/15 15:44:24   1526s] |   44.46%|       68|  -0.000|  -0.000|   0:00:02.0| 4990.8M|
[11/15 15:44:25   1529s] |   44.46%|        8|  -0.000|  -0.000|   0:00:01.0| 4990.8M|
[11/15 15:44:25   1529s] |   44.46%|        0|  -0.000|  -0.000|   0:00:00.0| 4990.8M|
[11/15 15:44:25   1529s] +---------+---------+--------+--------+------------+--------+
[11/15 15:44:25   1529s] Reclaim Optimization End WNS Slack -0.000  TNS Slack -0.000 Density 44.46
[11/15 15:44:25   1529s] 
[11/15 15:44:25   1529s] ** Summary: Restruct = 0 Buffer Deletion = 203 Declone = 21 Resize = 1826 **
[11/15 15:44:25   1529s] --------------------------------------------------------------
[11/15 15:44:25   1529s] |                                   | Total     | Sequential |
[11/15 15:44:25   1529s] --------------------------------------------------------------
[11/15 15:44:25   1529s] | Num insts resized                 |    1758  |     355    |
[11/15 15:44:25   1529s] | Num insts undone                  |      15  |       0    |
[11/15 15:44:25   1529s] | Num insts Downsized               |    1758  |     355    |
[11/15 15:44:25   1529s] | Num insts Samesized               |       0  |       0    |
[11/15 15:44:25   1529s] | Num insts Upsized                 |       0  |       0    |
[11/15 15:44:25   1529s] | Num multiple commits+uncommits    |      74  |       -    |
[11/15 15:44:25   1529s] --------------------------------------------------------------
[11/15 15:44:25   1529s] End: Core Area Reclaim Optimization (cpu = 0:01:46) (real = 0:00:23.0) **
[11/15 15:44:25   1529s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:44:25   1529s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:44:25   1529s] (I,S,L,T): setup_analysis_view: NA, NA, 0.38087, 0.38087
[11/15 15:44:25   1529s] *** AreaOpt #2 [finish] : cpu/real = 0:01:46.5/0:00:23.1 (4.6), totSession cpu/real = 0:25:29.6/0:07:25.0 (3.4), mem = 4990.8M
[11/15 15:44:25   1529s] 
[11/15 15:44:25   1529s] =============================================================================================
[11/15 15:44:25   1529s]  Step TAT Report for AreaOpt #2                                                 20.12-s088_1
[11/15 15:44:25   1529s] =============================================================================================
[11/15 15:44:25   1529s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/15 15:44:25   1529s] ---------------------------------------------------------------------------------------------
[11/15 15:44:25   1529s] [ SlackTraversorInit     ]      1   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.2    1.0
[11/15 15:44:25   1529s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:44:25   1529s] [ OptSingleIteration     ]      5   0:00:00.2  (   1.0 % )     0:00:21.2 /  0:01:44.2    4.9
[11/15 15:44:25   1529s] [ OptGetWeight           ]   1104   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.9
[11/15 15:44:25   1529s] [ OptEval                ]   1104   0:00:01.8  (   7.6 % )     0:00:01.8 /  0:00:08.1    4.6
[11/15 15:44:25   1529s] [ OptCommit              ]   1104   0:00:00.3  (   1.3 % )     0:00:00.3 /  0:00:00.3    1.0
[11/15 15:44:25   1529s] [ IncrTimingUpdate       ]    272   0:00:17.2  (  74.5 % )     0:00:17.2 /  0:01:29.3    5.2
[11/15 15:44:25   1529s] [ PostCommitDelayUpdate  ]   1115   0:00:00.6  (   2.8 % )     0:00:01.7 /  0:00:06.2    3.7
[11/15 15:44:25   1529s] [ IncrDelayCalc          ]   1218   0:00:01.0  (   4.4 % )     0:00:01.0 /  0:00:05.5    5.3
[11/15 15:44:25   1529s] [ MISC                   ]          0:00:01.7  (   7.5 % )     0:00:01.7 /  0:00:02.1    1.2
[11/15 15:44:25   1529s] ---------------------------------------------------------------------------------------------
[11/15 15:44:25   1529s]  AreaOpt #2 TOTAL                   0:00:23.1  ( 100.0 % )     0:00:23.1 /  0:01:46.5    4.6
[11/15 15:44:25   1529s] ---------------------------------------------------------------------------------------------
[11/15 15:44:25   1529s] 
[11/15 15:44:25   1529s] End: Area Reclaim Optimization (cpu=0:01:47, real=0:00:23, mem=4987.78M, totSessionCpu=0:25:30).
[11/15 15:44:25   1529s] Placement Snapshot: Density distribution:
[11/15 15:44:25   1529s] [1.00 -  +++]: 162 (17.61%)
[11/15 15:44:25   1529s] [0.95 - 1.00]: 24 (2.61%)
[11/15 15:44:25   1529s] [0.90 - 0.95]: 12 (1.30%)
[11/15 15:44:25   1529s] [0.85 - 0.90]: 5 (0.54%)
[11/15 15:44:25   1529s] [0.80 - 0.85]: 7 (0.76%)
[11/15 15:44:25   1529s] [0.75 - 0.80]: 8 (0.87%)
[11/15 15:44:25   1529s] [0.70 - 0.75]: 12 (1.30%)
[11/15 15:44:25   1529s] [0.65 - 0.70]: 16 (1.74%)
[11/15 15:44:25   1529s] [0.60 - 0.65]: 10 (1.09%)
[11/15 15:44:25   1529s] [0.55 - 0.60]: 16 (1.74%)
[11/15 15:44:25   1529s] [0.50 - 0.55]: 18 (1.96%)
[11/15 15:44:25   1529s] [0.45 - 0.50]: 17 (1.85%)
[11/15 15:44:25   1529s] [0.40 - 0.45]: 57 (6.20%)
[11/15 15:44:25   1529s] [0.35 - 0.40]: 115 (12.50%)
[11/15 15:44:25   1529s] [0.30 - 0.35]: 176 (19.13%)
[11/15 15:44:25   1529s] [0.25 - 0.30]: 95 (10.33%)
[11/15 15:44:25   1529s] [0.20 - 0.25]: 36 (3.91%)
[11/15 15:44:25   1529s] [0.15 - 0.20]: 17 (1.85%)
[11/15 15:44:25   1529s] [0.10 - 0.15]: 78 (8.48%)
[11/15 15:44:25   1529s] [0.05 - 0.10]: 36 (3.91%)
[11/15 15:44:25   1529s] [0.00 - 0.05]: 3 (0.33%)
[11/15 15:44:25   1529s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.89100.1
[11/15 15:44:25   1529s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4987.8M
[11/15 15:44:25   1529s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.067, REAL:0.028, MEM:4987.8M
[11/15 15:44:25   1529s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:4987.8M
[11/15 15:44:25   1529s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4987.8M
[11/15 15:44:25   1529s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:4987.8M
[11/15 15:44:25   1529s] OPERPROF:       Starting CMU at level 4, MEM:4987.8M
[11/15 15:44:25   1529s] OPERPROF:       Finished CMU at level 4, CPU:0.006, REAL:0.005, MEM:4987.8M
[11/15 15:44:25   1529s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.068, REAL:0.067, MEM:4987.8M
[11/15 15:44:25   1529s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.097, REAL:0.096, MEM:4987.8M
[11/15 15:44:25   1529s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.097, REAL:0.096, MEM:4987.8M
[11/15 15:44:25   1529s] TDRefine: refinePlace mode spiral search
[11/15 15:44:25   1529s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.89100.4
[11/15 15:44:25   1529s] OPERPROF: Starting RefinePlace at level 1, MEM:4987.8M
[11/15 15:44:25   1529s] *** Starting refinePlace (0:25:30 mem=4987.8M) ***
[11/15 15:44:25   1529s] Total net bbox length = 8.811e+05 (5.285e+05 3.527e+05) (ext = 5.197e+04)
[11/15 15:44:25   1529s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 15:44:25   1529s] OPERPROF:   Starting CellHaloInit at level 2, MEM:4987.8M
[11/15 15:44:25   1529s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.002, REAL:0.002, MEM:4987.8M
[11/15 15:44:25   1529s] 
[11/15 15:44:25   1529s] Starting Small incrNP...
[11/15 15:44:25   1529s] User Input Parameters:
[11/15 15:44:25   1529s] - Congestion Driven    : Off
[11/15 15:44:25   1529s] - Timing Driven        : Off
[11/15 15:44:25   1529s] - Area-Violation Based : Off
[11/15 15:44:25   1529s] - Start Rollback Level : -5
[11/15 15:44:25   1529s] - Legalized            : On
[11/15 15:44:25   1529s] - Window Based         : Off
[11/15 15:44:25   1529s] - eDen incr mode       : Off
[11/15 15:44:25   1529s] - Small incr mode      : On
[11/15 15:44:25   1529s] 
[11/15 15:44:25   1529s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:4987.8M
[11/15 15:44:25   1529s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.018, REAL:0.018, MEM:4987.8M
[11/15 15:44:25   1529s] default core: bins with density > 0.750 =  4.52 % ( 95 / 2100 )
[11/15 15:44:25   1529s] Density distribution unevenness ratio = 33.320%
[11/15 15:44:25   1529s] cost 1.471000, thresh 1.000000
[11/15 15:44:25   1529s] OPERPROF:   Starting spMPad at level 2, MEM:4987.8M
[11/15 15:44:25   1529s] OPERPROF:     Starting spContextMPad at level 3, MEM:4987.8M
[11/15 15:44:25   1529s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:4987.8M
[11/15 15:44:25   1529s] MP Top (29784): mp=1.050. U=0.444.
[11/15 15:44:25   1529s] OPERPROF:   Finished spMPad at level 2, CPU:0.008, REAL:0.008, MEM:4987.8M
[11/15 15:44:25   1529s] MPU (29784) 0.444 -> 0.467
[11/15 15:44:25   1529s] incrNP th 1.000, 0.100
[11/15 15:44:25   1529s] clkAW=1 clkAWMode=2 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[11/15 15:44:25   1529s] OPERPROF:   Starting IPInitSPData at level 2, MEM:4987.8M
[11/15 15:44:25   1529s] OPERPROF:     Starting spInitNetWt at level 3, MEM:4987.8M
[11/15 15:44:25   1529s] no activity file in design. spp won't run.
[11/15 15:44:25   1529s] [spp] 0
[11/15 15:44:25   1529s] [adp] 0:1:1:1
[11/15 15:44:25   1529s] OPERPROF:     Finished spInitNetWt at level 3, CPU:0.006, REAL:0.006, MEM:4987.8M
[11/15 15:44:25   1529s] SP #FI/SF FL/PI 0/28325 1463/0
[11/15 15:44:25   1529s] OPERPROF:   Finished IPInitSPData at level 2, CPU:0.015, REAL:0.015, MEM:4987.8M
[11/15 15:44:25   1529s] NP #FI/FS/SF FL/PI: 34829/0/28325 1463/0
[11/15 15:44:25   1530s] no activity file in design. spp won't run.
[11/15 15:44:25   1530s] RPlace IncrNP: Rollback Lev = -3
[11/15 15:44:25   1530s] OPERPROF:   Starting npPlace at level 2, MEM:4993.8M
[11/15 15:44:25   1530s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[11/15 15:44:25   1530s] No instances found in the vector
[11/15 15:44:25   1530s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4885.8M, DRC: 0)
[11/15 15:44:25   1530s] 0 (out of 0) MH cells were successfully legalized.
[11/15 15:44:26   1531s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[11/15 15:44:26   1531s] No instances found in the vector
[11/15 15:44:26   1531s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=5111.2M, DRC: 0)
[11/15 15:44:26   1531s] 0 (out of 0) MH cells were successfully legalized.
[11/15 15:44:26   1532s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[11/15 15:44:26   1532s] No instances found in the vector
[11/15 15:44:26   1532s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=5111.2M, DRC: 0)
[11/15 15:44:26   1532s] 0 (out of 0) MH cells were successfully legalized.
[11/15 15:44:26   1533s] OPERPROF:   Finished npPlace at level 2, CPU:3.882, REAL:1.106, MEM:5015.2M
[11/15 15:44:26   1534s] no activity file in design. spp won't run.
[11/15 15:44:26   1534s] OPERPROF:   Starting IPDeleteSPData at level 2, MEM:5015.2M
[11/15 15:44:26   1534s] OPERPROF:   Finished IPDeleteSPData at level 2, CPU:0.000, REAL:0.000, MEM:5015.2M
[11/15 15:44:26   1534s] 
[11/15 15:44:26   1534s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:5015.2M
[11/15 15:44:27   1534s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.017, REAL:0.017, MEM:5015.2M
[11/15 15:44:27   1534s] default core: bins with density > 0.750 =  4.86 % ( 102 / 2100 )
[11/15 15:44:27   1534s] Density distribution unevenness ratio = 33.320%
[11/15 15:44:27   1534s] RPlace postIncrNP: Density = 1.471000 -> 0.912245.
[11/15 15:44:27   1534s] RPlace postIncrNP Info: Density distribution changes:
[11/15 15:44:27   1534s] [1.10+      ] :	 2 (0.10%) -> 0 (0.00%)
[11/15 15:44:27   1534s] [1.05 - 1.10] :	 1 (0.05%) -> 0 (0.00%)
[11/15 15:44:27   1534s] [1.00 - 1.05] :	 0 (0.00%) -> 0 (0.00%)
[11/15 15:44:27   1534s] [0.95 - 1.00] :	 0 (0.00%) -> 0 (0.00%)
[11/15 15:44:27   1534s] [0.90 - 0.95] :	 2 (0.10%) -> 1 (0.05%)
[11/15 15:44:27   1534s] [0.85 - 0.90] :	 7 (0.33%) -> 9 (0.43%)
[11/15 15:44:27   1534s] [0.80 - 0.85] :	 13 (0.62%) -> 23 (1.10%)
[11/15 15:44:27   1534s] Move report: incrNP moves 1449 insts, mean move: 10.64 um, max move: 66.40 um
[11/15 15:44:27   1534s] 	Max move on inst (core/datapath_inst/mainalu/FE_RC_70_0): (949.40, 384.00) --> (893.00, 374.00)
[11/15 15:44:27   1534s] Finished incrNP (cpu=0:00:04.2, real=0:00:02.0, mem=5015.2M)
[11/15 15:44:27   1534s] End of Small incrNP (cpu=0:00:04.2, real=0:00:02.0)
[11/15 15:44:27   1534s] OPERPROF:   Starting CellHaloInit at level 2, MEM:5015.2M
[11/15 15:44:27   1534s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.002, REAL:0.002, MEM:5015.2M
[11/15 15:44:27   1534s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:5015.2M
[11/15 15:44:27   1534s] Starting refinePlace ...
[11/15 15:44:27   1534s] TDRefine: refinePlace mode spiral search
[11/15 15:44:27   1534s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[11/15 15:44:27   1534s] ** Cut row section cpu time 0:00:00.0.
[11/15 15:44:27   1534s]    Spread Effort: high, pre-route mode, useDDP on.
[11/15 15:44:27   1534s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=5015.2MB) @(0:25:34 - 0:25:34).
[11/15 15:44:27   1534s] Move report: preRPlace moves 1574 insts, mean move: 0.68 um, max move: 5.40 um
[11/15 15:44:27   1534s] 	Max move on inst (core/c_dec_inst/g9861): (529.40, 426.00) --> (526.00, 424.00)
[11/15 15:44:27   1534s] 	Length: 25 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: NAND3BX6MA10TH
[11/15 15:44:27   1534s] wireLenOptFixPriorityInst 144 inst fixed
[11/15 15:44:27   1534s] tweakage running in 8 threads.
[11/15 15:44:27   1534s] Placement tweakage begins.
[11/15 15:44:27   1534s] wire length = 9.730e+05
[11/15 15:44:27   1535s] wire length = 9.694e+05
[11/15 15:44:27   1535s] Placement tweakage ends.
[11/15 15:44:27   1535s] Move report: tweak moves 1711 insts, mean move: 2.40 um, max move: 13.80 um
[11/15 15:44:27   1535s] 	Max move on inst (core/datapath_inst/mainalu/FE_OFC3958_mul_260_70_Y_mul_251_62_Y_mul_257_64_n_771): (903.40, 292.00) --> (917.20, 292.00)
[11/15 15:44:27   1535s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.4, real=0:00:00.0, mem=5029.2MB) @(0:25:34 - 0:25:36).
[11/15 15:44:27   1535s] 
[11/15 15:44:27   1535s] Running Spiral MT with 8 threads  fetchWidth=493 
[11/15 15:44:28   1536s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 15:44:28   1536s] [CPU] RefinePlace/Legalization (cpu=0:00:01.3, real=0:00:01.0, mem=5029.2MB) @(0:25:36 - 0:25:37).
[11/15 15:44:28   1536s] Move report: Detail placement moves 2809 insts, mean move: 1.71 um, max move: 13.80 um
[11/15 15:44:28   1536s] 	Max move on inst (core/datapath_inst/mainalu/FE_OFC3958_mul_260_70_Y_mul_251_62_Y_mul_257_64_n_771): (903.40, 292.00) --> (917.20, 292.00)
[11/15 15:44:28   1536s] 	Runtime: CPU: 0:00:02.9 REAL: 0:00:01.0 MEM: 5029.2MB
[11/15 15:44:28   1536s] Statistics of distance of Instance movement in refine placement:
[11/15 15:44:28   1536s]   maximum (X+Y) =        69.80 um
[11/15 15:44:28   1536s]   inst (core/datapath_inst/mainalu/FE_RC_70_0) with max move: (949.4, 384) -> (889.6, 374)
[11/15 15:44:28   1536s]   mean    (X+Y) =         5.69 um
[11/15 15:44:28   1536s] Total instances flipped for legalization: 552
[11/15 15:44:28   1536s] Summary Report:
[11/15 15:44:28   1536s] Instances move: 3413 (out of 29788 movable)
[11/15 15:44:28   1536s] Instances flipped: 552
[11/15 15:44:28   1536s] Mean displacement: 5.69 um
[11/15 15:44:28   1536s] Max displacement: 69.80 um (Instance: core/datapath_inst/mainalu/FE_RC_70_0) (949.4, 384) -> (889.6, 374)
[11/15 15:44:28   1536s] 	Length: 7 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: AOI22X0P5MA10TH
[11/15 15:44:28   1536s] Total instances moved : 3413
[11/15 15:44:28   1536s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.937, REAL:1.694, MEM:5029.2M
[11/15 15:44:28   1536s] Total net bbox length = 8.776e+05 (5.253e+05 3.523e+05) (ext = 5.194e+04)
[11/15 15:44:28   1536s] Runtime: CPU: 0:00:07.2 REAL: 0:00:03.0 MEM: 5029.2MB
[11/15 15:44:28   1536s] [CPU] RefinePlace/total (cpu=0:00:07.2, real=0:00:03.0, mem=5029.2MB) @(0:25:30 - 0:25:37).
[11/15 15:44:28   1536s] *** Finished refinePlace (0:25:37 mem=5029.2M) ***
[11/15 15:44:28   1536s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.89100.4
[11/15 15:44:28   1536s] OPERPROF: Finished RefinePlace at level 1, CPU:7.176, REAL:3.058, MEM:5029.2M
[11/15 15:44:28   1537s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5029.2M
[11/15 15:44:28   1537s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.076, REAL:0.027, MEM:5029.2M
[11/15 15:44:28   1537s] *** maximum move = 69.80 um ***
[11/15 15:44:28   1537s] *** Finished re-routing un-routed nets (5029.2M) ***
[11/15 15:44:29   1537s] TotalInstCnt at stopUpdate before init: 29,788
[11/15 15:44:29   1537s] OPERPROF: Starting DPlace-Init at level 1, MEM:5029.2M
[11/15 15:44:29   1537s] z: 2, totalTracks: 1
[11/15 15:44:29   1537s] z: 4, totalTracks: 1
[11/15 15:44:29   1537s] z: 6, totalTracks: 1
[11/15 15:44:29   1537s] z: 8, totalTracks: 1
[11/15 15:44:29   1537s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[11/15 15:44:29   1537s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:5029.2M
[11/15 15:44:29   1537s] OPERPROF:     Starting CMU at level 3, MEM:5029.2M
[11/15 15:44:29   1537s] OPERPROF:     Finished CMU at level 3, CPU:0.003, REAL:0.003, MEM:5029.2M
[11/15 15:44:29   1537s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.064, REAL:0.064, MEM:5029.2M
[11/15 15:44:29   1537s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=5029.2MB).
[11/15 15:44:29   1537s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.093, REAL:0.093, MEM:5029.2M
[11/15 15:44:29   1537s] TotalInstCnt at stopUpdate after init: 29,788
[11/15 15:44:29   1537s] 
[11/15 15:44:29   1537s] *** Finish Physical Update (cpu=0:00:08.3 real=0:00:04.0 mem=5029.2M) ***
[11/15 15:44:29   1537s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.89100.1
[11/15 15:44:29   1538s] ** GigaOpt Optimizer WNS Slack -0.134 TNS Slack -2.921 Density 44.46
[11/15 15:44:29   1538s] Skipped Place ECO bump recovery (WNS opt)
[11/15 15:44:29   1538s] Optimizer WNS Pass 1
[11/15 15:44:29   1538s] OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |12.636| 0.000|
|reg2cgate |-0.131|-0.598|
|reg2reg   |-0.134|-2.323|
|HEPG      |-0.134|-2.921|
|All Paths |-0.134|-2.921|
+----------+------+------+

[11/15 15:44:29   1538s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:5029.2M
[11/15 15:44:29   1538s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:5029.2M
[11/15 15:44:29   1538s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[11/15 15:44:29   1538s] Info: End MT loop @oiCellDelayCachingJob.
[11/15 15:44:29   1538s] Active Path Group: reg2cgate reg2reg  
[11/15 15:44:29   1538s] +--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
[11/15 15:44:29   1538s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
[11/15 15:44:29   1538s] +--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
[11/15 15:44:29   1538s] |  -0.134|   -0.134|  -2.921|   -2.921|   44.46%|   0:00:00.0| 5029.2M|setup_analysis_view|  reg2reg| adddec0/mem_en_periph_reg[15]/D                    |
[11/15 15:44:30   1541s] |  -0.073|   -0.073|  -1.413|   -1.413|   44.47%|   0:00:01.0| 5029.2M|setup_analysis_view|  reg2reg| adddec0/mem_en_periph_reg[15]/D                    |
[11/15 15:44:30   1542s] |  -0.030|   -0.030|  -0.391|   -0.391|   44.47%|   0:00:00.0| 5029.2M|setup_analysis_view|  reg2reg| adddec0/mem_en_periph_reg[15]/D                    |
[11/15 15:44:30   1543s] |   0.020|    0.020|   0.000|    0.000|   44.48%|   0:00:00.0| 5029.2M|setup_analysis_view|  reg2reg| adddec0/mem_en_periph_reg[15]/D                    |
[11/15 15:44:31   1544s] |   0.032|    0.034|   0.000|    0.000|   44.48%|   0:00:01.0| 5029.2M|                 NA|       NA| NA                                                 |
[11/15 15:44:31   1544s] |   0.032|    0.034|   0.000|    0.000|   44.48%|   0:00:00.0| 5029.2M|setup_analysis_view|       NA| NA                                                 |
[11/15 15:44:31   1544s] +--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
[11/15 15:44:31   1544s] 
[11/15 15:44:31   1544s] *** Finish Core Optimize Step (cpu=0:00:05.2 real=0:00:02.0 mem=5029.2M) ***
[11/15 15:44:31   1544s] 
[11/15 15:44:31   1544s] *** Finished Optimize Step Cumulative (cpu=0:00:05.3 real=0:00:02.0 mem=5029.2M) ***
[11/15 15:44:31   1544s] OptDebug: End of Optimizer WNS Pass 1:
+----------+------+-----+
|Path Group|   WNS|  TNS|
+----------+------+-----+
|default   |12.636|0.000|
|reg2cgate | 0.037|0.000|
|reg2reg   | 0.034|0.000|
|HEPG      | 0.034|0.000|
|All Paths | 0.034|0.000|
+----------+------+-----+

[11/15 15:44:31   1544s] ** GigaOpt Optimizer WNS Slack 0.032 TNS Slack 0.000 Density 44.48
[11/15 15:44:31   1544s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.89100.2
[11/15 15:44:31   1544s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5029.2M
[11/15 15:44:31   1544s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.078, REAL:0.027, MEM:5029.2M
[11/15 15:44:31   1544s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:5029.2M
[11/15 15:44:31   1544s] OPERPROF:   Starting DPlace-Init at level 2, MEM:5029.2M
[11/15 15:44:31   1544s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:5029.2M
[11/15 15:44:31   1544s] OPERPROF:       Starting CMU at level 4, MEM:5029.2M
[11/15 15:44:31   1544s] OPERPROF:       Finished CMU at level 4, CPU:0.003, REAL:0.003, MEM:5029.2M
[11/15 15:44:31   1544s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.064, REAL:0.064, MEM:5029.2M
[11/15 15:44:31   1544s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.092, REAL:0.092, MEM:5029.2M
[11/15 15:44:31   1544s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.092, REAL:0.093, MEM:5029.2M
[11/15 15:44:31   1544s] TDRefine: refinePlace mode spiral search
[11/15 15:44:31   1544s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.89100.5
[11/15 15:44:31   1544s] OPERPROF: Starting RefinePlace at level 1, MEM:5029.2M
[11/15 15:44:31   1544s] *** Starting refinePlace (0:25:44 mem=5029.2M) ***
[11/15 15:44:31   1544s] Total net bbox length = 8.776e+05 (5.253e+05 3.523e+05) (ext = 5.194e+04)
[11/15 15:44:31   1544s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 15:44:31   1544s] OPERPROF:   Starting CellHaloInit at level 2, MEM:5029.2M
[11/15 15:44:31   1544s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.002, REAL:0.002, MEM:5029.2M
[11/15 15:44:31   1544s] 
[11/15 15:44:31   1544s] Starting Small incrNP...
[11/15 15:44:31   1544s] User Input Parameters:
[11/15 15:44:31   1544s] - Congestion Driven    : Off
[11/15 15:44:31   1544s] - Timing Driven        : Off
[11/15 15:44:31   1544s] - Area-Violation Based : Off
[11/15 15:44:31   1544s] - Start Rollback Level : -5
[11/15 15:44:31   1544s] - Legalized            : On
[11/15 15:44:31   1544s] - Window Based         : Off
[11/15 15:44:31   1544s] - eDen incr mode       : Off
[11/15 15:44:31   1544s] - Small incr mode      : On
[11/15 15:44:31   1544s] 
[11/15 15:44:31   1544s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:5029.2M
[11/15 15:44:31   1544s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.017, REAL:0.017, MEM:5029.2M
[11/15 15:44:31   1544s] default core: bins with density > 0.750 =  4.90 % ( 103 / 2100 )
[11/15 15:44:31   1544s] Density distribution unevenness ratio = 33.328%
[11/15 15:44:31   1544s] cost 0.993878, thresh 1.000000
[11/15 15:44:31   1544s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=5029.2M)
[11/15 15:44:31   1544s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[11/15 15:44:31   1544s] OPERPROF:   Starting CellHaloInit at level 2, MEM:5029.2M
[11/15 15:44:31   1544s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.002, REAL:0.002, MEM:5029.2M
[11/15 15:44:31   1544s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:5029.2M
[11/15 15:44:31   1544s] Starting refinePlace ...
[11/15 15:44:31   1544s] TDRefine: refinePlace mode spiral search
[11/15 15:44:31   1544s] One DDP V2 for no tweak run.
[11/15 15:44:31   1544s]   Spread Effort: high, pre-route mode, useDDP on.
[11/15 15:44:31   1544s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=5029.2MB) @(0:25:44 - 0:25:44).
[11/15 15:44:31   1544s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 15:44:31   1544s] wireLenOptFixPriorityInst 144 inst fixed
[11/15 15:44:31   1544s] 
[11/15 15:44:31   1544s] Running Spiral MT with 8 threads  fetchWidth=493 
[11/15 15:44:31   1545s] Move report: legalization moves 71 insts, mean move: 3.90 um, max move: 16.40 um
[11/15 15:44:31   1545s] 	Max move on inst (core/datapath_inst/mainalu/FE_RC_485_0): (971.00, 332.00) --> (966.60, 320.00)
[11/15 15:44:31   1545s] [CPU] RefinePlace/Legalization (cpu=0:00:01.0, real=0:00:00.0, mem=5032.2MB) @(0:25:45 - 0:25:45).
[11/15 15:44:31   1545s] Move report: Detail placement moves 71 insts, mean move: 3.90 um, max move: 16.40 um
[11/15 15:44:31   1545s] 	Max move on inst (core/datapath_inst/mainalu/FE_RC_485_0): (971.00, 332.00) --> (966.60, 320.00)
[11/15 15:44:31   1545s] 	Runtime: CPU: 0:00:01.1 REAL: 0:00:00.0 MEM: 5032.2MB
[11/15 15:44:31   1545s] Statistics of distance of Instance movement in refine placement:
[11/15 15:44:31   1545s]   maximum (X+Y) =        16.40 um
[11/15 15:44:31   1545s]   inst (core/datapath_inst/mainalu/FE_RC_485_0) with max move: (971, 332) -> (966.6, 320)
[11/15 15:44:31   1545s]   mean    (X+Y) =         3.90 um
[11/15 15:44:31   1545s] Summary Report:
[11/15 15:44:31   1545s] Instances move: 71 (out of 29808 movable)
[11/15 15:44:31   1545s] Instances flipped: 0
[11/15 15:44:31   1545s] Mean displacement: 3.90 um
[11/15 15:44:31   1545s] Max displacement: 16.40 um (Instance: core/datapath_inst/mainalu/FE_RC_485_0) (971, 332) -> (966.6, 320)
[11/15 15:44:31   1545s] 	Length: 4 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: NAND2X0P5MA10TH
[11/15 15:44:31   1545s] Total instances moved : 71
[11/15 15:44:31   1545s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.109, REAL:0.609, MEM:5032.2M
[11/15 15:44:31   1545s] Total net bbox length = 8.780e+05 (5.256e+05 3.524e+05) (ext = 5.194e+04)
[11/15 15:44:31   1545s] Runtime: CPU: 0:00:01.2 REAL: 0:00:00.0 MEM: 5032.2MB
[11/15 15:44:31   1545s] [CPU] RefinePlace/total (cpu=0:00:01.2, real=0:00:00.0, mem=5032.2MB) @(0:25:44 - 0:25:46).
[11/15 15:44:31   1545s] *** Finished refinePlace (0:25:46 mem=5032.2M) ***
[11/15 15:44:31   1545s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.89100.5
[11/15 15:44:31   1545s] OPERPROF: Finished RefinePlace at level 1, CPU:1.207, REAL:0.706, MEM:5032.2M
[11/15 15:44:32   1545s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5032.2M
[11/15 15:44:32   1545s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.074, REAL:0.028, MEM:5032.2M
[11/15 15:44:32   1545s] *** maximum move = 16.40 um ***
[11/15 15:44:32   1545s] *** Finished re-routing un-routed nets (5032.2M) ***
[11/15 15:44:32   1545s] TotalInstCnt at stopUpdate before init: 29,808
[11/15 15:44:32   1545s] OPERPROF: Starting DPlace-Init at level 1, MEM:5032.2M
[11/15 15:44:32   1545s] z: 2, totalTracks: 1
[11/15 15:44:32   1545s] z: 4, totalTracks: 1
[11/15 15:44:32   1545s] z: 6, totalTracks: 1
[11/15 15:44:32   1545s] z: 8, totalTracks: 1
[11/15 15:44:32   1545s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[11/15 15:44:32   1545s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:5032.2M
[11/15 15:44:32   1545s] OPERPROF:     Starting CMU at level 3, MEM:5032.2M
[11/15 15:44:32   1545s] OPERPROF:     Finished CMU at level 3, CPU:0.003, REAL:0.003, MEM:5032.2M
[11/15 15:44:32   1545s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.065, REAL:0.065, MEM:5032.2M
[11/15 15:44:32   1545s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=5032.2MB).
[11/15 15:44:32   1545s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.094, REAL:0.094, MEM:5032.2M
[11/15 15:44:32   1546s] TotalInstCnt at stopUpdate after init: 29,808
[11/15 15:44:32   1546s] 
[11/15 15:44:32   1546s] *** Finish Physical Update (cpu=0:00:01.9 real=0:00:01.0 mem=5032.2M) ***
[11/15 15:44:32   1546s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.89100.2
[11/15 15:44:32   1546s] ** GigaOpt Optimizer WNS Slack 0.007 TNS Slack 0.000 Density 44.48
[11/15 15:44:32   1546s] Recovering Place ECO bump
[11/15 15:44:32   1546s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:5032.2M
[11/15 15:44:32   1546s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:5032.2M
[11/15 15:44:32   1546s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[11/15 15:44:32   1546s] Info: End MT loop @oiCellDelayCachingJob.
[11/15 15:44:32   1546s] Active Path Group: reg2cgate reg2reg  
[11/15 15:44:32   1546s] +--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
[11/15 15:44:32   1546s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
[11/15 15:44:32   1546s] +--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
[11/15 15:44:32   1546s] |   0.007|    0.007|   0.000|    0.000|   44.48%|   0:00:00.0| 5032.2M|setup_analysis_view|  reg2reg| adddec0/mem_en_periph_reg[15]/D                    |
[11/15 15:44:33   1547s] INFO (IMPSP-237): Unable to unplace core/datapath_inst/mainalu/FE_OFC3956_ALU_B_1 - no resize TGrid at inst's location.
[11/15 15:44:33   1551s] |   0.024|    0.024|   0.000|    0.000|   44.48%|   0:00:01.0| 5089.4M|setup_analysis_view|  reg2reg| adddec0/mem_en_periph_reg[10]/D                    |
[11/15 15:44:33   1551s] |   0.024|    0.024|   0.000|    0.000|   44.48%|   0:00:00.0| 5089.4M|setup_analysis_view|  reg2reg| adddec0/mem_en_periph_reg[10]/D                    |
[11/15 15:44:33   1551s] +--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
[11/15 15:44:33   1551s] 
[11/15 15:44:33   1551s] *** Finish Core Optimize Step (cpu=0:00:04.2 real=0:00:01.0 mem=5089.4M) ***
[11/15 15:44:33   1551s] 
[11/15 15:44:33   1551s] *** Finished Optimize Step Cumulative (cpu=0:00:04.3 real=0:00:01.0 mem=5089.4M) ***
[11/15 15:44:33   1551s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5089.4M
[11/15 15:44:33   1551s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.077, REAL:0.023, MEM:5089.4M
[11/15 15:44:33   1551s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:5089.4M
[11/15 15:44:33   1551s] OPERPROF:   Starting DPlace-Init at level 2, MEM:5089.4M
[11/15 15:44:33   1551s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:5089.4M
[11/15 15:44:33   1551s] OPERPROF:       Starting CMU at level 4, MEM:5089.4M
[11/15 15:44:33   1551s] OPERPROF:       Finished CMU at level 4, CPU:0.003, REAL:0.003, MEM:5089.4M
[11/15 15:44:33   1551s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.063, REAL:0.063, MEM:5089.4M
[11/15 15:44:33   1551s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.091, REAL:0.091, MEM:5089.4M
[11/15 15:44:33   1551s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.091, REAL:0.091, MEM:5089.4M
[11/15 15:44:33   1551s] TDRefine: refinePlace mode spiral search
[11/15 15:44:33   1551s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.89100.6
[11/15 15:44:33   1551s] OPERPROF: Starting RefinePlace at level 1, MEM:5089.4M
[11/15 15:44:33   1551s] *** Starting refinePlace (0:25:51 mem=5089.4M) ***
[11/15 15:44:33   1551s] Total net bbox length = 8.780e+05 (5.256e+05 3.524e+05) (ext = 5.194e+04)
[11/15 15:44:33   1551s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 15:44:33   1551s] OPERPROF:   Starting CellHaloInit at level 2, MEM:5089.4M
[11/15 15:44:33   1551s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.002, REAL:0.002, MEM:5089.4M
[11/15 15:44:33   1551s] OPERPROF:   Starting CellHaloInit at level 2, MEM:5089.4M
[11/15 15:44:33   1551s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.002, REAL:0.002, MEM:5089.4M
[11/15 15:44:33   1551s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:5089.4M
[11/15 15:44:33   1551s] Starting refinePlace ...
[11/15 15:44:33   1551s] One DDP V2 for no tweak run.
[11/15 15:44:33   1551s] 
[11/15 15:44:33   1551s] Running Spiral MT with 8 threads  fetchWidth=493 
[11/15 15:44:34   1552s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 15:44:34   1552s] [CPU] RefinePlace/Legalization (cpu=0:00:00.9, real=0:00:01.0, mem=5089.4MB) @(0:25:51 - 0:25:52).
[11/15 15:44:34   1552s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 15:44:34   1552s] 	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 5089.4MB
[11/15 15:44:34   1552s] Statistics of distance of Instance movement in refine placement:
[11/15 15:44:34   1552s]   maximum (X+Y) =         0.00 um
[11/15 15:44:34   1552s]   mean    (X+Y) =         0.00 um
[11/15 15:44:34   1552s] Summary Report:
[11/15 15:44:34   1552s] Instances move: 0 (out of 29808 movable)
[11/15 15:44:34   1552s] Instances flipped: 0
[11/15 15:44:34   1552s] Mean displacement: 0.00 um
[11/15 15:44:34   1552s] Max displacement: 0.00 um 
[11/15 15:44:34   1552s] Total instances moved : 0
[11/15 15:44:34   1552s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.965, REAL:0.498, MEM:5089.4M
[11/15 15:44:34   1552s] Total net bbox length = 8.780e+05 (5.256e+05 3.524e+05) (ext = 5.194e+04)
[11/15 15:44:34   1552s] Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 5089.4MB
[11/15 15:44:34   1552s] [CPU] RefinePlace/total (cpu=0:00:01.0, real=0:00:01.0, mem=5089.4MB) @(0:25:51 - 0:25:52).
[11/15 15:44:34   1552s] *** Finished refinePlace (0:25:52 mem=5089.4M) ***
[11/15 15:44:34   1552s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.89100.6
[11/15 15:44:34   1552s] OPERPROF: Finished RefinePlace at level 1, CPU:1.035, REAL:0.568, MEM:5089.4M
[11/15 15:44:34   1552s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5089.4M
[11/15 15:44:34   1552s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.088, REAL:0.029, MEM:5089.4M
[11/15 15:44:34   1552s] *** maximum move = 0.00 um ***
[11/15 15:44:34   1552s] *** Finished re-routing un-routed nets (5089.4M) ***
[11/15 15:44:34   1552s] OPERPROF: Starting DPlace-Init at level 1, MEM:5089.4M
[11/15 15:44:34   1552s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:5089.4M
[11/15 15:44:34   1552s] OPERPROF:     Starting CMU at level 3, MEM:5089.4M
[11/15 15:44:34   1552s] OPERPROF:     Finished CMU at level 3, CPU:0.003, REAL:0.003, MEM:5089.4M
[11/15 15:44:34   1552s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.063, REAL:0.063, MEM:5089.4M
[11/15 15:44:34   1552s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.091, REAL:0.091, MEM:5089.4M
[11/15 15:44:34   1552s] 
[11/15 15:44:34   1552s] *** Finish Physical Update (cpu=0:00:01.7 real=0:00:01.0 mem=5089.4M) ***
[11/15 15:44:34   1552s] ** GigaOpt Optimizer WNS Slack 0.024 TNS Slack 0.000 Density 44.48
[11/15 15:44:34   1552s] OptDebug: End of Setup Fixing:
+----------+------+-----+
|Path Group|   WNS|  TNS|
+----------+------+-----+
|default   |12.636|0.000|
|reg2cgate | 0.025|0.000|
|reg2reg   | 0.024|0.000|
|HEPG      | 0.024|0.000|
|All Paths | 0.024|0.000|
+----------+------+-----+

[11/15 15:44:34   1552s] 
[11/15 15:44:34   1552s] *** Finish pre-CTS Setup Fixing (cpu=0:05:24 real=0:01:10 mem=5089.4M) ***
[11/15 15:44:34   1552s] 
[11/15 15:44:34   1552s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.89100.1
[11/15 15:44:34   1552s] Total-nets :: 31931, Stn-nets :: 1319, ratio :: 4.13078 %
[11/15 15:44:34   1553s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4880.0M
[11/15 15:44:34   1553s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.110, REAL:0.042, MEM:4881.5M
[11/15 15:44:34   1553s] TotalInstCnt at PhyDesignMc Destruction: 29,808
[11/15 15:44:34   1553s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:44:35   1553s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:44:35   1553s] (I,S,L,T): setup_analysis_view: NA, NA, 0.381157, 0.381157
[11/15 15:44:35   1553s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.89100.7
[11/15 15:44:35   1553s] *** WnsOpt #1 [finish] : cpu/real = 0:05:35.5/0:01:21.5 (4.1), totSession cpu/real = 0:25:53.3/0:07:34.5 (3.4), mem = 4881.5M
[11/15 15:44:35   1553s] 
[11/15 15:44:35   1553s] =============================================================================================
[11/15 15:44:35   1553s]  Step TAT Report for WnsOpt #1                                                  20.12-s088_1
[11/15 15:44:35   1553s] =============================================================================================
[11/15 15:44:35   1553s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/15 15:44:35   1553s] ---------------------------------------------------------------------------------------------
[11/15 15:44:35   1553s] [ AreaOpt                ]      1   0:00:23.1  (  28.4 % )     0:00:23.1 /  0:01:46.5    4.6
[11/15 15:44:35   1553s] [ RefinePlace            ]      3   0:00:06.1  (   7.5 % )     0:00:06.1 /  0:00:12.0    2.0
[11/15 15:44:35   1553s] [ SlackTraversorInit     ]      4   0:00:01.3  (   1.5 % )     0:00:01.3 /  0:00:02.6    2.1
[11/15 15:44:35   1553s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.7
[11/15 15:44:35   1553s] [ LibAnalyzerInit        ]      1   0:00:00.8  (   1.0 % )     0:00:00.8 /  0:00:00.8    1.0
[11/15 15:44:35   1553s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.1
[11/15 15:44:35   1553s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[11/15 15:44:35   1553s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.1 % )     0:00:00.9 /  0:00:01.0    1.0
[11/15 15:44:35   1553s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:44:35   1553s] [ TransformInit          ]      1   0:00:09.6  (  11.8 % )     0:00:09.6 /  0:00:09.8    1.0
[11/15 15:44:35   1553s] [ OptimizationStep       ]      3   0:00:02.1  (   2.6 % )     0:00:39.2 /  0:03:19.6    5.1
[11/15 15:44:35   1553s] [ OptSingleIteration     ]    178   0:00:00.3  (   0.3 % )     0:00:37.0 /  0:03:13.9    5.2
[11/15 15:44:35   1553s] [ OptGetWeight           ]    178   0:00:01.2  (   1.4 % )     0:00:01.2 /  0:00:01.1    1.0
[11/15 15:44:35   1553s] [ OptEval                ]    178   0:00:08.1  (   9.9 % )     0:00:08.1 /  0:00:49.7    6.2
[11/15 15:44:35   1553s] [ OptCommit              ]    178   0:00:00.4  (   0.5 % )     0:00:00.4 /  0:00:00.4    1.0
[11/15 15:44:35   1553s] [ IncrTimingUpdate       ]    189   0:00:22.3  (  27.4 % )     0:00:22.3 /  0:02:05.6    5.6
[11/15 15:44:35   1553s] [ PostCommitDelayUpdate  ]    178   0:00:00.4  (   0.5 % )     0:00:01.1 /  0:00:04.0    3.6
[11/15 15:44:35   1553s] [ IncrDelayCalc          ]   1016   0:00:00.7  (   0.8 % )     0:00:00.7 /  0:00:03.5    5.0
[11/15 15:44:35   1553s] [ SetupOptGetWorkingSet  ]    428   0:00:03.4  (   4.2 % )     0:00:03.4 /  0:00:11.2    3.3
[11/15 15:44:35   1553s] [ SetupOptGetActiveNode  ]    428   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:44:35   1553s] [ SetupOptSlackGraph     ]    178   0:00:00.3  (   0.4 % )     0:00:00.3 /  0:00:01.6    5.3
[11/15 15:44:35   1553s] [ MISC                   ]          0:00:01.1  (   1.3 % )     0:00:01.1 /  0:00:03.9    3.7
[11/15 15:44:35   1553s] ---------------------------------------------------------------------------------------------
[11/15 15:44:35   1553s]  WnsOpt #1 TOTAL                    0:01:21.5  ( 100.0 % )     0:01:21.5 /  0:05:35.5    4.1
[11/15 15:44:35   1553s] ---------------------------------------------------------------------------------------------
[11/15 15:44:35   1553s] 
[11/15 15:44:35   1553s] End: GigaOpt Optimization in WNS mode
[11/15 15:44:35   1553s] *** Timing Is met
[11/15 15:44:35   1553s] *** Check timing (0:00:00.0)
[11/15 15:44:35   1553s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[11/15 15:44:35   1553s] Info: 414 clock nets excluded from IPO operation.
[11/15 15:44:35   1553s] ### Creating LA Mngr. totSessionCpu=0:25:54 mem=4450.5M
[11/15 15:44:35   1553s] ### Creating LA Mngr, finished. totSessionCpu=0:25:54 mem=4450.5M
[11/15 15:44:35   1553s] Processing average sequential pin duty cycle 
[11/15 15:44:35   1553s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/15 15:44:35   1553s] ### Creating PhyDesignMc. totSessionCpu=0:25:54 mem=4627.9M
[11/15 15:44:35   1553s] OPERPROF: Starting DPlace-Init at level 1, MEM:4627.9M
[11/15 15:44:35   1553s] z: 2, totalTracks: 1
[11/15 15:44:35   1553s] z: 4, totalTracks: 1
[11/15 15:44:35   1553s] z: 6, totalTracks: 1
[11/15 15:44:35   1553s] z: 8, totalTracks: 1
[11/15 15:44:35   1553s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[11/15 15:44:35   1553s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4627.9M
[11/15 15:44:35   1553s] OPERPROF:     Starting CMU at level 3, MEM:4627.9M
[11/15 15:44:35   1553s] OPERPROF:     Finished CMU at level 3, CPU:0.003, REAL:0.003, MEM:4627.9M
[11/15 15:44:35   1553s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.051, REAL:0.051, MEM:4627.9M
[11/15 15:44:35   1553s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4627.9MB).
[11/15 15:44:35   1553s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.080, MEM:4627.9M
[11/15 15:44:35   1553s] TotalInstCnt at PhyDesignMc Initialization: 29,808
[11/15 15:44:35   1553s] ### Creating PhyDesignMc, finished. totSessionCpu=0:25:54 mem=4659.9M
[11/15 15:44:35   1553s] Begin: Area Reclaim Optimization
[11/15 15:44:35   1553s] *** AreaOpt #3 [begin] : totSession cpu/real = 0:25:53.8/0:07:35.0 (3.4), mem = 4659.9M
[11/15 15:44:35   1553s] Processing average sequential pin duty cycle 
[11/15 15:44:35   1553s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.89100.8
[11/15 15:44:35   1553s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:44:35   1554s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:44:35   1554s] (I,S,L,T): setup_analysis_view: NA, NA, 0.381157, 0.381157
[11/15 15:44:35   1554s] ### Creating RouteCongInterface, started
[11/15 15:44:35   1554s] 
[11/15 15:44:35   1554s] #optDebug:  {2, 1.000, 0.8500} {3, 0.840, 0.8500} {4, 0.680, 0.8500} {5, 0.520, 0.8500} {6, 0.360, 0.8500} {7, 0.040, 0.8500} {8, 0.040, 0.8500} 
[11/15 15:44:35   1554s] 
[11/15 15:44:35   1554s] #optDebug: {0, 1.000}
[11/15 15:44:35   1554s] ### Creating RouteCongInterface, finished
[11/15 15:44:35   1554s] ### Creating LA Mngr. totSessionCpu=0:25:54 mem=4659.9M
[11/15 15:44:35   1554s] ### Creating LA Mngr, finished. totSessionCpu=0:25:54 mem=4659.9M
[11/15 15:44:37   1556s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4659.9M
[11/15 15:44:37   1556s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4659.9M
[11/15 15:44:37   1556s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 44.48
[11/15 15:44:37   1556s] +---------+---------+--------+--------+------------+--------+
[11/15 15:44:37   1556s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/15 15:44:37   1556s] +---------+---------+--------+--------+------------+--------+
[11/15 15:44:37   1556s] |   44.48%|        -|   0.000|   0.000|   0:00:00.0| 4659.9M|
[11/15 15:44:37   1556s] #optDebug: <stH: 2.0000 MiSeL: 33.7880>
[11/15 15:45:09   1696s] |   44.09%|     2006|   0.000|   0.000|   0:00:32.0| 5256.9M|
[11/15 15:45:09   1696s] +---------+---------+--------+--------+------------+--------+
[11/15 15:45:09   1696s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 44.09
[11/15 15:45:09   1696s] 
[11/15 15:45:09   1696s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[11/15 15:45:09   1696s] --------------------------------------------------------------
[11/15 15:45:09   1696s] |                                   | Total     | Sequential |
[11/15 15:45:09   1696s] --------------------------------------------------------------
[11/15 15:45:09   1696s] | Num insts resized                 |       0  |       0    |
[11/15 15:45:09   1696s] | Num insts undone                  |       0  |       0    |
[11/15 15:45:09   1696s] | Num insts Downsized               |       0  |       0    |
[11/15 15:45:09   1696s] | Num insts Samesized               |       0  |       0    |
[11/15 15:45:09   1696s] | Num insts Upsized                 |       0  |       0    |
[11/15 15:45:09   1696s] | Num multiple commits+uncommits    |       0  |       -    |
[11/15 15:45:09   1696s] --------------------------------------------------------------
[11/15 15:45:09   1696s] End: Core Area Reclaim Optimization (cpu = 0:02:23) (real = 0:00:34.0) **
[11/15 15:45:09   1696s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:45:09   1696s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:45:09   1696s] (I,S,L,T): setup_analysis_view: NA, NA, 0.369828, 0.369828
[11/15 15:45:09   1696s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.89100.8
[11/15 15:45:09   1696s] *** AreaOpt #3 [finish] : cpu/real = 0:02:23.0/0:00:34.0 (4.2), totSession cpu/real = 0:28:16.9/0:08:08.9 (3.5), mem = 5256.9M
[11/15 15:45:09   1696s] 
[11/15 15:45:09   1696s] =============================================================================================
[11/15 15:45:09   1696s]  Step TAT Report for AreaOpt #3                                                 20.12-s088_1
[11/15 15:45:09   1696s] =============================================================================================
[11/15 15:45:09   1696s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/15 15:45:09   1696s] ---------------------------------------------------------------------------------------------
[11/15 15:45:09   1696s] [ SlackTraversorInit     ]      1   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.0
[11/15 15:45:09   1696s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[11/15 15:45:09   1696s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.4
[11/15 15:45:09   1696s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:45:09   1696s] [ OptSingleIteration     ]      1   0:00:00.1  (   0.2 % )     0:00:31.8 /  0:02:20.1    4.4
[11/15 15:45:09   1696s] [ OptGetWeight           ]    197   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:45:09   1696s] [ OptEval                ]    197   0:00:16.8  (  49.3 % )     0:00:16.8 /  0:01:13.5    4.4
[11/15 15:45:09   1696s] [ OptCommit              ]    197   0:00:01.3  (   3.9 % )     0:00:01.3 /  0:00:01.3    1.0
[11/15 15:45:09   1696s] [ IncrTimingUpdate       ]    133   0:00:10.8  (  31.8 % )     0:00:10.8 /  0:00:54.2    5.0
[11/15 15:45:09   1696s] [ PostCommitDelayUpdate  ]    197   0:00:01.4  (   4.0 % )     0:00:02.8 /  0:00:11.1    3.9
[11/15 15:45:09   1696s] [ IncrDelayCalc          ]    903   0:00:01.4  (   4.2 % )     0:00:01.4 /  0:00:09.6    6.7
[11/15 15:45:09   1696s] [ MISC                   ]          0:00:01.9  (   5.6 % )     0:00:01.9 /  0:00:02.6    1.3
[11/15 15:45:09   1696s] ---------------------------------------------------------------------------------------------
[11/15 15:45:09   1696s]  AreaOpt #3 TOTAL                   0:00:34.0  ( 100.0 % )     0:00:34.0 /  0:02:23.0    4.2
[11/15 15:45:09   1696s] ---------------------------------------------------------------------------------------------
[11/15 15:45:09   1696s] 
[11/15 15:45:09   1696s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5046.0M
[11/15 15:45:09   1696s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.072, REAL:0.024, MEM:5047.5M
[11/15 15:45:09   1696s] TotalInstCnt at PhyDesignMc Destruction: 29,433
[11/15 15:45:09   1696s] End: Area Reclaim Optimization (cpu=0:02:23, real=0:00:34, mem=4476.49M, totSessionCpu=0:28:17).
[11/15 15:45:09   1696s] GigaOpt Checkpoint: Internal reclaim -numThreads 8 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -noLeakageDegrade -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[11/15 15:45:09   1696s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[11/15 15:45:09   1697s] Info: 414 clock nets excluded from IPO operation.
[11/15 15:45:09   1697s] ### Creating LA Mngr. totSessionCpu=0:28:17 mem=4476.5M
[11/15 15:45:09   1697s] ### Creating LA Mngr, finished. totSessionCpu=0:28:17 mem=4476.5M
[11/15 15:45:09   1697s] Processing average sequential pin duty cycle 
[11/15 15:45:09   1697s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/15 15:45:09   1697s] ### Creating PhyDesignMc. totSessionCpu=0:28:17 mem=4684.4M
[11/15 15:45:09   1697s] OPERPROF: Starting DPlace-Init at level 1, MEM:4684.4M
[11/15 15:45:09   1697s] z: 2, totalTracks: 1
[11/15 15:45:09   1697s] z: 4, totalTracks: 1
[11/15 15:45:09   1697s] z: 6, totalTracks: 1
[11/15 15:45:09   1697s] z: 8, totalTracks: 1
[11/15 15:45:09   1697s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[11/15 15:45:09   1697s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4684.4M
[11/15 15:45:09   1697s] OPERPROF:     Starting CMU at level 3, MEM:4684.4M
[11/15 15:45:09   1697s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.005, MEM:4684.4M
[11/15 15:45:09   1697s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.062, REAL:0.061, MEM:4684.4M
[11/15 15:45:09   1697s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4684.4MB).
[11/15 15:45:09   1697s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.091, REAL:0.090, MEM:4684.4M
[11/15 15:45:09   1697s] TotalInstCnt at PhyDesignMc Initialization: 29,433
[11/15 15:45:09   1697s] ### Creating PhyDesignMc, finished. totSessionCpu=0:28:17 mem=4684.4M
[11/15 15:45:09   1697s] Begin: Area Reclaim Optimization
[11/15 15:45:09   1697s] *** AreaOpt #4 [begin] : totSession cpu/real = 0:28:17.2/0:08:09.2 (3.5), mem = 4684.4M
[11/15 15:45:09   1697s] Processing average sequential pin duty cycle 
[11/15 15:45:09   1697s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.89100.9
[11/15 15:45:09   1697s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:45:09   1697s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:45:09   1697s] (I,S,L,T): setup_analysis_view: NA, NA, 0.369828, 0.369828
[11/15 15:45:09   1697s] ### Creating RouteCongInterface, started
[11/15 15:45:09   1697s] 
[11/15 15:45:09   1697s] #optDebug:  {2, 1.000, 0.8500} {3, 0.840, 0.8500} {4, 0.680, 0.8500} {5, 0.520, 0.8500} {6, 0.360, 0.8333} {7, 0.040, 0.4408} {8, 0.040, 0.4408} 
[11/15 15:45:09   1697s] 
[11/15 15:45:09   1697s] #optDebug: {0, 1.000}
[11/15 15:45:09   1697s] ### Creating RouteCongInterface, finished
[11/15 15:45:09   1697s] ### Creating LA Mngr. totSessionCpu=0:28:18 mem=4684.4M
[11/15 15:45:09   1697s] ### Creating LA Mngr, finished. totSessionCpu=0:28:18 mem=4684.4M
[11/15 15:45:11   1699s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4684.4M
[11/15 15:45:11   1699s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:4684.4M
[11/15 15:45:11   1699s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 44.09
[11/15 15:45:11   1699s] +---------+---------+--------+--------+------------+--------+
[11/15 15:45:11   1699s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/15 15:45:11   1699s] +---------+---------+--------+--------+------------+--------+
[11/15 15:45:11   1699s] |   44.09%|        -|   0.000|   0.000|   0:00:00.0| 4684.4M|
[11/15 15:45:11   1699s] #optDebug: <stH: 2.0000 MiSeL: 33.7880>
[11/15 15:45:11   1699s] |   44.09%|        0|   0.000|   0.000|   0:00:00.0| 4684.4M|
[11/15 15:45:12   1702s] |   44.08%|       18|  -0.001|  -0.001|   0:00:01.0| 4989.7M|
[11/15 15:45:20   1739s] |   43.85%|      424|   0.000|   0.000|   0:00:08.0| 4989.7M|
[11/15 15:45:22   1751s] |   43.84%|       43|   0.000|   0.000|   0:00:02.0| 4989.7M|
[11/15 15:45:22   1752s] |   43.84%|        4|   0.000|   0.000|   0:00:00.0| 4989.7M|
[11/15 15:45:23   1753s] |   43.84%|        0|   0.000|   0.000|   0:00:01.0| 4989.7M|
[11/15 15:45:23   1753s] #optDebug: <stH: 2.0000 MiSeL: 33.7880>
[11/15 15:45:23   1753s] |   43.84%|        0|   0.000|   0.000|   0:00:00.0| 4989.7M|
[11/15 15:45:23   1753s] +---------+---------+--------+--------+------------+--------+
[11/15 15:45:23   1753s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 43.84
[11/15 15:45:23   1753s] 
[11/15 15:45:23   1753s] ** Summary: Restruct = 0 Buffer Deletion = 10 Declone = 9 Resize = 458 **
[11/15 15:45:23   1753s] --------------------------------------------------------------
[11/15 15:45:23   1753s] |                                   | Total     | Sequential |
[11/15 15:45:23   1753s] --------------------------------------------------------------
[11/15 15:45:23   1753s] | Num insts resized                 |     443  |     120    |
[11/15 15:45:23   1753s] | Num insts undone                  |      13  |       0    |
[11/15 15:45:23   1753s] | Num insts Downsized               |     443  |     120    |
[11/15 15:45:23   1753s] | Num insts Samesized               |       0  |       0    |
[11/15 15:45:23   1753s] | Num insts Upsized                 |       0  |       0    |
[11/15 15:45:23   1753s] | Num multiple commits+uncommits    |      15  |       -    |
[11/15 15:45:23   1753s] --------------------------------------------------------------
[11/15 15:45:23   1753s] End: Core Area Reclaim Optimization (cpu = 0:00:56.1) (real = 0:00:14.0) **
[11/15 15:45:23   1753s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4989.7M
[11/15 15:45:23   1753s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.077, REAL:0.024, MEM:4989.7M
[11/15 15:45:23   1753s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:4989.7M
[11/15 15:45:23   1753s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4989.7M
[11/15 15:45:23   1753s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:4989.7M
[11/15 15:45:23   1753s] OPERPROF:       Starting CMU at level 4, MEM:4989.7M
[11/15 15:45:23   1753s] OPERPROF:       Finished CMU at level 4, CPU:0.004, REAL:0.004, MEM:4989.7M
[11/15 15:45:23   1753s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.067, REAL:0.067, MEM:4989.7M
[11/15 15:45:23   1753s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:4989.7M
[11/15 15:45:23   1753s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:4989.7M
[11/15 15:45:23   1753s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.097, REAL:0.097, MEM:4989.7M
[11/15 15:45:23   1753s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.097, REAL:0.097, MEM:4989.7M
[11/15 15:45:23   1753s] TDRefine: refinePlace mode spiral search
[11/15 15:45:23   1753s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.89100.7
[11/15 15:45:23   1753s] OPERPROF: Starting RefinePlace at level 1, MEM:4989.7M
[11/15 15:45:23   1753s] *** Starting refinePlace (0:29:14 mem=4989.7M) ***
[11/15 15:45:23   1753s] Total net bbox length = 8.720e+05 (5.217e+05 3.503e+05) (ext = 5.271e+04)
[11/15 15:45:23   1753s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 15:45:23   1753s] OPERPROF:   Starting CellHaloInit at level 2, MEM:4989.7M
[11/15 15:45:23   1753s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.002, REAL:0.002, MEM:4989.7M
[11/15 15:45:23   1753s] OPERPROF:   Starting CellHaloInit at level 2, MEM:4989.7M
[11/15 15:45:23   1753s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.002, REAL:0.002, MEM:4989.7M
[11/15 15:45:23   1753s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:4989.7M
[11/15 15:45:23   1753s] Starting refinePlace ...
[11/15 15:45:23   1753s] One DDP V2 for no tweak run.
[11/15 15:45:23   1753s] 
[11/15 15:45:23   1753s] Running Spiral MT with 8 threads  fetchWidth=493 
[11/15 15:45:23   1754s] Move report: legalization moves 1700 insts, mean move: 1.57 um, max move: 17.20 um
[11/15 15:45:23   1754s] 	Max move on inst (FE_OFC6391_BIAS_DBNC_9): (383.40, 588.00) --> (368.20, 590.00)
[11/15 15:45:23   1754s] [CPU] RefinePlace/Legalization (cpu=0:00:00.9, real=0:00:00.0, mem=5017.2MB) @(0:29:14 - 0:29:15).
[11/15 15:45:23   1754s] Move report: Detail placement moves 1700 insts, mean move: 1.57 um, max move: 17.20 um
[11/15 15:45:23   1754s] 	Max move on inst (FE_OFC6391_BIAS_DBNC_9): (383.40, 588.00) --> (368.20, 590.00)
[11/15 15:45:23   1754s] 	Runtime: CPU: 0:00:01.0 REAL: 0:00:00.0 MEM: 5017.2MB
[11/15 15:45:23   1754s] Statistics of distance of Instance movement in refine placement:
[11/15 15:45:23   1754s]   maximum (X+Y) =        17.20 um
[11/15 15:45:23   1754s]   inst (FE_OFC6391_BIAS_DBNC_9) with max move: (383.4, 588) -> (368.2, 590)
[11/15 15:45:23   1754s]   mean    (X+Y) =         1.57 um
[11/15 15:45:23   1754s] Summary Report:
[11/15 15:45:23   1754s] Instances move: 1700 (out of 29414 movable)
[11/15 15:45:23   1754s] Instances flipped: 0
[11/15 15:45:23   1754s] Mean displacement: 1.57 um
[11/15 15:45:23   1754s] Max displacement: 17.20 um (Instance: FE_OFC6391_BIAS_DBNC_9) (383.4, 588) -> (368.2, 590)
[11/15 15:45:23   1754s] 	Length: 19 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: INVX13BA10TH
[11/15 15:45:23   1754s] Total instances moved : 1700
[11/15 15:45:23   1754s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.973, REAL:0.540, MEM:5017.2M
[11/15 15:45:23   1754s] Total net bbox length = 8.737e+05 (5.229e+05 3.508e+05) (ext = 5.302e+04)
[11/15 15:45:23   1754s] Runtime: CPU: 0:00:01.0 REAL: 0:00:00.0 MEM: 5017.2MB
[11/15 15:45:23   1754s] [CPU] RefinePlace/total (cpu=0:00:01.0, real=0:00:00.0, mem=5017.2MB) @(0:29:14 - 0:29:15).
[11/15 15:45:23   1754s] *** Finished refinePlace (0:29:15 mem=5017.2M) ***
[11/15 15:45:23   1754s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.89100.7
[11/15 15:45:23   1754s] OPERPROF: Finished RefinePlace at level 1, CPU:1.051, REAL:0.618, MEM:5017.2M
[11/15 15:45:24   1754s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5017.2M
[11/15 15:45:24   1754s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.085, REAL:0.028, MEM:5017.2M
[11/15 15:45:24   1754s] *** maximum move = 17.20 um ***
[11/15 15:45:24   1754s] *** Finished re-routing un-routed nets (5017.2M) ***
[11/15 15:45:24   1754s] TotalInstCnt at stopUpdate before init: 29,414
[11/15 15:45:24   1754s] OPERPROF: Starting DPlace-Init at level 1, MEM:5017.2M
[11/15 15:45:24   1754s] z: 2, totalTracks: 1
[11/15 15:45:24   1754s] z: 4, totalTracks: 1
[11/15 15:45:24   1754s] z: 6, totalTracks: 1
[11/15 15:45:24   1754s] z: 8, totalTracks: 1
[11/15 15:45:24   1754s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[11/15 15:45:24   1754s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:5017.2M
[11/15 15:45:24   1755s] OPERPROF:     Starting CMU at level 3, MEM:5017.2M
[11/15 15:45:24   1755s] OPERPROF:     Finished CMU at level 3, CPU:0.003, REAL:0.003, MEM:5017.2M
[11/15 15:45:24   1755s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.064, REAL:0.064, MEM:5017.2M
[11/15 15:45:24   1755s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:5017.2M
[11/15 15:45:24   1755s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:5017.2M
[11/15 15:45:24   1755s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=5017.2MB).
[11/15 15:45:24   1755s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.095, REAL:0.095, MEM:5017.2M
[11/15 15:45:24   1755s] TotalInstCnt at stopUpdate after init: 29,414
[11/15 15:45:24   1755s] 
[11/15 15:45:24   1755s] *** Finish Physical Update (cpu=0:00:01.8 real=0:00:01.0 mem=5017.2M) ***
[11/15 15:45:24   1755s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:45:24   1755s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:45:24   1755s] (I,S,L,T): setup_analysis_view: NA, NA, 0.362567, 0.362567
[11/15 15:45:24   1755s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.89100.9
[11/15 15:45:24   1755s] *** AreaOpt #4 [finish] : cpu/real = 0:00:58.6/0:00:14.7 (4.0), totSession cpu/real = 0:29:15.8/0:08:23.9 (3.5), mem = 5017.2M
[11/15 15:45:24   1755s] 
[11/15 15:45:24   1755s] =============================================================================================
[11/15 15:45:24   1755s]  Step TAT Report for AreaOpt #4                                                 20.12-s088_1
[11/15 15:45:24   1755s] =============================================================================================
[11/15 15:45:24   1755s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/15 15:45:24   1755s] ---------------------------------------------------------------------------------------------
[11/15 15:45:24   1755s] [ RefinePlace            ]      1   0:00:01.2  (   8.3 % )     0:00:01.2 /  0:00:01.8    1.5
[11/15 15:45:24   1755s] [ SlackTraversorInit     ]      1   0:00:00.2  (   1.3 % )     0:00:00.2 /  0:00:00.2    0.9
[11/15 15:45:24   1755s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[11/15 15:45:24   1755s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.2
[11/15 15:45:24   1755s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:45:24   1755s] [ OptSingleIteration     ]      7   0:00:00.2  (   1.3 % )     0:00:10.7 /  0:00:52.9    4.9
[11/15 15:45:24   1755s] [ OptGetWeight           ]   1007   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:45:24   1755s] [ OptEval                ]   1007   0:00:01.2  (   8.2 % )     0:00:01.2 /  0:00:04.9    4.1
[11/15 15:45:24   1755s] [ OptCommit              ]   1007   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.2
[11/15 15:45:24   1755s] [ IncrTimingUpdate       ]    123   0:00:08.5  (  57.9 % )     0:00:08.5 /  0:00:45.1    5.3
[11/15 15:45:24   1755s] [ PostCommitDelayUpdate  ]   1019   0:00:00.3  (   1.9 % )     0:00:00.7 /  0:00:02.6    3.6
[11/15 15:45:24   1755s] [ IncrDelayCalc          ]    503   0:00:00.4  (   3.0 % )     0:00:00.4 /  0:00:02.3    5.4
[11/15 15:45:24   1755s] [ MISC                   ]          0:00:02.5  (  16.7 % )     0:00:02.5 /  0:00:03.5    1.4
[11/15 15:45:24   1755s] ---------------------------------------------------------------------------------------------
[11/15 15:45:24   1755s]  AreaOpt #4 TOTAL                   0:00:14.7  ( 100.0 % )     0:00:14.7 /  0:00:58.6    4.0
[11/15 15:45:24   1755s] ---------------------------------------------------------------------------------------------
[11/15 15:45:24   1755s] 
[11/15 15:45:24   1755s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4807.8M
[11/15 15:45:24   1755s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.067, REAL:0.029, MEM:4809.2M
[11/15 15:45:24   1755s] TotalInstCnt at PhyDesignMc Destruction: 29,414
[11/15 15:45:24   1755s] End: Area Reclaim Optimization (cpu=0:00:59, real=0:00:15, mem=4474.23M, totSessionCpu=0:29:16).
[11/15 15:45:24   1756s] Begin: GigaOpt postEco DRV Optimization
[11/15 15:45:24   1756s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 8 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
[11/15 15:45:24   1756s] *** DrvOpt #4 [begin] : totSession cpu/real = 0:29:16.1/0:08:24.2 (3.5), mem = 4474.2M
[11/15 15:45:24   1756s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[11/15 15:45:24   1756s] Info: 414 clock nets excluded from IPO operation.
[11/15 15:45:24   1756s] Processing average sequential pin duty cycle 
[11/15 15:45:24   1756s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.89100.10
[11/15 15:45:24   1756s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:45:24   1756s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:45:24   1756s] (I,S,L,T): setup_analysis_view: NA, NA, 0.362567, 0.362567
[11/15 15:45:24   1756s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/15 15:45:24   1756s] ### Creating PhyDesignMc. totSessionCpu=0:29:16 mem=4474.2M
[11/15 15:45:24   1756s] OPERPROF: Starting DPlace-Init at level 1, MEM:4474.2M
[11/15 15:45:24   1756s] z: 2, totalTracks: 1
[11/15 15:45:24   1756s] z: 4, totalTracks: 1
[11/15 15:45:24   1756s] z: 6, totalTracks: 1
[11/15 15:45:24   1756s] z: 8, totalTracks: 1
[11/15 15:45:24   1756s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[11/15 15:45:24   1756s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4474.2M
[11/15 15:45:24   1756s] OPERPROF:     Starting CMU at level 3, MEM:4474.2M
[11/15 15:45:25   1756s] OPERPROF:     Finished CMU at level 3, CPU:0.003, REAL:0.003, MEM:4474.2M
[11/15 15:45:25   1756s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.057, REAL:0.057, MEM:4474.2M
[11/15 15:45:25   1756s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=4474.2MB).
[11/15 15:45:25   1756s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.090, MEM:4474.2M
[11/15 15:45:25   1756s] TotalInstCnt at PhyDesignMc Initialization: 29,414
[11/15 15:45:25   1756s] ### Creating PhyDesignMc, finished. totSessionCpu=0:29:17 mem=4474.2M
[11/15 15:45:25   1756s] ### Creating RouteCongInterface, started
[11/15 15:45:25   1756s] 
[11/15 15:45:25   1756s] #optDebug:  {2, 1.000, 0.8500} {3, 0.840, 0.8500} {4, 0.680, 0.8500} {5, 0.520, 0.8500} {6, 0.360, 0.6667} {7, 0.040, 0.3526} {8, 0.040, 0.3526} 
[11/15 15:45:25   1756s] 
[11/15 15:45:25   1756s] #optDebug: {0, 1.000}
[11/15 15:45:25   1756s] ### Creating RouteCongInterface, finished
[11/15 15:45:25   1756s] ### Creating LA Mngr. totSessionCpu=0:29:17 mem=4474.2M
[11/15 15:45:25   1756s] ### Creating LA Mngr, finished. totSessionCpu=0:29:17 mem=4474.2M
[11/15 15:45:28   1760s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4682.2M
[11/15 15:45:28   1760s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4682.2M
[11/15 15:45:28   1761s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/15 15:45:28   1761s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[11/15 15:45:28   1761s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/15 15:45:28   1761s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[11/15 15:45:28   1761s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/15 15:45:28   1761s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[11/15 15:45:28   1761s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[11/15 15:45:28   1761s] Info: violation cost 604.730896 (cap = 21.356243, tran = 583.374695, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/15 15:45:28   1761s] |    54|   184|    -1.32|    32|    32|    -0.25|     0|     0|     0|     0|    -0.01|    -0.06|       0|       0|       0| 43.84%|          |         |
[11/15 15:45:28   1763s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[11/15 15:45:28   1763s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[11/15 15:45:28   1763s] Info: violation cost 599.956482 (cap = 21.356243, tran = 578.600281, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/15 15:45:28   1763s] |    38|   134|    -1.32|    32|    32|    -0.25|     0|     0|     0|     0|    -0.01|    -0.10|      11|       3|      10| 43.85%| 0:00:00.0|  5039.9M|
[11/15 15:45:28   1763s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[11/15 15:45:28   1763s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[11/15 15:45:28   1763s] Info: violation cost 599.956482 (cap = 21.356243, tran = 578.600281, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/15 15:45:28   1763s] |    38|   134|    -1.32|    32|    32|    -0.25|     0|     0|     0|     0|    -0.01|    -0.10|       0|       0|       0| 43.85%| 0:00:00.0|  5039.9M|
[11/15 15:45:28   1763s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/15 15:45:28   1763s] 
[11/15 15:45:28   1763s] ###############################################################################
[11/15 15:45:28   1763s] #
[11/15 15:45:28   1763s] #  Large fanout net report:  
[11/15 15:45:28   1763s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[11/15 15:45:28   1763s] #     - current density: 43.85
[11/15 15:45:28   1763s] #
[11/15 15:45:28   1763s] #  List of high fanout nets:
[11/15 15:45:28   1763s] #
[11/15 15:45:28   1763s] ###############################################################################
[11/15 15:45:28   1763s] 
[11/15 15:45:28   1763s] 
[11/15 15:45:28   1763s] =======================================================================
[11/15 15:45:28   1763s]                 Reasons for remaining drv violations
[11/15 15:45:28   1763s] =======================================================================
[11/15 15:45:28   1763s] *info: Total 38 net(s) have violations which can't be fixed by DRV optimization.
[11/15 15:45:28   1763s] 
[11/15 15:45:28   1763s] MultiBuffering failure reasons
[11/15 15:45:28   1763s] ------------------------------------------------
[11/15 15:45:28   1763s] *info:     6 net(s): Could not be fixed because the gain is not enough.
[11/15 15:45:28   1763s] *info:    32 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[11/15 15:45:28   1763s] 
[11/15 15:45:28   1763s] 
[11/15 15:45:28   1763s] *** Finish DRV Fixing (cpu=0:00:02.6 real=0:00:00.0 mem=5039.9M) ***
[11/15 15:45:28   1763s] 
[11/15 15:45:28   1763s] Total-nets :: 31551, Stn-nets :: 4908, ratio :: 15.5558 %
[11/15 15:45:28   1763s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4830.5M
[11/15 15:45:28   1763s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.065, REAL:0.024, MEM:4832.0M
[11/15 15:45:28   1763s] TotalInstCnt at PhyDesignMc Destruction: 29,428
[11/15 15:45:29   1763s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:45:29   1763s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:45:29   1763s] (I,S,L,T): setup_analysis_view: NA, NA, 0.362747, 0.362747
[11/15 15:45:29   1763s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.89100.10
[11/15 15:45:29   1763s] *** DrvOpt #4 [finish] : cpu/real = 0:00:07.6/0:00:04.3 (1.8), totSession cpu/real = 0:29:23.7/0:08:28.5 (3.5), mem = 4832.0M
[11/15 15:45:29   1763s] 
[11/15 15:45:29   1763s] =============================================================================================
[11/15 15:45:29   1763s]  Step TAT Report for DrvOpt #4                                                  20.12-s088_1
[11/15 15:45:29   1763s] =============================================================================================
[11/15 15:45:29   1763s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/15 15:45:29   1763s] ---------------------------------------------------------------------------------------------
[11/15 15:45:29   1763s] [ SlackTraversorInit     ]      1   0:00:00.2  (   4.5 % )     0:00:00.2 /  0:00:00.2    1.0
[11/15 15:45:29   1763s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.9
[11/15 15:45:29   1763s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   4.3 % )     0:00:00.2 /  0:00:00.2    1.0
[11/15 15:45:29   1763s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:00.1    1.3
[11/15 15:45:29   1763s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:45:29   1763s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:00.3 /  0:00:01.9    5.6
[11/15 15:45:29   1763s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:45:29   1763s] [ OptEval                ]      2   0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:00.6    6.5
[11/15 15:45:29   1763s] [ OptCommit              ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[11/15 15:45:29   1763s] [ IncrTimingUpdate       ]      1   0:00:00.2  (   4.7 % )     0:00:00.2 /  0:00:01.2    5.7
[11/15 15:45:29   1763s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    3.7
[11/15 15:45:29   1763s] [ IncrDelayCalc          ]      6   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.1    5.7
[11/15 15:45:29   1763s] [ DrvFindVioNets         ]      3   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.2    5.5
[11/15 15:45:29   1763s] [ DrvComputeSummary      ]      3   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    2.2
[11/15 15:45:29   1763s] [ MISC                   ]          0:00:03.4  (  78.4 % )     0:00:03.4 /  0:00:04.8    1.4
[11/15 15:45:29   1763s] ---------------------------------------------------------------------------------------------
[11/15 15:45:29   1763s]  DrvOpt #4 TOTAL                    0:00:04.3  ( 100.0 % )     0:00:04.3 /  0:00:07.6    1.8
[11/15 15:45:29   1763s] ---------------------------------------------------------------------------------------------
[11/15 15:45:29   1763s] 
[11/15 15:45:29   1763s] End: GigaOpt postEco DRV Optimization
[11/15 15:45:29   1764s] GigaOpt: WNS changes after postEco optimization: -0.008 -> -0.010 (bump = 0.002)
[11/15 15:45:29   1764s] GigaOpt: Skipping nonLegal postEco optimization
[11/15 15:45:30   1764s] Design TNS changes after trial route: -0.058 -> -0.096
[11/15 15:45:30   1764s] Begin: GigaOpt TNS non-legal recovery
[11/15 15:45:30   1764s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -newSetupRecovery -allEndPoints -maxLocalDensity 0.92 -numThreads 8 -nativePathGroupFlow  -NDROptEffortAuto  -ipoTgtSlackCoef 0 -effTgtSlackCoef 0 -tnsBumpRecoveryInTNS -integratedAreaOpt
[11/15 15:45:30   1764s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[11/15 15:45:30   1764s] Info: 414 clock nets excluded from IPO operation.
[11/15 15:45:30   1764s] *** TnsOpt #1 [begin] : totSession cpu/real = 0:29:24.9/0:08:29.7 (3.5), mem = 4832.0M
[11/15 15:45:30   1764s] Processing average sequential pin duty cycle 
[11/15 15:45:30   1764s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.89100.11
[11/15 15:45:30   1764s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:45:30   1765s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:45:30   1765s] (I,S,L,T): setup_analysis_view: NA, NA, 0.362747, 0.362747
[11/15 15:45:30   1765s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/15 15:45:30   1765s] ### Creating PhyDesignMc. totSessionCpu=0:29:25 mem=4832.0M
[11/15 15:45:30   1765s] OPERPROF: Starting DPlace-Init at level 1, MEM:4832.0M
[11/15 15:45:30   1765s] z: 2, totalTracks: 1
[11/15 15:45:30   1765s] z: 4, totalTracks: 1
[11/15 15:45:30   1765s] z: 6, totalTracks: 1
[11/15 15:45:30   1765s] z: 8, totalTracks: 1
[11/15 15:45:30   1765s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[11/15 15:45:30   1765s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4832.0M
[11/15 15:45:30   1765s] OPERPROF:     Starting CMU at level 3, MEM:4832.0M
[11/15 15:45:30   1765s] OPERPROF:     Finished CMU at level 3, CPU:0.003, REAL:0.003, MEM:4832.0M
[11/15 15:45:30   1765s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.088, REAL:0.059, MEM:4832.0M
[11/15 15:45:30   1765s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4832.0MB).
[11/15 15:45:30   1765s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.118, REAL:0.089, MEM:4832.0M
[11/15 15:45:30   1765s] TotalInstCnt at PhyDesignMc Initialization: 29,428
[11/15 15:45:30   1765s] ### Creating PhyDesignMc, finished. totSessionCpu=0:29:25 mem=4832.0M
[11/15 15:45:30   1765s] ### Creating RouteCongInterface, started
[11/15 15:45:30   1765s] 
[11/15 15:45:30   1765s] #optDebug:  {2, 1.000, 0.8500} {3, 0.840, 0.8500} {4, 0.680, 0.8500} {5, 0.520, 0.8500} {6, 0.360, 0.8500} {7, 0.040, 0.8500} {8, 0.040, 0.8500} 
[11/15 15:45:30   1765s] 
[11/15 15:45:30   1765s] #optDebug: {0, 1.000}
[11/15 15:45:30   1765s] ### Creating RouteCongInterface, finished
[11/15 15:45:30   1765s] ### Creating LA Mngr. totSessionCpu=0:29:25 mem=4832.0M
[11/15 15:45:30   1765s] ### Creating LA Mngr, finished. totSessionCpu=0:29:25 mem=4832.0M
[11/15 15:45:37   1772s] *info: 1 don't touch net excluded
[11/15 15:45:37   1772s] *info: 414 clock nets excluded
[11/15 15:45:37   1772s] *info: 2 special nets excluded.
[11/15 15:45:37   1772s] *info: 1901 no-driver nets excluded.
[11/15 15:45:39   1774s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.89100.2
[11/15 15:45:39   1774s] PathGroup :  reg2cgate  TargetSlack : 0 
[11/15 15:45:39   1774s] PathGroup :  reg2reg  TargetSlack : 0 
[11/15 15:45:39   1775s] ** GigaOpt Optimizer WNS Slack -0.011 TNS Slack -0.096 Density 43.85
[11/15 15:45:39   1775s] Optimizer TNS Opt
[11/15 15:45:39   1775s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |12.864| 0.000|
|reg2cgate |-0.011|-0.020|
|reg2reg   |-0.010|-0.076|
|HEPG      |-0.011|-0.096|
|All Paths |-0.011|-0.096|
+----------+------+------+

[11/15 15:45:39   1775s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:5039.9M
[11/15 15:45:39   1775s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:5039.9M
[11/15 15:45:39   1775s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[11/15 15:45:39   1775s] Info: End MT loop @oiCellDelayCachingJob.
[11/15 15:45:39   1775s] Active Path Group: reg2cgate reg2reg  
[11/15 15:45:39   1775s] +--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
[11/15 15:45:39   1775s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
[11/15 15:45:39   1775s] +--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
[11/15 15:45:39   1775s] |  -0.011|   -0.011|  -0.096|   -0.096|   43.85%|   0:00:00.0| 5039.9M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:45:40   1776s] |   0.000|    0.006|   0.000|    0.000|   43.85%|   0:00:01.0| 5039.9M|setup_analysis_view|       NA| NA                                                 |
[11/15 15:45:40   1776s] +--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
[11/15 15:45:40   1776s] 
[11/15 15:45:40   1776s] *** Finish Core Optimize Step (cpu=0:00:01.5 real=0:00:01.0 mem=5039.9M) ***
[11/15 15:45:40   1776s] 
[11/15 15:45:40   1776s] *** Finished Optimize Step Cumulative (cpu=0:00:01.6 real=0:00:01.0 mem=5039.9M) ***
[11/15 15:45:40   1776s] OptDebug: End of Optimizer TNS Pass:
+----------+------+-----+
|Path Group|   WNS|  TNS|
+----------+------+-----+
|default   |12.864|0.000|
|reg2cgate | 0.006|0.000|
|reg2reg   | 0.007|0.000|
|HEPG      | 0.006|0.000|
|All Paths | 0.006|0.000|
+----------+------+-----+

[11/15 15:45:40   1776s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 43.85
[11/15 15:45:40   1776s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.89100.3
[11/15 15:45:40   1776s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5039.9M
[11/15 15:45:40   1776s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.069, REAL:0.023, MEM:5039.9M
[11/15 15:45:40   1776s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:5039.9M
[11/15 15:45:40   1776s] OPERPROF:   Starting DPlace-Init at level 2, MEM:5039.9M
[11/15 15:45:40   1776s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:5039.9M
[11/15 15:45:40   1777s] OPERPROF:       Starting CMU at level 4, MEM:5039.9M
[11/15 15:45:40   1777s] OPERPROF:       Finished CMU at level 4, CPU:0.003, REAL:0.003, MEM:5039.9M
[11/15 15:45:40   1777s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.063, REAL:0.063, MEM:5039.9M
[11/15 15:45:40   1777s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.092, REAL:0.092, MEM:5039.9M
[11/15 15:45:40   1777s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.092, REAL:0.092, MEM:5039.9M
[11/15 15:45:40   1777s] TDRefine: refinePlace mode spiral search
[11/15 15:45:40   1777s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.89100.8
[11/15 15:45:40   1777s] OPERPROF: Starting RefinePlace at level 1, MEM:5039.9M
[11/15 15:45:40   1777s] *** Starting refinePlace (0:29:37 mem=5039.9M) ***
[11/15 15:45:40   1777s] Total net bbox length = 8.739e+05 (5.230e+05 3.509e+05) (ext = 5.257e+04)
[11/15 15:45:40   1777s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 15:45:40   1777s] OPERPROF:   Starting CellHaloInit at level 2, MEM:5039.9M
[11/15 15:45:40   1777s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.002, REAL:0.002, MEM:5039.9M
[11/15 15:45:40   1777s] 
[11/15 15:45:40   1777s] Starting Small incrNP...
[11/15 15:45:40   1777s] User Input Parameters:
[11/15 15:45:40   1777s] - Congestion Driven    : Off
[11/15 15:45:40   1777s] - Timing Driven        : Off
[11/15 15:45:40   1777s] - Area-Violation Based : Off
[11/15 15:45:40   1777s] - Start Rollback Level : -5
[11/15 15:45:40   1777s] - Legalized            : On
[11/15 15:45:40   1777s] - Window Based         : Off
[11/15 15:45:40   1777s] - eDen incr mode       : Off
[11/15 15:45:40   1777s] - Small incr mode      : On
[11/15 15:45:40   1777s] 
[11/15 15:45:40   1777s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:5039.9M
[11/15 15:45:40   1777s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.017, REAL:0.017, MEM:5039.9M
[11/15 15:45:40   1777s] default core: bins with density > 0.750 =  4.57 % ( 96 / 2100 )
[11/15 15:45:40   1777s] Density distribution unevenness ratio = 33.552%
[11/15 15:45:40   1777s] cost 0.900000, thresh 1.000000
[11/15 15:45:40   1777s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=5039.9M)
[11/15 15:45:40   1777s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[11/15 15:45:40   1777s] OPERPROF:   Starting CellHaloInit at level 2, MEM:5039.9M
[11/15 15:45:40   1777s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.002, REAL:0.002, MEM:5039.9M
[11/15 15:45:40   1777s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:5039.9M
[11/15 15:45:40   1777s] Starting refinePlace ...
[11/15 15:45:40   1777s] TDRefine: refinePlace mode spiral search
[11/15 15:45:40   1777s] One DDP V2 for no tweak run.
[11/15 15:45:40   1777s]   Spread Effort: high, pre-route mode, useDDP on.
[11/15 15:45:40   1777s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=5039.9MB) @(0:29:37 - 0:29:37).
[11/15 15:45:40   1777s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 15:45:40   1777s] wireLenOptFixPriorityInst 144 inst fixed
[11/15 15:45:40   1777s] 
[11/15 15:45:40   1777s] Running Spiral MT with 8 threads  fetchWidth=493 
[11/15 15:45:41   1778s] Move report: legalization moves 30 insts, mean move: 3.01 um, max move: 21.00 um
[11/15 15:45:41   1778s] 	Max move on inst (FE_OFC6293_BIAS_ADJ_5): (383.40, 592.00) --> (380.40, 574.00)
[11/15 15:45:41   1778s] [CPU] RefinePlace/Legalization (cpu=0:00:00.9, real=0:00:01.0, mem=5045.0MB) @(0:29:37 - 0:29:38).
[11/15 15:45:41   1778s] Move report: Detail placement moves 30 insts, mean move: 3.01 um, max move: 21.00 um
[11/15 15:45:41   1778s] 	Max move on inst (FE_OFC6293_BIAS_ADJ_5): (383.40, 592.00) --> (380.40, 574.00)
[11/15 15:45:41   1778s] 	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 5045.0MB
[11/15 15:45:41   1778s] Statistics of distance of Instance movement in refine placement:
[11/15 15:45:41   1778s]   maximum (X+Y) =        21.00 um
[11/15 15:45:41   1778s]   inst (FE_OFC6293_BIAS_ADJ_5) with max move: (383.4, 592) -> (380.4, 574)
[11/15 15:45:41   1778s]   mean    (X+Y) =         3.01 um
[11/15 15:45:41   1778s] Summary Report:
[11/15 15:45:41   1778s] Instances move: 30 (out of 29430 movable)
[11/15 15:45:41   1778s] Instances flipped: 0
[11/15 15:45:41   1778s] Mean displacement: 3.01 um
[11/15 15:45:41   1778s] Max displacement: 21.00 um (Instance: FE_OFC6293_BIAS_ADJ_5) (383.4, 592) -> (380.4, 574)
[11/15 15:45:41   1778s] 	Length: 23 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: INVX16BA10TH
[11/15 15:45:41   1778s] Total instances moved : 30
[11/15 15:45:41   1778s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.000, REAL:0.582, MEM:5045.0M
[11/15 15:45:41   1778s] Total net bbox length = 8.739e+05 (5.230e+05 3.509e+05) (ext = 5.261e+04)
[11/15 15:45:41   1778s] Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 5045.0MB
[11/15 15:45:41   1778s] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:01.0, mem=5045.0MB) @(0:29:37 - 0:29:38).
[11/15 15:45:41   1778s] *** Finished refinePlace (0:29:38 mem=5045.0M) ***
[11/15 15:45:41   1778s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.89100.8
[11/15 15:45:41   1778s] OPERPROF: Finished RefinePlace at level 1, CPU:1.095, REAL:0.677, MEM:5045.0M
[11/15 15:45:41   1778s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5045.0M
[11/15 15:45:41   1778s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.072, REAL:0.028, MEM:5045.0M
[11/15 15:45:41   1778s] *** maximum move = 21.00 um ***
[11/15 15:45:41   1778s] *** Finished re-routing un-routed nets (5045.0M) ***
[11/15 15:45:41   1778s] OPERPROF: Starting DPlace-Init at level 1, MEM:5045.0M
[11/15 15:45:41   1778s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:5045.0M
[11/15 15:45:41   1778s] OPERPROF:     Starting CMU at level 3, MEM:5045.0M
[11/15 15:45:41   1778s] OPERPROF:     Finished CMU at level 3, CPU:0.003, REAL:0.003, MEM:5045.0M
[11/15 15:45:41   1778s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.065, REAL:0.065, MEM:5045.0M
[11/15 15:45:41   1778s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.093, REAL:0.093, MEM:5045.0M
[11/15 15:45:41   1778s] 
[11/15 15:45:41   1778s] *** Finish Physical Update (cpu=0:00:01.8 real=0:00:01.0 mem=5045.0M) ***
[11/15 15:45:41   1778s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.89100.3
[11/15 15:45:41   1778s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 43.85
[11/15 15:45:41   1778s] OptDebug: End of Setup Fixing:
+----------+------+-----+
|Path Group|   WNS|  TNS|
+----------+------+-----+
|default   |12.864|0.000|
|reg2cgate | 0.006|0.000|
|reg2reg   | 0.007|0.000|
|HEPG      | 0.006|0.000|
|All Paths | 0.006|0.000|
+----------+------+-----+

[11/15 15:45:41   1778s] 
[11/15 15:45:41   1778s] *** Finish pre-CTS Setup Fixing (cpu=0:00:03.9 real=0:00:02.0 mem=5045.0M) ***
[11/15 15:45:41   1778s] 
[11/15 15:45:41   1778s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.89100.2
[11/15 15:45:41   1778s] Total-nets :: 31553, Stn-nets :: 4917, ratio :: 15.5833 %
[11/15 15:45:41   1778s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4835.6M
[11/15 15:45:41   1778s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.084, REAL:0.042, MEM:4837.1M
[11/15 15:45:41   1778s] TotalInstCnt at PhyDesignMc Destruction: 29,430
[11/15 15:45:41   1778s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:45:41   1779s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:45:41   1779s] (I,S,L,T): setup_analysis_view: NA, NA, 0.362751, 0.362751
[11/15 15:45:41   1779s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.89100.11
[11/15 15:45:41   1779s] *** TnsOpt #1 [finish] : cpu/real = 0:00:14.2/0:00:11.7 (1.2), totSession cpu/real = 0:29:39.1/0:08:41.3 (3.4), mem = 4837.1M
[11/15 15:45:41   1779s] 
[11/15 15:45:41   1779s] =============================================================================================
[11/15 15:45:41   1779s]  Step TAT Report for TnsOpt #1                                                  20.12-s088_1
[11/15 15:45:41   1779s] =============================================================================================
[11/15 15:45:41   1779s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/15 15:45:41   1779s] ---------------------------------------------------------------------------------------------
[11/15 15:45:41   1779s] [ RefinePlace            ]      1   0:00:01.2  (  10.5 % )     0:00:01.2 /  0:00:01.8    1.4
[11/15 15:45:41   1779s] [ SlackTraversorInit     ]      2   0:00:00.4  (   3.2 % )     0:00:00.4 /  0:00:00.4    1.0
[11/15 15:45:41   1779s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[11/15 15:45:41   1779s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   1.6 % )     0:00:00.2 /  0:00:00.2    1.2
[11/15 15:45:41   1779s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.0
[11/15 15:45:41   1779s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:45:41   1779s] [ TransformInit          ]      1   0:00:09.1  (  77.6 % )     0:00:09.1 /  0:00:09.4    1.0
[11/15 15:45:41   1779s] [ OptimizationStep       ]      1   0:00:00.1  (   0.9 % )     0:00:00.5 /  0:00:01.6    3.5
[11/15 15:45:41   1779s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.3 /  0:00:01.4    4.1
[11/15 15:45:41   1779s] [ OptGetWeight           ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    0.9
[11/15 15:45:41   1779s] [ OptEval                ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.4    5.9
[11/15 15:45:41   1779s] [ OptCommit              ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:45:41   1779s] [ IncrTimingUpdate       ]      5   0:00:00.2  (   1.3 % )     0:00:00.2 /  0:00:00.8    5.5
[11/15 15:45:41   1779s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:45:41   1779s] [ IncrDelayCalc          ]      5   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:45:41   1779s] [ SetupOptGetWorkingSet  ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    2.8
[11/15 15:45:41   1779s] [ SetupOptGetActiveNode  ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:45:41   1779s] [ SetupOptSlackGraph     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:45:41   1779s] [ MISC                   ]          0:00:00.3  (   2.4 % )     0:00:00.3 /  0:00:00.7    2.6
[11/15 15:45:41   1779s] ---------------------------------------------------------------------------------------------
[11/15 15:45:41   1779s]  TnsOpt #1 TOTAL                    0:00:11.7  ( 100.0 % )     0:00:11.7 /  0:00:14.2    1.2
[11/15 15:45:41   1779s] ---------------------------------------------------------------------------------------------
[11/15 15:45:41   1779s] 
[11/15 15:45:41   1779s] End: GigaOpt TNS non-legal recovery
[11/15 15:45:41   1779s] Adjusting target slack by 0.0 ns for power optimization
[11/15 15:45:41   1779s] **optDesign ... cpu = 0:23:31, real = 0:05:40, mem = 3137.0M, totSessionCpu=0:29:39 **
[11/15 15:45:41   1779s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4482.1M
[11/15 15:45:42   1779s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.051, REAL:0.051, MEM:4482.1M
[11/15 15:45:42   1780s] 
------------------------------------------------------------------
        Before Power Reclaim
------------------------------------------------------------------

Setup views included:
 setup_analysis_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.006  |  0.007  |  0.006  | 12.865  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  6054   |  5606   |   353   |   123   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     32 (32)      |   -0.160   |     41 (41)      |
|   max_tran     |     32 (96)      |   -1.222   |     34 (136)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 43.849%
Routing Overflow: 0.09% H and 0.00% V
------------------------------------------------------------------
GigaOpt Checkpoint: Internal reclaim -useCPE -maxLocalDensity 0.98 -numThreads 8 -total_power -noUpsize -noDelbuf -noDeclone -useCPE -noTimingUpdate -noViewPrune -noDownsize -samesize -preCTS -leakage -nativePathGroupFlow -noRouting
[11/15 15:45:42   1780s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[11/15 15:45:42   1780s] Info: 414 clock nets excluded from IPO operation.
[11/15 15:45:42   1780s] ### Creating LA Mngr. totSessionCpu=0:29:40 mem=4582.5M
[11/15 15:45:42   1780s] ### Creating LA Mngr, finished. totSessionCpu=0:29:40 mem=4582.5M
[11/15 15:45:42   1780s] 
[11/15 15:45:42   1780s] Begin: Leakage Power Optimization
[11/15 15:45:42   1780s] Processing average sequential pin duty cycle 
[11/15 15:45:42   1780s] 
[11/15 15:45:42   1780s] Begin Power Analysis
[11/15 15:45:42   1780s] 
[11/15 15:45:42   1780s]              0V	    VSS
[11/15 15:45:42   1780s]            0.9V	    VDD
[11/15 15:45:42   1780s] Begin Processing Timing Library for Power Calculation
[11/15 15:45:42   1780s] 
[11/15 15:45:42   1780s] Begin Processing Timing Library for Power Calculation
[11/15 15:45:42   1780s] 
[11/15 15:45:42   1780s] 
[11/15 15:45:42   1780s] 
[11/15 15:45:42   1780s] Begin Processing Power Net/Grid for Power Calculation
[11/15 15:45:42   1780s] 
[11/15 15:45:42   1780s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3178.48MB/5697.96MB/3716.29MB)
[11/15 15:45:42   1780s] 
[11/15 15:45:42   1780s] Begin Processing Timing Window Data for Power Calculation
[11/15 15:45:42   1780s] 
[11/15 15:45:42   1780s] smclk(35MHz) mclk(35MHz) clk_sck1(35MHz) clk_sck0(35MHz) clk_hfxt(35MHz) clk_cpu(35MHz) clk_scl1(5MHz) clk_scl0(5MHz) clk_lfxt(32768Hz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3178.48MB/5697.96MB/3716.29MB)
[11/15 15:45:42   1780s] 
[11/15 15:45:42   1780s] Begin Processing User Attributes
[11/15 15:45:42   1780s] 
[11/15 15:45:42   1780s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3178.48MB/5697.96MB/3716.29MB)
[11/15 15:45:42   1780s] 
[11/15 15:45:42   1780s] Begin Processing Signal Activity
[11/15 15:45:42   1780s] 
[11/15 15:45:43   1781s] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=3178.48MB/5697.96MB/3716.29MB)
[11/15 15:45:43   1781s] 
[11/15 15:45:43   1781s] Begin Power Computation
[11/15 15:45:43   1781s] 
[11/15 15:45:43   1781s]       ----------------------------------------------------------
[11/15 15:45:43   1781s]       # of cell(s) missing both power/leakage table: 0
[11/15 15:45:43   1781s]       # of cell(s) missing power table: 2
[11/15 15:45:43   1781s]       # of cell(s) missing leakage table: 0
[11/15 15:45:43   1781s]       # of MSMV cell(s) missing power_level: 0
[11/15 15:45:43   1781s]       ----------------------------------------------------------
[11/15 15:45:43   1781s] CellName                                  Missing Table(s)
[11/15 15:45:43   1781s] TIEHIX1MA10TH                             internal power, 
[11/15 15:45:43   1781s] TIELOX1MA10TH                             internal power, 
[11/15 15:45:43   1781s] 
[11/15 15:45:43   1781s] 
[11/15 15:45:44   1782s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3183.26MB/5698.72MB/3716.29MB)
[11/15 15:45:44   1782s] 
[11/15 15:45:44   1782s] Begin Processing User Attributes
[11/15 15:45:44   1782s] 
[11/15 15:45:44   1782s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3183.26MB/5698.72MB/3716.29MB)
[11/15 15:45:44   1782s] 
[11/15 15:45:44   1782s] Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=3183.26MB/5698.72MB/3716.29MB)
[11/15 15:45:44   1782s] 
[11/15 15:45:44   1782s] *



[11/15 15:45:44   1782s] Total Power
[11/15 15:45:44   1782s] -----------------------------------------------------------------------------------------
[11/15 15:45:44   1782s] Total Leakage Power:         1.23221221
[11/15 15:45:44   1782s] -----------------------------------------------------------------------------------------
[11/15 15:45:44   1782s] Processing average sequential pin duty cycle 
[11/15 15:45:44   1783s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/15 15:45:44   1783s] ### Creating PhyDesignMc. totSessionCpu=0:29:43 mem=4775.9M
[11/15 15:45:44   1783s] OPERPROF: Starting DPlace-Init at level 1, MEM:4775.9M
[11/15 15:45:44   1783s] z: 2, totalTracks: 1
[11/15 15:45:44   1783s] z: 4, totalTracks: 1
[11/15 15:45:44   1783s] z: 6, totalTracks: 1
[11/15 15:45:44   1783s] z: 8, totalTracks: 1
[11/15 15:45:44   1783s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[11/15 15:45:44   1783s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4775.9M
[11/15 15:45:44   1783s] OPERPROF:     Starting CMU at level 3, MEM:4775.9M
[11/15 15:45:44   1783s] OPERPROF:     Finished CMU at level 3, CPU:0.003, REAL:0.003, MEM:4775.9M
[11/15 15:45:44   1783s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.051, REAL:0.051, MEM:4775.9M
[11/15 15:45:44   1783s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4775.9MB).
[11/15 15:45:44   1783s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.080, MEM:4775.9M
[11/15 15:45:44   1783s] TotalInstCnt at PhyDesignMc Initialization: 29,430
[11/15 15:45:44   1783s] ### Creating PhyDesignMc, finished. totSessionCpu=0:29:43 mem=4791.9M
[11/15 15:45:45   1783s]   Timing Snapshot: (REF)
[11/15 15:45:45   1783s]      Weighted WNS: 0.000
[11/15 15:45:45   1783s]       All  PG WNS: 0.000
[11/15 15:45:45   1783s]       High PG WNS: 0.000
[11/15 15:45:45   1783s]       All  PG TNS: 0.000
[11/15 15:45:45   1783s]       High PG TNS: 0.000
[11/15 15:45:45   1783s]    Category Slack: { [L, 0.006] [H, 0.006] [H, 0.007] }
[11/15 15:45:45   1783s] 
[11/15 15:45:45   1783s] OptDebug: Start of Power Reclaim:
+----------+------+-----+
|Path Group|   WNS|  TNS|
+----------+------+-----+
|default   |12.864|0.000|
|reg2cgate | 0.006|0.000|
|reg2reg   | 0.007|0.000|
|HEPG      | 0.006|0.000|
|All Paths | 0.006|0.000|
+----------+------+-----+

[11/15 15:45:45   1783s] Begin: Core Leakage Power Optimization
[11/15 15:45:45   1783s] *** PowerOpt #1 [begin] : totSession cpu/real = 0:29:43.6/0:08:44.9 (3.4), mem = 4791.9M
[11/15 15:45:45   1783s] Processing average sequential pin duty cycle 
[11/15 15:45:45   1783s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.89100.12
[11/15 15:45:45   1783s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:45:45   1783s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:45:45   1783s] (I,S,L,T): setup_analysis_view: NA, NA, 0.362751, 0.362751
[11/15 15:45:45   1783s] ### Creating RouteCongInterface, started
[11/15 15:45:45   1784s] 
[11/15 15:45:45   1784s] #optDebug:  {2, 1.000, 0.8500} {3, 0.840, 0.8500} {4, 0.680, 0.8500} {5, 0.520, 0.8500} {6, 0.360, 0.8333} {7, 0.040, 0.4408} {8, 0.040, 0.4408} 
[11/15 15:45:45   1784s] 
[11/15 15:45:45   1784s] #optDebug: {0, 1.000}
[11/15 15:45:45   1784s] ### Creating RouteCongInterface, finished
[11/15 15:45:45   1784s] ### Creating LA Mngr. totSessionCpu=0:29:44 mem=4791.9M
[11/15 15:45:45   1784s] ### Creating LA Mngr, finished. totSessionCpu=0:29:44 mem=4791.9M
[11/15 15:45:46   1785s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4791.9M
[11/15 15:45:46   1785s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:4791.9M
[11/15 15:45:46   1785s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[11/15 15:45:46   1785s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[11/15 15:45:46   1785s] Info: violation cost 599.988953 (cap = 21.356243, tran = 578.632751, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/15 15:45:46   1785s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 43.85
[11/15 15:45:46   1785s] +---------+---------+--------+--------+------------+--------+
[11/15 15:45:46   1785s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/15 15:45:46   1785s] +---------+---------+--------+--------+------------+--------+
[11/15 15:45:46   1785s] |   43.85%|        -|   0.000|   0.000|   0:00:00.0| 4791.9M|
[11/15 15:45:47   1785s] #optDebug: <stH: 2.0000 MiSeL: 33.7880>
[11/15 15:45:47   1785s] Running power reclaim iteration with 0.02558 cutoff 
[11/15 15:45:47   1788s] |   43.85%|        0|   0.000|   0.000|   0:00:01.0| 4887.3M|
[11/15 15:45:47   1788s] Running power reclaim iteration with 0.02558 cutoff 
[11/15 15:45:48   1790s] |   43.85%|        0|   0.000|   0.000|   0:00:01.0| 4887.3M|
[11/15 15:45:48   1790s] +---------+---------+--------+--------+------------+--------+
[11/15 15:45:48   1790s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 43.85
[11/15 15:45:48   1790s] 
[11/15 15:45:48   1790s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[11/15 15:45:48   1790s] --------------------------------------------------------------
[11/15 15:45:48   1790s] |                                   | Total     | Sequential |
[11/15 15:45:48   1790s] --------------------------------------------------------------
[11/15 15:45:48   1790s] | Num insts resized                 |       0  |       0    |
[11/15 15:45:48   1790s] | Num insts undone                  |       0  |       0    |
[11/15 15:45:48   1790s] | Num insts Downsized               |       0  |       0    |
[11/15 15:45:48   1790s] | Num insts Samesized               |       0  |       0    |
[11/15 15:45:48   1790s] | Num insts Upsized                 |       0  |       0    |
[11/15 15:45:48   1790s] | Num multiple commits+uncommits    |       0  |       -    |
[11/15 15:45:48   1790s] --------------------------------------------------------------
[11/15 15:45:48   1790s] 
[11/15 15:45:48   1790s] 
[11/15 15:45:48   1790s] =======================================================================
[11/15 15:45:48   1790s]                 Reasons for not reclaiming further
[11/15 15:45:48   1790s] =======================================================================
[11/15 15:45:48   1790s] *info: Total 3281 instance(s) which couldn't be reclaimed.
[11/15 15:45:48   1790s] 
[11/15 15:45:48   1790s] Resizing failure reasons
[11/15 15:45:48   1790s] ------------------------------------------------
[11/15 15:45:48   1790s] *info:  2794 instance(s): Could not be reclaimed because of internal reason: SkipHighFanoutNetReclaimResize.
[11/15 15:45:48   1790s] *info:   487 instance(s): Could not be reclaimed because instance not ok to be resized.
[11/15 15:45:48   1790s] 
[11/15 15:45:48   1790s] 
[11/15 15:45:48   1790s] Number of insts committed for which the initial cell was dont use = 0
[11/15 15:45:48   1790s] End: Core Leakage Power Optimization (cpu = 0:00:06.4) (real = 0:00:03.0) **
[11/15 15:45:48   1790s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:45:48   1790s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:45:48   1790s] (I,S,L,T): setup_analysis_view: NA, NA, 0.362751, 0.362751
[11/15 15:45:48   1790s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.89100.12
[11/15 15:45:48   1790s] *** PowerOpt #1 [finish] : cpu/real = 0:00:06.7/0:00:02.7 (2.4), totSession cpu/real = 0:29:50.3/0:08:47.6 (3.4), mem = 4887.3M
[11/15 15:45:48   1790s] 
[11/15 15:45:48   1790s] =============================================================================================
[11/15 15:45:48   1790s]  Step TAT Report for PowerOpt #1                                                20.12-s088_1
[11/15 15:45:48   1790s] =============================================================================================
[11/15 15:45:48   1790s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/15 15:45:48   1790s] ---------------------------------------------------------------------------------------------
[11/15 15:45:48   1790s] [ SlackTraversorInit     ]      1   0:00:00.2  (   7.1 % )     0:00:00.2 /  0:00:00.2    1.0
[11/15 15:45:48   1790s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.5
[11/15 15:45:48   1790s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.8 % )     0:00:00.1 /  0:00:00.1    1.2
[11/15 15:45:48   1790s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:45:48   1790s] [ BottleneckAnalyzerInit ]      2   0:00:00.7  (  24.6 % )     0:00:00.7 /  0:00:03.3    4.9
[11/15 15:45:48   1790s] [ OptSingleIteration     ]      4   0:00:00.0  (   0.6 % )     0:00:00.1 /  0:00:00.9    7.0
[11/15 15:45:48   1790s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:45:48   1790s] [ OptEval                ]      2   0:00:00.1  (   3.9 % )     0:00:00.1 /  0:00:00.8    7.9
[11/15 15:45:48   1790s] [ OptCommit              ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:45:48   1790s] [ DrvFindVioNets         ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.2    6.7
[11/15 15:45:48   1790s] [ MISC                   ]          0:00:01.6  (  59.4 % )     0:00:01.6 /  0:00:02.0    1.2
[11/15 15:45:48   1790s] ---------------------------------------------------------------------------------------------
[11/15 15:45:48   1790s]  PowerOpt #1 TOTAL                  0:00:02.7  ( 100.0 % )     0:00:02.7 /  0:00:06.7    2.4
[11/15 15:45:48   1790s] ---------------------------------------------------------------------------------------------
[11/15 15:45:48   1790s] 
[11/15 15:45:48   1790s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4887.3M
[11/15 15:45:48   1790s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.081, REAL:0.027, MEM:4887.3M
[11/15 15:45:48   1790s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:4887.3M
[11/15 15:45:48   1790s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4887.3M
[11/15 15:45:48   1790s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:4887.3M
[11/15 15:45:48   1790s] OPERPROF:       Starting CMU at level 4, MEM:4887.3M
[11/15 15:45:48   1790s] OPERPROF:       Finished CMU at level 4, CPU:0.003, REAL:0.002, MEM:4887.3M
[11/15 15:45:48   1790s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.062, REAL:0.062, MEM:4887.3M
[11/15 15:45:48   1790s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.089, REAL:0.089, MEM:4887.3M
[11/15 15:45:48   1790s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.089, REAL:0.089, MEM:4887.3M
[11/15 15:45:48   1790s] TDRefine: refinePlace mode spiral search
[11/15 15:45:48   1790s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.89100.9
[11/15 15:45:48   1790s] OPERPROF: Starting RefinePlace at level 1, MEM:4887.3M
[11/15 15:45:48   1790s] *** Starting refinePlace (0:29:51 mem=4887.3M) ***
[11/15 15:45:48   1790s] Total net bbox length = 8.739e+05 (5.230e+05 3.509e+05) (ext = 5.261e+04)
[11/15 15:45:48   1790s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 15:45:48   1790s] OPERPROF:   Starting CellHaloInit at level 2, MEM:4887.3M
[11/15 15:45:48   1790s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.002, REAL:0.002, MEM:4887.3M
[11/15 15:45:48   1790s] OPERPROF:   Starting CellHaloInit at level 2, MEM:4887.3M
[11/15 15:45:48   1790s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.002, REAL:0.002, MEM:4887.3M
[11/15 15:45:48   1790s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:4887.3M
[11/15 15:45:48   1790s] Starting refinePlace ...
[11/15 15:45:48   1790s] One DDP V2 for no tweak run.
[11/15 15:45:48   1790s] 
[11/15 15:45:48   1790s] Running Spiral MT with 8 threads  fetchWidth=493 
[11/15 15:45:48   1791s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 15:45:48   1791s] [CPU] RefinePlace/Legalization (cpu=0:00:00.8, real=0:00:00.0, mem=4887.3MB) @(0:29:51 - 0:29:51).
[11/15 15:45:48   1791s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 15:45:48   1791s] 	Runtime: CPU: 0:00:00.9 REAL: 0:00:00.0 MEM: 4887.3MB
[11/15 15:45:48   1791s] Statistics of distance of Instance movement in refine placement:
[11/15 15:45:48   1791s]   maximum (X+Y) =         0.00 um
[11/15 15:45:48   1791s]   mean    (X+Y) =         0.00 um
[11/15 15:45:48   1791s] Summary Report:
[11/15 15:45:48   1791s] Instances move: 0 (out of 29430 movable)
[11/15 15:45:48   1791s] Instances flipped: 0
[11/15 15:45:48   1791s] Mean displacement: 0.00 um
[11/15 15:45:48   1791s] Max displacement: 0.00 um 
[11/15 15:45:48   1791s] Total instances moved : 0
[11/15 15:45:48   1791s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.857, REAL:0.462, MEM:4887.3M
[11/15 15:45:48   1791s] Total net bbox length = 8.739e+05 (5.230e+05 3.509e+05) (ext = 5.261e+04)
[11/15 15:45:48   1791s] Runtime: CPU: 0:00:00.9 REAL: 0:00:00.0 MEM: 4887.3MB
[11/15 15:45:48   1791s] [CPU] RefinePlace/total (cpu=0:00:00.9, real=0:00:00.0, mem=4887.3MB) @(0:29:51 - 0:29:51).
[11/15 15:45:48   1791s] *** Finished refinePlace (0:29:51 mem=4887.3M) ***
[11/15 15:45:48   1791s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.89100.9
[11/15 15:45:48   1791s] OPERPROF: Finished RefinePlace at level 1, CPU:0.925, REAL:0.530, MEM:4887.3M
[11/15 15:45:48   1791s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4887.3M
[11/15 15:45:48   1791s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.075, REAL:0.026, MEM:4887.3M
[11/15 15:45:48   1791s] *** maximum move = 0.00 um ***
[11/15 15:45:49   1791s] *** Finished re-routing un-routed nets (4887.3M) ***
[11/15 15:45:49   1791s] OPERPROF: Starting DPlace-Init at level 1, MEM:4887.3M
[11/15 15:45:49   1791s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4887.3M
[11/15 15:45:49   1791s] OPERPROF:     Starting CMU at level 3, MEM:4887.3M
[11/15 15:45:49   1791s] OPERPROF:     Finished CMU at level 3, CPU:0.003, REAL:0.003, MEM:4887.3M
[11/15 15:45:49   1791s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.060, MEM:4887.3M
[11/15 15:45:49   1791s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.087, REAL:0.087, MEM:4887.3M
[11/15 15:45:49   1791s] 
[11/15 15:45:49   1791s] *** Finish Physical Update (cpu=0:00:01.5 real=0:00:01.0 mem=4887.3M) ***
[11/15 15:45:49   1792s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[11/15 15:45:49   1792s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[11/15 15:45:49   1792s] Info: violation cost 599.988953 (cap = 21.356243, tran = 578.632751, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/15 15:45:49   1792s]   Timing Snapshot: (TGT)
[11/15 15:45:49   1792s]      Weighted WNS: 0.000
[11/15 15:45:49   1792s]       All  PG WNS: 0.000
[11/15 15:45:49   1792s]       High PG WNS: 0.000
[11/15 15:45:49   1792s]       All  PG TNS: 0.000
[11/15 15:45:49   1792s]       High PG TNS: 0.000
[11/15 15:45:49   1792s]    Category Slack: { [L, 0.006] [H, 0.006] [H, 0.007] }
[11/15 15:45:49   1792s] 
[11/15 15:45:49   1792s] Checking setup slack degradation ...
[11/15 15:45:49   1792s] 
[11/15 15:45:49   1792s] Recovery Manager:
[11/15 15:45:49   1792s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.010) - Skip
[11/15 15:45:49   1792s]   High Effort WNS Jump: 0.000 (REF: { 0.000, 0.000 }, TGT: { 0.000, 0.000 }, Threshold: 0.010) - Skip
[11/15 15:45:49   1792s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[11/15 15:45:49   1792s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[11/15 15:45:49   1792s] 
[11/15 15:45:49   1792s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4677.9M
[11/15 15:45:50   1792s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.079, REAL:0.028, MEM:4679.4M
[11/15 15:45:50   1792s] TotalInstCnt at PhyDesignMc Destruction: 29,430
[11/15 15:45:50   1793s] OptDebug: End of Power Reclaim:
+----------+------+-----+
|Path Group|   WNS|  TNS|
+----------+------+-----+
|default   |12.864|0.000|
|reg2cgate | 0.006|0.000|
|reg2reg   | 0.007|0.000|
|HEPG      | 0.006|0.000|
|All Paths | 0.006|0.000|
+----------+------+-----+

[11/15 15:45:50   1793s] End: Leakage Power Optimization (cpu=0:00:09, real=0:00:05, mem=4482.39M, totSessionCpu=0:29:53).
[11/15 15:45:50   1793s] **optDesign ... cpu = 0:23:45, real = 0:05:49, mem = 3141.4M, totSessionCpu=0:29:53 **
[11/15 15:45:50   1793s] 
[11/15 15:45:50   1793s] Active setup views:
[11/15 15:45:50   1793s]  setup_analysis_view
[11/15 15:45:50   1793s]   Dominating endpoints: 0
[11/15 15:45:50   1793s]   Dominating TNS: -0.000
[11/15 15:45:50   1793s] 
[11/15 15:45:50   1793s] Extraction called for design 'MCU' of instances=35934 and nets=33467 using extraction engine 'preRoute' .
[11/15 15:45:50   1793s] PreRoute RC Extraction called for design MCU.
[11/15 15:45:50   1793s] RC Extraction called in multi-corner(2) mode.
[11/15 15:45:50   1793s] RCMode: PreRoute
[11/15 15:45:50   1793s]       RC Corner Indexes            0       1   
[11/15 15:45:50   1793s] Capacitance Scaling Factor   : 1.00000 1.00000 
[11/15 15:45:50   1793s] Resistance Scaling Factor    : 1.00000 1.00000 
[11/15 15:45:50   1793s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[11/15 15:45:50   1793s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[11/15 15:45:50   1793s] Shrink Factor                : 1.00000
[11/15 15:45:50   1793s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/15 15:45:50   1793s] Using Quantus QRC technology file ...
[11/15 15:45:50   1793s] RC Grid backup saved.
[11/15 15:45:50   1793s] LayerId::1 widthSet size::1
[11/15 15:45:50   1793s] LayerId::2 widthSet size::1
[11/15 15:45:50   1793s] LayerId::3 widthSet size::1
[11/15 15:45:50   1793s] LayerId::4 widthSet size::1
[11/15 15:45:50   1793s] LayerId::5 widthSet size::1
[11/15 15:45:50   1793s] LayerId::6 widthSet size::1
[11/15 15:45:50   1793s] LayerId::7 widthSet size::1
[11/15 15:45:50   1793s] LayerId::8 widthSet size::1
[11/15 15:45:50   1793s] Skipped RC grid update for preRoute extraction.
[11/15 15:45:50   1793s] Initializing multi-corner resistance tables ...
[11/15 15:45:50   1793s] {RT worst_rc_corner 0 8 7 0}
[11/15 15:45:50   1793s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.333689 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.852700 ; wcR: 0.680000 ; newSi: 0.081200 ; pMod: 81 ; 
[11/15 15:45:50   1793s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 4345.090M)
[11/15 15:45:50   1793s] Skewing Data Summary (End_of_FINAL)
[11/15 15:45:51   1795s] --------------------------------------------------
[11/15 15:45:51   1795s]  Total skewed count:0
[11/15 15:45:51   1795s] --------------------------------------------------
[11/15 15:45:51   1795s] <optDesign CMD> Restore Using all VT Cells
[11/15 15:45:51   1795s] Starting delay calculation for Setup views
[11/15 15:45:51   1795s] #################################################################################
[11/15 15:45:51   1795s] # Design Stage: PreRoute
[11/15 15:45:51   1795s] # Design Name: MCU
[11/15 15:45:51   1795s] # Design Mode: 65nm
[11/15 15:45:51   1795s] # Analysis Mode: MMMC OCV 
[11/15 15:45:51   1795s] # Parasitics Mode: No SPEF/RCDB 
[11/15 15:45:51   1795s] # Signoff Settings: SI Off 
[11/15 15:45:51   1795s] #################################################################################
[11/15 15:45:51   1796s] Topological Sorting (REAL = 0:00:00.0, MEM = 4363.6M, InitMEM = 4363.6M)
[11/15 15:45:51   1797s] Calculate early delays in OCV mode...
[11/15 15:45:51   1797s] Calculate late delays in OCV mode...
[11/15 15:45:51   1797s] Start delay calculation (fullDC) (8 T). (MEM=4363.62)
[11/15 15:45:51   1797s] End AAE Lib Interpolated Model. (MEM=4383.35 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 15:45:52   1802s] Total number of fetched objects 32169
[11/15 15:45:52   1802s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[11/15 15:45:52   1802s] End delay calculation. (MEM=4679.21 CPU=0:00:04.6 REAL=0:00:00.0)
[11/15 15:45:52   1802s] End delay calculation (fullDC). (MEM=4679.21 CPU=0:00:05.7 REAL=0:00:01.0)
[11/15 15:45:52   1802s] *** CDM Built up (cpu=0:00:07.3  real=0:00:01.0  mem= 4679.2M) ***
[11/15 15:45:53   1804s] *** Done Building Timing Graph (cpu=0:00:09.4 real=0:00:02.0 totSessionCpu=0:30:05 mem=4679.2M)
[11/15 15:45:53   1804s] [PSP]    Started Early Global Route kernel ( Curr Mem: 4679.21 MB )
[11/15 15:45:53   1804s] (I)       Started Import and model ( Curr Mem: 4679.21 MB )
[11/15 15:45:53   1804s] (I)       Started Create place DB ( Curr Mem: 4679.21 MB )
[11/15 15:45:53   1804s] (I)       Started Import place data ( Curr Mem: 4679.21 MB )
[11/15 15:45:53   1804s] (I)       Started Read instances and placement ( Curr Mem: 4679.21 MB )
[11/15 15:45:53   1804s] (I)       Finished Read instances and placement ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 4679.21 MB )
[11/15 15:45:53   1804s] (I)       Started Read nets ( Curr Mem: 4679.21 MB )
[11/15 15:45:53   1804s] (I)       Finished Read nets ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 4679.21 MB )
[11/15 15:45:53   1804s] (I)       Finished Import place data ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 4679.21 MB )
[11/15 15:45:53   1804s] (I)       Finished Create place DB ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 4679.21 MB )
[11/15 15:45:53   1804s] (I)       Started Create route DB ( Curr Mem: 4679.21 MB )
[11/15 15:45:53   1804s] (I)       == Non-default Options ==
[11/15 15:45:53   1804s] (I)       Build term to term wires                           : false
[11/15 15:45:53   1804s] (I)       Maximum routing layer                              : 8
[11/15 15:45:53   1804s] (I)       Number of threads                                  : 8
[11/15 15:45:53   1804s] (I)       Method to set GCell size                           : row
[11/15 15:45:53   1804s] (I)       Counted 25427 PG shapes. We will not process PG shapes layer by layer.
[11/15 15:45:53   1804s] (I)       Started Import route data (8T) ( Curr Mem: 4679.21 MB )
[11/15 15:45:53   1804s] (I)       Use row-based GCell size
[11/15 15:45:53   1804s] (I)       Use row-based GCell align
[11/15 15:45:53   1804s] (I)       GCell unit size   : 4000
[11/15 15:45:53   1804s] (I)       GCell multiplier  : 1
[11/15 15:45:53   1804s] (I)       GCell row height  : 4000
[11/15 15:45:53   1804s] (I)       Actual row height : 4000
[11/15 15:45:53   1804s] (I)       GCell align ref   : 2000 4000
[11/15 15:45:53   1804s] [NR-eGR] Track table information for default rule: 
[11/15 15:45:53   1804s] [NR-eGR] M1 has no routable track
[11/15 15:45:53   1804s] [NR-eGR] M2 has single uniform track structure
[11/15 15:45:53   1804s] [NR-eGR] M3 has single uniform track structure
[11/15 15:45:53   1804s] [NR-eGR] M4 has single uniform track structure
[11/15 15:45:53   1804s] [NR-eGR] M5 has single uniform track structure
[11/15 15:45:53   1804s] [NR-eGR] M6 has single uniform track structure
[11/15 15:45:53   1804s] [NR-eGR] M7 has single uniform track structure
[11/15 15:45:53   1804s] [NR-eGR] M8 has single uniform track structure
[11/15 15:45:53   1804s] (I)       ===========================================================================
[11/15 15:45:53   1804s] (I)       == Report All Rule Vias ==
[11/15 15:45:53   1804s] (I)       ===========================================================================
[11/15 15:45:53   1804s] (I)        Via Rule : (Default)
[11/15 15:45:53   1804s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/15 15:45:53   1804s] (I)       ---------------------------------------------------------------------------
[11/15 15:45:53   1804s] (I)        1    3 : VIA1_X                     30 : VIA1_2CUT_W              
[11/15 15:45:53   1804s] (I)        2    7 : VIA2_X                     35 : VIA2_2CUT_N              
[11/15 15:45:53   1804s] (I)        3   11 : VIA3_X                     37 : VIA3_2CUT_E              
[11/15 15:45:53   1804s] (I)        4   15 : VIA4_X                     42 : VIA4_2CUT_W              
[11/15 15:45:53   1804s] (I)        5   19 : VIA5_X                     46 : VIA5_2CUT_W              
[11/15 15:45:53   1804s] (I)        6   23 : VIA6_X                     51 : VIA6_2CUT_N              
[11/15 15:45:53   1804s] (I)        7   27 : VIA7_X                     54 : VIA7_2CUT_W              
[11/15 15:45:53   1804s] (I)       ===========================================================================
[11/15 15:45:53   1804s] (I)       Started Read blockages ( Layer 2-8 ) ( Curr Mem: 4679.21 MB )
[11/15 15:45:53   1804s] (I)       Started Read routing blockages ( Curr Mem: 4679.21 MB )
[11/15 15:45:53   1804s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4679.21 MB )
[11/15 15:45:53   1804s] (I)       Started Read instance blockages ( Curr Mem: 4679.21 MB )
[11/15 15:45:53   1804s] (I)       Finished Read instance blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4679.21 MB )
[11/15 15:45:53   1804s] (I)       Started Read PG blockages ( Curr Mem: 4679.21 MB )
[11/15 15:45:53   1804s] [NR-eGR] Read 46353 PG shapes
[11/15 15:45:53   1804s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4679.21 MB )
[11/15 15:45:53   1804s] (I)       Started Read boundary cut boxes ( Curr Mem: 4679.21 MB )
[11/15 15:45:53   1804s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4679.21 MB )
[11/15 15:45:53   1804s] [NR-eGR] #Routing Blockages  : 20
[11/15 15:45:53   1804s] [NR-eGR] #Instance Blockages : 3210
[11/15 15:45:53   1804s] [NR-eGR] #PG Blockages       : 46353
[11/15 15:45:53   1804s] [NR-eGR] #Halo Blockages     : 0
[11/15 15:45:53   1804s] [NR-eGR] #Boundary Blockages : 21
[11/15 15:45:53   1804s] (I)       Finished Read blockages ( Layer 2-8 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4679.21 MB )
[11/15 15:45:53   1804s] (I)       Started Read blackboxes ( Curr Mem: 4679.21 MB )
[11/15 15:45:53   1804s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/15 15:45:53   1804s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4679.21 MB )
[11/15 15:45:53   1804s] (I)       Started Read prerouted ( Curr Mem: 4679.21 MB )
[11/15 15:45:53   1804s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/15 15:45:53   1804s] (I)       Finished Read prerouted ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4679.21 MB )
[11/15 15:45:53   1804s] (I)       Started Read unlegalized nets ( Curr Mem: 4679.21 MB )
[11/15 15:45:53   1804s] (I)       Finished Read unlegalized nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4679.21 MB )
[11/15 15:45:53   1804s] (I)       Started Read nets ( Curr Mem: 4679.21 MB )
[11/15 15:45:53   1804s] [NR-eGR] Read numTotalNets=31553  numIgnoredNets=0
[11/15 15:45:53   1804s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4679.21 MB )
[11/15 15:45:53   1804s] (I)       Started Set up via pillars ( Curr Mem: 4679.21 MB )
[11/15 15:45:53   1804s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4679.21 MB )
[11/15 15:45:53   1804s] (I)       early_global_route_priority property id does not exist.
[11/15 15:45:53   1804s] (I)       Started Initialize 3D grid graph ( Curr Mem: 4679.21 MB )
[11/15 15:45:53   1804s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4679.21 MB )
[11/15 15:45:53   1804s] (I)       Model blockages into capacity
[11/15 15:45:53   1804s] (I)       Read Num Blocks=49604  Num Prerouted Wires=0  Num CS=0
[11/15 15:45:53   1804s] (I)       Started Initialize 3D capacity ( Curr Mem: 4679.21 MB )
[11/15 15:45:53   1804s] (I)       Layer 1 (V) : #blockages 7650 : #preroutes 0
[11/15 15:45:53   1804s] (I)       Layer 2 (H) : #blockages 7355 : #preroutes 0
[11/15 15:45:53   1804s] (I)       Layer 3 (V) : #blockages 9207 : #preroutes 0
[11/15 15:45:53   1804s] (I)       Layer 4 (H) : #blockages 9489 : #preroutes 0
[11/15 15:45:53   1804s] (I)       Layer 5 (V) : #blockages 9489 : #preroutes 0
[11/15 15:45:53   1804s] (I)       Layer 6 (H) : #blockages 5585 : #preroutes 0
[11/15 15:45:53   1804s] (I)       Layer 7 (V) : #blockages 829 : #preroutes 0
[11/15 15:45:53   1804s] (I)       Finished Initialize 3D capacity ( CPU: 0.08 sec, Real: 0.09 sec, Curr Mem: 4679.21 MB )
[11/15 15:45:53   1804s] (I)       -- layer congestion ratio --
[11/15 15:45:53   1804s] (I)       Layer 1 : 0.100000
[11/15 15:45:53   1804s] (I)       Layer 2 : 0.700000
[11/15 15:45:53   1804s] (I)       Layer 3 : 0.700000
[11/15 15:45:53   1804s] (I)       Layer 4 : 0.700000
[11/15 15:45:53   1804s] (I)       Layer 5 : 0.700000
[11/15 15:45:53   1804s] (I)       Layer 6 : 0.700000
[11/15 15:45:53   1804s] (I)       Layer 7 : 0.700000
[11/15 15:45:53   1804s] (I)       Layer 8 : 0.700000
[11/15 15:45:53   1804s] (I)       ----------------------------
[11/15 15:45:53   1804s] (I)       Number of ignored nets                =      0
[11/15 15:45:53   1804s] (I)       Number of connected nets              =      0
[11/15 15:45:53   1804s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[11/15 15:45:53   1804s] (I)       Number of clock nets                  =    414.  Ignored: No
[11/15 15:45:53   1804s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[11/15 15:45:53   1804s] (I)       Number of special nets                =      0.  Ignored: Yes
[11/15 15:45:53   1804s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[11/15 15:45:53   1804s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[11/15 15:45:53   1804s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[11/15 15:45:53   1804s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[11/15 15:45:53   1804s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/15 15:45:53   1804s] (I)       Finished Import route data (8T) ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 4679.21 MB )
[11/15 15:45:53   1804s] (I)       Finished Create route DB ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 4679.21 MB )
[11/15 15:45:53   1804s] (I)       Started Read aux data ( Curr Mem: 4679.21 MB )
[11/15 15:45:53   1804s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4679.21 MB )
[11/15 15:45:53   1804s] (I)       Started Others data preparation ( Curr Mem: 4679.21 MB )
[11/15 15:45:53   1804s] [NR-eGR] There are 414 clock nets ( 0 with NDR ).
[11/15 15:45:53   1804s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4679.21 MB )
[11/15 15:45:53   1804s] (I)       Started Create route kernel ( Curr Mem: 4679.21 MB )
[11/15 15:45:53   1804s] (I)       Ndr track 0 does not exist
[11/15 15:45:53   1805s] (I)       ---------------------Grid Graph Info--------------------
[11/15 15:45:53   1805s] (I)       Routing area        : (0, 0) - (2372000, 1372000)
[11/15 15:45:53   1805s] (I)       Core area           : (2000, 4000) - (2370000, 1370000)
[11/15 15:45:53   1805s] (I)       Site width          :   400  (dbu)
[11/15 15:45:53   1805s] (I)       Row height          :  4000  (dbu)
[11/15 15:45:53   1805s] (I)       GCell row height    :  4000  (dbu)
[11/15 15:45:53   1805s] (I)       GCell width         :  4000  (dbu)
[11/15 15:45:53   1805s] (I)       GCell height        :  4000  (dbu)
[11/15 15:45:53   1805s] (I)       Grid                :   593   343     8
[11/15 15:45:53   1805s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[11/15 15:45:53   1805s] (I)       Vertical capacity   :     0  4000     0  4000     0  4000     0  4000
[11/15 15:45:53   1805s] (I)       Horizontal capacity :     0     0  4000     0  4000     0  4000     0
[11/15 15:45:53   1805s] (I)       Default wire width  :   180   200   200   200   200   200   200   800
[11/15 15:45:53   1805s] (I)       Default wire space  :   180   200   200   200   200   200   200   800
[11/15 15:45:53   1805s] (I)       Default wire pitch  :   360   400   400   400   400   400   400  1600
[11/15 15:45:53   1805s] (I)       Default pitch size  :   360   400   400   400   400   400   400  1600
[11/15 15:45:53   1805s] (I)       First track coord   :     0   200   200   200   200   200   200  1200
[11/15 15:45:53   1805s] (I)       Num tracks per GCell: 11.11 10.00 10.00 10.00 10.00 10.00 10.00  2.50
[11/15 15:45:53   1805s] (I)       Total num of tracks :     0  5930  3430  5930  3430  5930  3430  1482
[11/15 15:45:53   1805s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[11/15 15:45:53   1805s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[11/15 15:45:53   1805s] (I)       --------------------------------------------------------
[11/15 15:45:53   1805s] 
[11/15 15:45:53   1805s] [NR-eGR] ============ Routing rule table ============
[11/15 15:45:53   1805s] [NR-eGR] Rule id: 0  Nets: 31553 
[11/15 15:45:53   1805s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/15 15:45:53   1805s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=400  L8=1600
[11/15 15:45:53   1805s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[11/15 15:45:53   1805s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[11/15 15:45:53   1805s] [NR-eGR] ========================================
[11/15 15:45:53   1805s] [NR-eGR] 
[11/15 15:45:53   1805s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/15 15:45:53   1805s] (I)       blocked tracks on layer2 : = 1433768 / 2033990 (70.49%)
[11/15 15:45:53   1805s] (I)       blocked tracks on layer3 : = 1268476 / 2033990 (62.36%)
[11/15 15:45:53   1805s] (I)       blocked tracks on layer4 : = 1428071 / 2033990 (70.21%)
[11/15 15:45:53   1805s] (I)       blocked tracks on layer5 : = 471554 / 2033990 (23.18%)
[11/15 15:45:53   1805s] (I)       blocked tracks on layer6 : = 632197 / 2033990 (31.08%)
[11/15 15:45:53   1805s] (I)       blocked tracks on layer7 : = 962375 / 2033990 (47.31%)
[11/15 15:45:53   1805s] (I)       blocked tracks on layer8 : = 508326 / 508326 (100.00%)
[11/15 15:45:53   1805s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4679.21 MB )
[11/15 15:45:53   1805s] (I)       Finished Import and model ( CPU: 0.24 sec, Real: 0.24 sec, Curr Mem: 4679.21 MB )
[11/15 15:45:53   1805s] (I)       Reset routing kernel
[11/15 15:45:53   1805s] (I)       Started Global Routing ( Curr Mem: 4679.21 MB )
[11/15 15:45:53   1805s] (I)       Started Initialization ( Curr Mem: 4679.21 MB )
[11/15 15:45:53   1805s] (I)       totalPins=113553  totalGlobalPin=110356 (97.18%)
[11/15 15:45:53   1805s] (I)       Finished Initialization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4679.21 MB )
[11/15 15:45:53   1805s] (I)       Started Net group 1 ( Curr Mem: 4679.21 MB )
[11/15 15:45:53   1805s] (I)       Started Generate topology (8T) ( Curr Mem: 4679.21 MB )
[11/15 15:45:53   1805s] (I)       Finished Generate topology (8T) ( CPU: 0.03 sec, Real: 0.01 sec, Curr Mem: 4711.21 MB )
[11/15 15:45:53   1805s] (I)       total 2D Cap : 6609993 = (3550809 H, 3059184 V)
[11/15 15:45:53   1805s] [NR-eGR] Layer group 1: route 31553 net(s) in layer range [2, 8]
[11/15 15:45:53   1805s] (I)       
[11/15 15:45:53   1805s] (I)       ============  Phase 1a Route ============
[11/15 15:45:53   1805s] (I)       Started Phase 1a ( Curr Mem: 4711.21 MB )
[11/15 15:45:53   1805s] (I)       Started Pattern routing ( Curr Mem: 4711.21 MB )
[11/15 15:45:53   1805s] (I)       Finished Pattern routing ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 4711.21 MB )
[11/15 15:45:53   1805s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 4711.21 MB )
[11/15 15:45:53   1805s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 46
[11/15 15:45:53   1805s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4711.21 MB )
[11/15 15:45:53   1805s] (I)       Usage: 473103 = (275149 H, 197954 V) = (7.75% H, 6.47% V) = (5.503e+05um H, 3.959e+05um V)
[11/15 15:45:53   1805s] (I)       Started Add via demand to 2D ( Curr Mem: 4711.21 MB )
[11/15 15:45:53   1805s] (I)       Finished Add via demand to 2D ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4711.21 MB )
[11/15 15:45:53   1805s] (I)       Finished Phase 1a ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 4711.21 MB )
[11/15 15:45:53   1805s] (I)       
[11/15 15:45:53   1805s] (I)       ============  Phase 1b Route ============
[11/15 15:45:53   1805s] (I)       Started Phase 1b ( Curr Mem: 4711.21 MB )
[11/15 15:45:53   1805s] (I)       Started Monotonic routing ( Curr Mem: 4711.21 MB )
[11/15 15:45:53   1805s] (I)       Finished Monotonic routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 4711.21 MB )
[11/15 15:45:53   1805s] (I)       Usage: 473135 = (275160 H, 197975 V) = (7.75% H, 6.47% V) = (5.503e+05um H, 3.960e+05um V)
[11/15 15:45:53   1805s] (I)       Overflow of layer group 1: 0.25% H + 0.00% V. EstWL: 9.462700e+05um
[11/15 15:45:53   1805s] (I)       Congestion metric : 0.25%H 0.00%V, 0.25%HV
[11/15 15:45:53   1805s] (I)       Congestion threshold : each 60.00, sum 90.00
[11/15 15:45:53   1805s] (I)       Finished Phase 1b ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 4711.21 MB )
[11/15 15:45:53   1805s] (I)       
[11/15 15:45:53   1805s] (I)       ============  Phase 1c Route ============
[11/15 15:45:53   1805s] (I)       Started Phase 1c ( Curr Mem: 4711.21 MB )
[11/15 15:45:53   1805s] (I)       Started Two level routing ( Curr Mem: 4711.21 MB )
[11/15 15:45:53   1805s] (I)       Level2 Grid: 119 x 69
[11/15 15:45:53   1805s] (I)       Started Two Level Routing ( Curr Mem: 4711.21 MB )
[11/15 15:45:53   1805s] (I)       Finished Two Level Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4711.21 MB )
[11/15 15:45:53   1805s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 4711.21 MB )
[11/15 15:45:53   1805s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4711.21 MB )
[11/15 15:45:53   1805s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4711.21 MB )
[11/15 15:45:53   1805s] (I)       Finished Two level routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4711.21 MB )
[11/15 15:45:53   1805s] (I)       Usage: 473290 = (275163 H, 198127 V) = (7.75% H, 6.48% V) = (5.503e+05um H, 3.963e+05um V)
[11/15 15:45:53   1805s] (I)       Finished Phase 1c ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4711.21 MB )
[11/15 15:45:53   1805s] (I)       
[11/15 15:45:53   1805s] (I)       ============  Phase 1d Route ============
[11/15 15:45:53   1805s] (I)       Started Phase 1d ( Curr Mem: 4711.21 MB )
[11/15 15:45:53   1805s] (I)       Started Detoured routing ( Curr Mem: 4711.21 MB )
[11/15 15:45:53   1805s] (I)       Finished Detoured routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4711.21 MB )
[11/15 15:45:53   1805s] (I)       Usage: 473306 = (275163 H, 198143 V) = (7.75% H, 6.48% V) = (5.503e+05um H, 3.963e+05um V)
[11/15 15:45:53   1805s] (I)       Finished Phase 1d ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4711.21 MB )
[11/15 15:45:53   1805s] (I)       
[11/15 15:45:53   1805s] (I)       ============  Phase 1e Route ============
[11/15 15:45:53   1805s] (I)       Started Phase 1e ( Curr Mem: 4711.21 MB )
[11/15 15:45:53   1805s] (I)       Started Route legalization ( Curr Mem: 4711.21 MB )
[11/15 15:45:53   1805s] (I)       Started Legalize Blockage Violations ( Curr Mem: 4711.21 MB )
[11/15 15:45:53   1805s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4711.21 MB )
[11/15 15:45:53   1805s] (I)       Finished Route legalization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4711.21 MB )
[11/15 15:45:53   1805s] (I)       Usage: 473306 = (275163 H, 198143 V) = (7.75% H, 6.48% V) = (5.503e+05um H, 3.963e+05um V)
[11/15 15:45:53   1805s] [NR-eGR] Early Global Route overflow of layer group 1: 0.09% H + 0.00% V. EstWL: 9.466120e+05um
[11/15 15:45:53   1805s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4711.21 MB )
[11/15 15:45:53   1805s] (I)       
[11/15 15:45:53   1805s] (I)       ============  Phase 1l Route ============
[11/15 15:45:53   1805s] (I)       Started Phase 1l ( Curr Mem: 4711.21 MB )
[11/15 15:45:53   1805s] (I)       Started Layer assignment (8T) ( Curr Mem: 4711.21 MB )
[11/15 15:45:53   1805s] (I)       Current Layer assignment (8T) [Initialization] ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 4711.21 MB )
[11/15 15:45:53   1805s] (I)       Finished Layer assignment (8T) ( CPU: 0.66 sec, Real: 0.15 sec, Curr Mem: 4711.21 MB )
[11/15 15:45:53   1805s] (I)       Finished Phase 1l ( CPU: 0.66 sec, Real: 0.16 sec, Curr Mem: 4711.21 MB )
[11/15 15:45:53   1805s] (I)       Finished Net group 1 ( CPU: 0.90 sec, Real: 0.37 sec, Curr Mem: 4711.21 MB )
[11/15 15:45:53   1805s] (I)       Started Clean cong LA ( Curr Mem: 4711.21 MB )
[11/15 15:45:53   1805s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4711.21 MB )
[11/15 15:45:53   1805s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[11/15 15:45:53   1805s] (I)       Layer  2:     747478    162633        35     1202230      825830    (59.28%) 
[11/15 15:45:53   1805s] (I)       Layer  3:     773362    174893       598     1195570      834990    (58.88%) 
[11/15 15:45:53   1805s] (I)       Layer  4:     749325     60683         0     1203850      824210    (59.36%) 
[11/15 15:45:53   1805s] (I)       Layer  5:    1573569    105719       372      389700     1640860    (19.19%) 
[11/15 15:45:53   1805s] (I)       Layer  6:    1559757     20008         0      384450     1643610    (18.96%) 
[11/15 15:45:53   1805s] (I)       Layer  7:    1206228      1329         2      702910     1327650    (34.62%) 
[11/15 15:45:53   1805s] (I)       Layer  8:          0         0         0      507015           0    (100.00%) 
[11/15 15:45:53   1805s] (I)       Total:       6609719    525265      1007     5585725     7097150    (44.04%) 
[11/15 15:45:53   1805s] (I)       
[11/15 15:45:53   1805s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/15 15:45:53   1805s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[11/15 15:45:53   1805s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[11/15 15:45:53   1805s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-8)    OverCon 
[11/15 15:45:53   1805s] [NR-eGR] -------------------------------------------------------------------------------------------------
[11/15 15:45:53   1805s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/15 15:45:53   1805s] [NR-eGR]      M2  (2)        25( 0.03%)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[11/15 15:45:53   1805s] [NR-eGR]      M3  (3)       149( 0.18%)        51( 0.06%)        36( 0.04%)         5( 0.01%)   ( 0.29%) 
[11/15 15:45:53   1805s] [NR-eGR]      M4  (4)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/15 15:45:53   1805s] [NR-eGR]      M5  (5)        88( 0.05%)        20( 0.01%)         5( 0.00%)        20( 0.01%)   ( 0.08%) 
[11/15 15:45:53   1805s] [NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/15 15:45:53   1805s] [NR-eGR]      M7  (7)         2( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/15 15:45:53   1805s] [NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/15 15:45:53   1805s] [NR-eGR] -------------------------------------------------------------------------------------------------
[11/15 15:45:53   1805s] [NR-eGR] Total              264( 0.04%)        73( 0.01%)        41( 0.01%)        25( 0.00%)   ( 0.06%) 
[11/15 15:45:53   1805s] [NR-eGR] 
[11/15 15:45:53   1805s] (I)       Finished Global Routing ( CPU: 0.93 sec, Real: 0.41 sec, Curr Mem: 4711.21 MB )
[11/15 15:45:53   1805s] (I)       Started Export 3D cong map ( Curr Mem: 4711.21 MB )
[11/15 15:45:53   1805s] (I)       total 2D Cap : 6638926 = (3569206 H, 3069720 V)
[11/15 15:45:53   1805s] (I)       Started Export 2D cong map ( Curr Mem: 4711.21 MB )
[11/15 15:45:53   1805s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.04% H + 0.00% V
[11/15 15:45:53   1805s] [NR-eGR] Overflow after Early Global Route 0.07% H + 0.00% V
[11/15 15:45:53   1805s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4711.21 MB )
[11/15 15:45:53   1805s] (I)       Finished Export 3D cong map ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4711.21 MB )
[11/15 15:45:53   1805s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.19 sec, Real: 0.67 sec, Curr Mem: 4711.21 MB )
[11/15 15:45:53   1805s] OPERPROF: Starting HotSpotCal at level 1, MEM:4711.2M
[11/15 15:45:53   1805s] [hotspot] +------------+---------------+---------------+
[11/15 15:45:53   1805s] [hotspot] |            |   max hotspot | total hotspot |
[11/15 15:45:53   1805s] [hotspot] +------------+---------------+---------------+
[11/15 15:45:53   1805s] [hotspot] | normalized |          2.23 |          3.80 |
[11/15 15:45:53   1805s] [hotspot] +------------+---------------+---------------+
[11/15 15:45:53   1805s] Local HotSpot Analysis: normalized max congestion hotspot area = 2.23, normalized total congestion hotspot area = 3.80 (area is in unit of 4 std-cell row bins)
[11/15 15:45:53   1805s] [hotspot] max/total 2.23/3.80, big hotspot (>10) total 0.00
[11/15 15:45:53   1805s] [hotspot] top 2 congestion hotspot bounding boxes and scores of normalized hotspot
[11/15 15:45:53   1805s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 15:45:53   1805s] [hotspot] | top |            hotspot bbox             | hotspot score |
[11/15 15:45:53   1805s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 15:45:53   1805s] [hotspot] |  1  |   737.00   416.00   769.00   448.00 |        2.23   |
[11/15 15:45:53   1805s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 15:45:53   1805s] [hotspot] |  2  |   785.00   416.00   817.00   448.00 |        1.57   |
[11/15 15:45:53   1805s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 15:45:53   1805s] Top 2 hotspots total area: 3.80
[11/15 15:45:53   1805s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.021, REAL:0.012, MEM:4711.2M
[11/15 15:45:53   1805s] Deleting Cell Server ...
[11/15 15:45:53   1805s] Deleting Lib Analyzer.
[11/15 15:45:53   1805s] Reported timing to dir ./timingReports
[11/15 15:45:53   1806s] **optDesign ... cpu = 0:23:58, real = 0:05:52, mem = 3071.7M, totSessionCpu=0:30:06 **
[11/15 15:45:53   1806s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4375.2M
[11/15 15:45:54   1806s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.050, MEM:4375.2M
[11/15 15:45:55   1808s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 setup_analysis_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.009  |  0.010  |  0.009  | 12.865  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  6054   |  5606   |   353   |   123   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     32 (32)      |   -0.160   |     41 (41)      |
|   max_tran     |     32 (96)      |   -1.222   |     34 (136)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/15 15:45:55   1808s] Density: 43.849%
Routing Overflow: 0.07% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:24:01, real = 0:05:54, mem = 3063.9M, totSessionCpu=0:30:08 **
[11/15 15:45:55   1808s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[11/15 15:45:55   1808s] Type 'man IMPOPT-3195' for more detail.
[11/15 15:45:55   1808s] *** Finished optDesign ***
[11/15 15:45:55   1808s] 
[11/15 15:45:55   1808s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:24:16 real=  0:06:00)
[11/15 15:45:55   1808s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:05.6 real=0:00:05.0)
[11/15 15:45:55   1808s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=  0:02:26 real=0:00:35.1)
[11/15 15:45:55   1808s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=  0:02:01 real=0:00:29.7)
[11/15 15:45:55   1808s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=  0:09:05 real=  0:01:44)
[11/15 15:45:55   1808s] 	OPT_RUNTIME:                wns (count =  1): (cpu=  0:05:36 real=  0:01:22)
[11/15 15:45:55   1808s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:22.9 real=0:00:17.1)
[11/15 15:45:55   1808s] Info: pop threads available for lower-level modules during optimization.
[11/15 15:45:56   1808s] clean pInstBBox. size 0
[11/15 15:45:56   1808s] All LLGs are deleted
[11/15 15:45:56   1808s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:4374.2M
[11/15 15:45:56   1808s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:4374.2M
[11/15 15:45:56   1808s] #optDebug: fT-D <X 1 0 0 0>
[11/15 15:45:56   1808s] VSMManager cleared!
[11/15 15:45:56   1808s] **place_opt_design ... cpu = 0:29:44, real = 0:07:09, mem = 4298.2M **
[11/15 15:45:56   1808s] *** Finished GigaPlace ***
[11/15 15:45:56   1808s] 
[11/15 15:45:56   1808s] *** Summary of all messages that are not suppressed in this session:
[11/15 15:45:56   1808s] Severity  ID               Count  Summary                                  
[11/15 15:45:56   1808s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[11/15 15:45:56   1808s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[11/15 15:45:56   1808s] WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
[11/15 15:45:56   1808s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[11/15 15:45:56   1808s] WARNING   IMPOPT-665          32  %s : Net has unplaced terms or is connec...
[11/15 15:45:56   1808s] *** Message Summary: 37 warning(s), 2 error(s)
[11/15 15:45:56   1808s] 
[11/15 15:45:56   1808s] *** place_opt_design #1 [finish] : cpu/real = 0:29:43.7/0:07:08.9 (4.2), totSession cpu/real = 0:30:08.3/0:08:55.5 (3.4), mem = 4298.2M
[11/15 15:45:56   1808s] 
[11/15 15:45:56   1808s] =============================================================================================
[11/15 15:45:56   1808s]  Final TAT Report for place_opt_design #1                                       20.12-s088_1
[11/15 15:45:56   1808s] =============================================================================================
[11/15 15:45:56   1808s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/15 15:45:56   1808s] ---------------------------------------------------------------------------------------------
[11/15 15:45:56   1808s] [ InitOpt                ]      1   0:00:04.2  (   1.0 % )     0:00:06.5 /  0:00:15.6    2.4
[11/15 15:45:56   1808s] [ WnsOpt                 ]      1   0:00:52.2  (  12.2 % )     0:01:21.5 /  0:05:35.5    4.1
[11/15 15:45:56   1808s] [ TnsOpt                 ]      1   0:00:10.4  (   2.4 % )     0:00:11.7 /  0:00:14.2    1.2
[11/15 15:45:56   1808s] [ GlobalOpt              ]      1   0:00:35.0  (   8.2 % )     0:00:35.0 /  0:02:26.2    4.2
[11/15 15:45:56   1808s] [ DrvOpt                 ]      4   0:00:24.1  (   5.6 % )     0:00:25.4 /  0:01:09.0    2.7
[11/15 15:45:56   1808s] [ SimplifyNetlist        ]      1   0:00:03.4  (   0.8 % )     0:00:04.9 /  0:00:05.5    1.1
[11/15 15:45:56   1808s] [ AreaOpt                ]      4   0:01:25.0  (  19.8 % )     0:01:26.2 /  0:06:09.4    4.3
[11/15 15:45:56   1808s] [ PowerOpt               ]      1   0:00:02.7  (   0.6 % )     0:00:02.7 /  0:00:06.7    2.4
[11/15 15:45:56   1808s] [ ViewPruning            ]      8   0:00:00.5  (   0.1 % )     0:00:00.5 /  0:00:00.5    1.0
[11/15 15:45:56   1808s] [ IncrReplace            ]      1   0:01:44.5  (  24.4 % )     0:01:44.5 /  0:09:04.7    5.2
[11/15 15:45:56   1808s] [ RefinePlace            ]      7   0:00:10.9  (   2.6 % )     0:00:10.9 /  0:00:19.1    1.7
[11/15 15:45:56   1808s] [ TimingUpdate           ]      6   0:00:00.6  (   0.2 % )     0:00:03.8 /  0:00:18.6    4.9
[11/15 15:45:56   1808s] [ FullDelayCalc          ]      2   0:00:03.1  (   0.7 % )     0:00:03.1 /  0:00:15.0    4.8
[11/15 15:45:56   1808s] [ OptSummaryReport       ]      4   0:00:00.4  (   0.1 % )     0:00:05.2 /  0:00:14.1    2.7
[11/15 15:45:56   1808s] [ TimingReport           ]      4   0:00:00.4  (   0.1 % )     0:00:00.4 /  0:00:01.0    2.7
[11/15 15:45:56   1808s] [ DrvReport              ]      4   0:00:01.7  (   0.4 % )     0:00:01.7 /  0:00:02.7    1.6
[11/15 15:45:56   1808s] [ PowerReport            ]      1   0:00:02.4  (   0.6 % )     0:00:02.4 /  0:00:02.9    1.2
[11/15 15:45:56   1808s] [ GenerateReports        ]      1   0:00:00.8  (   0.2 % )     0:00:00.8 /  0:00:00.8    1.0
[11/15 15:45:56   1808s] [ PropagateActivity      ]      1   0:00:01.5  (   0.3 % )     0:00:01.5 /  0:00:01.5    1.0
[11/15 15:45:56   1808s] [ SlackTraversorInit     ]     17   0:00:03.6  (   0.8 % )     0:00:03.6 /  0:00:04.1    1.1
[11/15 15:45:56   1808s] [ CellServerInit         ]      8   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[11/15 15:45:56   1808s] [ PowerInterfaceInit     ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.1    1.0
[11/15 15:45:56   1808s] [ PlacerInterfaceInit    ]      4   0:00:00.7  (   0.2 % )     0:00:00.7 /  0:00:00.7    1.1
[11/15 15:45:56   1808s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.2    6.8
[11/15 15:45:56   1808s] [ ReportCapViolation     ]      2   0:00:00.2  (   0.0 % )     0:00:00.2 /  0:00:00.3    2.3
[11/15 15:45:56   1808s] [ MISC                   ]          0:01:20.5  (  18.8 % )     0:01:20.5 /  0:05:59.3    4.5
[11/15 15:45:56   1808s] ---------------------------------------------------------------------------------------------
[11/15 15:45:56   1808s]  place_opt_design #1 TOTAL          0:07:08.9  ( 100.0 % )     0:07:08.9 /  0:29:43.7    4.2
[11/15 15:45:56   1808s] ---------------------------------------------------------------------------------------------
[11/15 15:45:56   1808s] 
[11/15 15:45:56   1808s] <CMD> fit
[11/15 15:45:56   1808s] <CMD> redraw
[11/15 15:45:56   1808s] <CMD> add_ndr -name CTS_2W2S -width {M2:M6 0.4} -generate_via -spacing {M2:M6 0.42}
[11/15 15:45:56   1808s] Start generating vias ...
[11/15 15:45:56   1808s] Generating vias for nondefault rule CTS_2W2S ...
[11/15 15:45:56   1808s] Total 26 vias added to nondefault rule CTS_2W2S
[11/15 15:45:56   1808s] Via generation for nondefault rule CTS_2W2S completed.
[11/15 15:45:56   1808s] Via generation completed successfully.
[11/15 15:45:56   1808s] __QRC_SADV_USE_LE__ is set 0
[11/15 15:45:56   1808s] Metal Layer Id 1 is M1 
[11/15 15:45:56   1808s] Metal Layer Id 2 is M2 
[11/15 15:45:56   1808s] Metal Layer Id 3 is M3 
[11/15 15:45:56   1808s] Metal Layer Id 4 is M4 
[11/15 15:45:56   1808s] Metal Layer Id 5 is M5 
[11/15 15:45:56   1808s] Metal Layer Id 6 is M6 
[11/15 15:45:56   1808s] Metal Layer Id 7 is M7 
[11/15 15:45:56   1808s] Metal Layer Id 8 is M8 
[11/15 15:45:56   1808s] Via Layer Id 34 is VIA1 
[11/15 15:45:56   1808s] Via Layer Id 35 is VIA2 
[11/15 15:45:56   1808s] Via Layer Id 36 is VIA3 
[11/15 15:45:56   1808s] Via Layer Id 37 is VIA4 
[11/15 15:45:56   1808s] Via Layer Id 38 is VIA5 
[11/15 15:45:56   1808s] Via Layer Id 39 is VIA6 
[11/15 15:45:56   1808s] Via Layer Id 40 is VIA7 
[11/15 15:45:56   1808s] Generating auto layer map file.
[11/15 15:45:56   1808s]  lef metal Layer Id 1 mapped to tech Id 6 of Layer metal_1 
[11/15 15:45:56   1808s]  lef via Layer Id 1 mapped to tech Id 7 of Layer via_1 
[11/15 15:45:56   1808s]  lef metal Layer Id 2 mapped to tech Id 8 of Layer metal_2 
[11/15 15:45:56   1808s]  lef via Layer Id 2 mapped to tech Id 9 of Layer via_2 
[11/15 15:45:56   1808s]  lef metal Layer Id 3 mapped to tech Id 10 of Layer metal_3 
[11/15 15:45:56   1808s]  lef via Layer Id 3 mapped to tech Id 11 of Layer via_3 
[11/15 15:45:56   1808s]  lef metal Layer Id 4 mapped to tech Id 12 of Layer metal_4 
[11/15 15:45:56   1808s]  lef via Layer Id 4 mapped to tech Id 13 of Layer via_4 
[11/15 15:45:56   1808s]  lef metal Layer Id 5 mapped to tech Id 14 of Layer metal_5 
[11/15 15:45:56   1808s]  lef via Layer Id 5 mapped to tech Id 15 of Layer via_5 
[11/15 15:45:56   1808s]  lef metal Layer Id 6 mapped to tech Id 16 of Layer metal_6 
[11/15 15:45:56   1808s]  lef via Layer Id 6 mapped to tech Id 17 of Layer via_6 
[11/15 15:45:56   1808s]  lef metal Layer Id 7 mapped to tech Id 18 of Layer metal_7 
[11/15 15:45:56   1808s]  lef via Layer Id 7 mapped to tech Id 19 of Layer via_7 
[11/15 15:45:56   1808s]  lef metal Layer Id 8 mapped to tech Id 20 of Layer metal_8 
[11/15 15:45:56   1808s]  lef via Layer Id 8 mapped to tech Id 21 of Layer via_8 
[11/15 15:45:56   1808s]  lef metal Layer Id 9 mapped to tech Id 22 of Layer metal_9 
[11/15 15:45:56   1808s] Metal Layer Id 1 mapped to 6 
[11/15 15:45:56   1808s] Via Layer Id 1 mapped to 7 
[11/15 15:45:56   1808s] Metal Layer Id 2 mapped to 8 
[11/15 15:45:56   1808s] Via Layer Id 2 mapped to 9 
[11/15 15:45:56   1808s] Metal Layer Id 3 mapped to 10 
[11/15 15:45:56   1808s] Via Layer Id 3 mapped to 11 
[11/15 15:45:56   1808s] Metal Layer Id 4 mapped to 12 
[11/15 15:45:56   1808s] Via Layer Id 4 mapped to 13 
[11/15 15:45:56   1808s] Metal Layer Id 5 mapped to 14 
[11/15 15:45:56   1808s] Via Layer Id 5 mapped to 15 
[11/15 15:45:56   1808s] Metal Layer Id 6 mapped to 16 
[11/15 15:45:56   1808s] Via Layer Id 6 mapped to 17 
[11/15 15:45:56   1808s] Metal Layer Id 7 mapped to 18 
[11/15 15:45:56   1808s] Via Layer Id 7 mapped to 19 
[11/15 15:45:56   1808s] Metal Layer Id 8 mapped to 20 
[11/15 15:45:56   1808s] Via Layer Id 8 mapped to 21 
[11/15 15:45:56   1808s] Metal Layer Id 9 mapped to 22 
[11/15 15:45:56   1809s] Restore PreRoute Pattern Extraction data failed.
[11/15 15:45:56   1809s] Initializing preRoute extraction patterns for new vias... Metal Layer Id 1 is M1 
[11/15 15:45:57   1809s] Metal Layer Id 2 is M2 
[11/15 15:45:57   1809s] Metal Layer Id 3 is M3 
[11/15 15:45:57   1809s] Metal Layer Id 4 is M4 
[11/15 15:45:57   1809s] Metal Layer Id 5 is M5 
[11/15 15:45:57   1809s] Metal Layer Id 6 is M6 
[11/15 15:45:57   1809s] Metal Layer Id 7 is M7 
[11/15 15:45:57   1809s] Metal Layer Id 8 is M8 
[11/15 15:45:57   1809s] Via Layer Id 34 is VIA1 
[11/15 15:45:57   1809s] Via Layer Id 35 is VIA2 
[11/15 15:45:57   1809s] Via Layer Id 36 is VIA3 
[11/15 15:45:57   1809s] Via Layer Id 37 is VIA4 
[11/15 15:45:57   1809s] Via Layer Id 38 is VIA5 
[11/15 15:45:57   1809s] Via Layer Id 39 is VIA6 
[11/15 15:45:57   1809s] Via Layer Id 40 is VIA7 
[11/15 15:45:57   1809s] Generating auto layer map file.
[11/15 15:45:57   1809s]  lef metal Layer Id 1 mapped to tech Id 6 of Layer metal_1 
[11/15 15:45:57   1809s]  lef via Layer Id 1 mapped to tech Id 7 of Layer via_1 
[11/15 15:45:57   1809s]  lef metal Layer Id 2 mapped to tech Id 8 of Layer metal_2 
[11/15 15:45:57   1809s]  lef via Layer Id 2 mapped to tech Id 9 of Layer via_2 
[11/15 15:45:57   1809s]  lef metal Layer Id 3 mapped to tech Id 10 of Layer metal_3 
[11/15 15:45:57   1809s]  lef via Layer Id 3 mapped to tech Id 11 of Layer via_3 
[11/15 15:45:57   1809s]  lef metal Layer Id 4 mapped to tech Id 12 of Layer metal_4 
[11/15 15:45:57   1809s]  lef via Layer Id 4 mapped to tech Id 13 of Layer via_4 
[11/15 15:45:57   1809s]  lef metal Layer Id 5 mapped to tech Id 14 of Layer metal_5 
[11/15 15:45:57   1809s]  lef via Layer Id 5 mapped to tech Id 15 of Layer via_5 
[11/15 15:45:57   1809s]  lef metal Layer Id 6 mapped to tech Id 16 of Layer metal_6 
[11/15 15:45:57   1809s]  lef via Layer Id 6 mapped to tech Id 17 of Layer via_6 
[11/15 15:45:57   1809s]  lef metal Layer Id 7 mapped to tech Id 18 of Layer metal_7 
[11/15 15:45:57   1809s]  lef via Layer Id 7 mapped to tech Id 19 of Layer via_7 
[11/15 15:45:57   1809s]  lef metal Layer Id 8 mapped to tech Id 20 of Layer metal_8 
[11/15 15:45:57   1809s]  lef via Layer Id 8 mapped to tech Id 21 of Layer via_8 
[11/15 15:45:57   1809s]  lef metal Layer Id 9 mapped to tech Id 22 of Layer metal_9 
[11/15 15:45:57   1809s] Metal Layer Id 1 mapped to 6 
[11/15 15:45:57   1809s] Via Layer Id 1 mapped to 7 
[11/15 15:45:57   1809s] Metal Layer Id 2 mapped to 8 
[11/15 15:45:57   1809s] Via Layer Id 2 mapped to 9 
[11/15 15:45:57   1809s] Metal Layer Id 3 mapped to 10 
[11/15 15:45:57   1809s] Via Layer Id 3 mapped to 11 
[11/15 15:45:57   1809s] Metal Layer Id 4 mapped to 12 
[11/15 15:45:57   1809s] Via Layer Id 4 mapped to 13 
[11/15 15:45:57   1809s] Metal Layer Id 5 mapped to 14 
[11/15 15:45:57   1809s] Via Layer Id 5 mapped to 15 
[11/15 15:45:57   1809s] Metal Layer Id 6 mapped to 16 
[11/15 15:45:57   1809s] Via Layer Id 6 mapped to 17 
[11/15 15:45:57   1809s] Metal Layer Id 7 mapped to 18 
[11/15 15:45:57   1809s] Via Layer Id 7 mapped to 19 
[11/15 15:45:57   1809s] Metal Layer Id 8 mapped to 20 
[11/15 15:45:57   1809s] Via Layer Id 8 mapped to 21 
[11/15 15:45:57   1809s] Metal Layer Id 9 mapped to 22 
[11/15 15:45:57   1809s] Completed (cpu: 0:00:01.2 real: 0:00:01.0)
[11/15 15:45:57   1809s] <CMD> add_ndr -name CTS_2W1S -width {M2:M6 0.4} -generate_via -spacing {M2:M6 0.21}
[11/15 15:45:57   1809s] Start generating vias ...
[11/15 15:45:57   1809s] Generating vias for nondefault rule CTS_2W1S ...
[11/15 15:45:57   1809s] Total 26 vias added to nondefault rule CTS_2W1S
[11/15 15:45:57   1809s] Via generation for nondefault rule CTS_2W1S completed.
[11/15 15:45:57   1809s] Via generation completed successfully.
[11/15 15:45:57   1809s] __QRC_SADV_USE_LE__ is set 0
[11/15 15:45:58   1810s] Metal Layer Id 1 is M1 
[11/15 15:45:58   1810s] Metal Layer Id 2 is M2 
[11/15 15:45:58   1810s] Metal Layer Id 3 is M3 
[11/15 15:45:58   1810s] Metal Layer Id 4 is M4 
[11/15 15:45:58   1810s] Metal Layer Id 5 is M5 
[11/15 15:45:58   1810s] Metal Layer Id 6 is M6 
[11/15 15:45:58   1810s] Metal Layer Id 7 is M7 
[11/15 15:45:58   1810s] Metal Layer Id 8 is M8 
[11/15 15:45:58   1810s] Via Layer Id 34 is VIA1 
[11/15 15:45:58   1810s] Via Layer Id 35 is VIA2 
[11/15 15:45:58   1810s] Via Layer Id 36 is VIA3 
[11/15 15:45:58   1810s] Via Layer Id 37 is VIA4 
[11/15 15:45:58   1810s] Via Layer Id 38 is VIA5 
[11/15 15:45:58   1810s] Via Layer Id 39 is VIA6 
[11/15 15:45:58   1810s] Via Layer Id 40 is VIA7 
[11/15 15:45:58   1810s] Generating auto layer map file.
[11/15 15:45:58   1810s]  lef metal Layer Id 1 mapped to tech Id 6 of Layer metal_1 
[11/15 15:45:58   1810s]  lef via Layer Id 1 mapped to tech Id 7 of Layer via_1 
[11/15 15:45:58   1810s]  lef metal Layer Id 2 mapped to tech Id 8 of Layer metal_2 
[11/15 15:45:58   1810s]  lef via Layer Id 2 mapped to tech Id 9 of Layer via_2 
[11/15 15:45:58   1810s]  lef metal Layer Id 3 mapped to tech Id 10 of Layer metal_3 
[11/15 15:45:58   1810s]  lef via Layer Id 3 mapped to tech Id 11 of Layer via_3 
[11/15 15:45:58   1810s]  lef metal Layer Id 4 mapped to tech Id 12 of Layer metal_4 
[11/15 15:45:58   1810s]  lef via Layer Id 4 mapped to tech Id 13 of Layer via_4 
[11/15 15:45:58   1810s]  lef metal Layer Id 5 mapped to tech Id 14 of Layer metal_5 
[11/15 15:45:58   1810s]  lef via Layer Id 5 mapped to tech Id 15 of Layer via_5 
[11/15 15:45:58   1810s]  lef metal Layer Id 6 mapped to tech Id 16 of Layer metal_6 
[11/15 15:45:58   1810s]  lef via Layer Id 6 mapped to tech Id 17 of Layer via_6 
[11/15 15:45:58   1810s]  lef metal Layer Id 7 mapped to tech Id 18 of Layer metal_7 
[11/15 15:45:58   1810s]  lef via Layer Id 7 mapped to tech Id 19 of Layer via_7 
[11/15 15:45:58   1810s]  lef metal Layer Id 8 mapped to tech Id 20 of Layer metal_8 
[11/15 15:45:58   1810s]  lef via Layer Id 8 mapped to tech Id 21 of Layer via_8 
[11/15 15:45:58   1810s]  lef metal Layer Id 9 mapped to tech Id 22 of Layer metal_9 
[11/15 15:45:58   1810s] Metal Layer Id 1 mapped to 6 
[11/15 15:45:58   1810s] Via Layer Id 1 mapped to 7 
[11/15 15:45:58   1810s] Metal Layer Id 2 mapped to 8 
[11/15 15:45:58   1810s] Via Layer Id 2 mapped to 9 
[11/15 15:45:58   1810s] Metal Layer Id 3 mapped to 10 
[11/15 15:45:58   1810s] Via Layer Id 3 mapped to 11 
[11/15 15:45:58   1810s] Metal Layer Id 4 mapped to 12 
[11/15 15:45:58   1810s] Via Layer Id 4 mapped to 13 
[11/15 15:45:58   1810s] Metal Layer Id 5 mapped to 14 
[11/15 15:45:58   1810s] Via Layer Id 5 mapped to 15 
[11/15 15:45:58   1810s] Metal Layer Id 6 mapped to 16 
[11/15 15:45:58   1810s] Via Layer Id 6 mapped to 17 
[11/15 15:45:58   1810s] Metal Layer Id 7 mapped to 18 
[11/15 15:45:58   1810s] Via Layer Id 7 mapped to 19 
[11/15 15:45:58   1810s] Metal Layer Id 8 mapped to 20 
[11/15 15:45:58   1810s] Via Layer Id 8 mapped to 21 
[11/15 15:45:58   1810s] Metal Layer Id 9 mapped to 22 
[11/15 15:45:58   1810s] Restore PreRoute Pattern Extraction data failed.
[11/15 15:45:58   1810s] Initializing preRoute extraction patterns for new vias... Metal Layer Id 1 is M1 
[11/15 15:45:58   1810s] Metal Layer Id 2 is M2 
[11/15 15:45:58   1810s] Metal Layer Id 3 is M3 
[11/15 15:45:58   1810s] Metal Layer Id 4 is M4 
[11/15 15:45:58   1810s] Metal Layer Id 5 is M5 
[11/15 15:45:58   1810s] Metal Layer Id 6 is M6 
[11/15 15:45:58   1810s] Metal Layer Id 7 is M7 
[11/15 15:45:58   1810s] Metal Layer Id 8 is M8 
[11/15 15:45:58   1810s] Via Layer Id 34 is VIA1 
[11/15 15:45:58   1810s] Via Layer Id 35 is VIA2 
[11/15 15:45:58   1810s] Via Layer Id 36 is VIA3 
[11/15 15:45:58   1810s] Via Layer Id 37 is VIA4 
[11/15 15:45:58   1810s] Via Layer Id 38 is VIA5 
[11/15 15:45:58   1810s] Via Layer Id 39 is VIA6 
[11/15 15:45:58   1810s] Via Layer Id 40 is VIA7 
[11/15 15:45:58   1810s] Generating auto layer map file.
[11/15 15:45:58   1810s]  lef metal Layer Id 1 mapped to tech Id 6 of Layer metal_1 
[11/15 15:45:58   1810s]  lef via Layer Id 1 mapped to tech Id 7 of Layer via_1 
[11/15 15:45:58   1810s]  lef metal Layer Id 2 mapped to tech Id 8 of Layer metal_2 
[11/15 15:45:58   1810s]  lef via Layer Id 2 mapped to tech Id 9 of Layer via_2 
[11/15 15:45:58   1810s]  lef metal Layer Id 3 mapped to tech Id 10 of Layer metal_3 
[11/15 15:45:58   1810s]  lef via Layer Id 3 mapped to tech Id 11 of Layer via_3 
[11/15 15:45:58   1810s]  lef metal Layer Id 4 mapped to tech Id 12 of Layer metal_4 
[11/15 15:45:58   1810s]  lef via Layer Id 4 mapped to tech Id 13 of Layer via_4 
[11/15 15:45:58   1810s]  lef metal Layer Id 5 mapped to tech Id 14 of Layer metal_5 
[11/15 15:45:58   1810s]  lef via Layer Id 5 mapped to tech Id 15 of Layer via_5 
[11/15 15:45:58   1810s]  lef metal Layer Id 6 mapped to tech Id 16 of Layer metal_6 
[11/15 15:45:58   1810s]  lef via Layer Id 6 mapped to tech Id 17 of Layer via_6 
[11/15 15:45:58   1810s]  lef metal Layer Id 7 mapped to tech Id 18 of Layer metal_7 
[11/15 15:45:58   1810s]  lef via Layer Id 7 mapped to tech Id 19 of Layer via_7 
[11/15 15:45:58   1810s]  lef metal Layer Id 8 mapped to tech Id 20 of Layer metal_8 
[11/15 15:45:58   1810s]  lef via Layer Id 8 mapped to tech Id 21 of Layer via_8 
[11/15 15:45:58   1810s]  lef metal Layer Id 9 mapped to tech Id 22 of Layer metal_9 
[11/15 15:45:58   1810s] Metal Layer Id 1 mapped to 6 
[11/15 15:45:58   1810s] Via Layer Id 1 mapped to 7 
[11/15 15:45:58   1810s] Metal Layer Id 2 mapped to 8 
[11/15 15:45:58   1810s] Via Layer Id 2 mapped to 9 
[11/15 15:45:58   1810s] Metal Layer Id 3 mapped to 10 
[11/15 15:45:58   1810s] Via Layer Id 3 mapped to 11 
[11/15 15:45:58   1810s] Metal Layer Id 4 mapped to 12 
[11/15 15:45:58   1810s] Via Layer Id 4 mapped to 13 
[11/15 15:45:58   1810s] Metal Layer Id 5 mapped to 14 
[11/15 15:45:58   1810s] Via Layer Id 5 mapped to 15 
[11/15 15:45:58   1810s] Metal Layer Id 6 mapped to 16 
[11/15 15:45:58   1810s] Via Layer Id 6 mapped to 17 
[11/15 15:45:58   1810s] Metal Layer Id 7 mapped to 18 
[11/15 15:45:58   1810s] Via Layer Id 7 mapped to 19 
[11/15 15:45:58   1810s] Metal Layer Id 8 mapped to 20 
[11/15 15:45:58   1810s] Via Layer Id 8 mapped to 21 
[11/15 15:45:58   1810s] Metal Layer Id 9 mapped to 22 
[11/15 15:45:58   1810s] Completed (cpu: 0:00:01.2 real: 0:00:01.0)
[11/15 15:45:58   1810s] <CMD> create_route_type -name top_rule -non_default_rule CTS_2W2S -top_preferred_layer M6 -bottom_preferred_layer M5 -shield_net VSS -bottom_shield_layer M5
[11/15 15:45:58   1810s] <CMD> create_route_type -name trunk_rule -non_default_rule CTS_2W2S -top_preferred_layer M4 -bottom_preferred_layer M3 -shield_net VSS -bottom_shield_layer M3
[11/15 15:45:58   1810s] <CMD> create_route_type -name leaf_rule -non_default_rule CTS_2W1S -top_preferred_layer M3 -bottom_preferred_layer M2
[11/15 15:45:58   1810s] <CMD> set_ccopt_property -net_type top route_type top_rule
[11/15 15:45:58   1810s] <CMD> set_ccopt_property -net_type trunk route_type trunk_rule
[11/15 15:45:58   1810s] <CMD> set_ccopt_property -net_type leaf route_type leaf_rule
[11/15 15:45:58   1810s] <CMD> set_ccopt_property routing_top_min_fanout 10000
[11/15 15:45:58   1810s] <CMD> set_ccopt_property buffer_cells {BUFX0P7BA10TH BUFX0P8BA10TH BUFX11BA10TH BUFX13BA10TH BUFX16BA10TH BUFX1BA10TH BUFX1P2BA10TH BUFX1P4BA10TH BUFX1P7BA10TH BUFX2BA10TH BUFX2P5BA10TH BUFX3BA10TH BUFX3P5BA10TH BUFX4BA10TH BUFX5BA10TH BUFX6BA10TH BUFX7P5BA10TH BUFX9BA10TH}
[11/15 15:45:58   1810s] <CMD> set_ccopt_property inverter_cells {INVX0P5BA10TH INVX0P6BA10TH INVX0P7BA10TH INVX0P8BA10TH INVX11BA10TH INVX13BA10TH INVX16BA10TH INVX1BA10TH INVX1P2BA10TH INVX1P4BA10TH INVX1P7BA10TH INVX2BA10TH INVX2P5BA10TH INVX3BA10TH INVX3P5BA10TH INVX4BA10TH INVX5BA10TH INVX6BA10TH INVX7P5BA10TH INVX9BA10TH}
[11/15 15:45:58   1810s] <CMD> set_ccopt_property delay_cells {DLY2X0P5MA10TH DLY4X0P5MA10TH}
[11/15 15:45:58   1810s] <CMD> set_ccopt_property use_inverters true
[11/15 15:45:58   1810s] <CMD> set_ccopt_property target_max_trans 400ps
[11/15 15:45:58   1810s] <CMD> create_ccopt_clock_tree_spec
[11/15 15:45:58   1810s] Creating clock tree spec for modes (timing configs): prelayout_constraint_mode
[11/15 15:45:58   1810s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[11/15 15:45:58   1810s] Creating Cell Server ...(0, 0, 0, 0)
[11/15 15:45:58   1810s] Summary for sequential cells identification: 
[11/15 15:45:58   1810s]   Identified SBFF number: 148
[11/15 15:45:58   1810s]   Identified MBFF number: 0
[11/15 15:45:58   1810s]   Identified SB Latch number: 0
[11/15 15:45:58   1810s]   Identified MB Latch number: 0
[11/15 15:45:58   1810s]   Not identified SBFF number: 0
[11/15 15:45:58   1810s]   Not identified MBFF number: 0
[11/15 15:45:58   1810s]   Not identified SB Latch number: 0
[11/15 15:45:58   1810s]   Not identified MB Latch number: 0
[11/15 15:45:58   1810s]   Number of sequential cells which are not FFs: 106
[11/15 15:45:58   1810s]  Visiting view : setup_analysis_view
[11/15 15:45:58   1810s]    : PowerDomain = none : Weighted F : unweighted  = 21.30 (1.000) with rcCorner = 0
[11/15 15:45:58   1810s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[11/15 15:45:58   1810s]  Visiting view : hold_analysis_view
[11/15 15:45:58   1810s]    : PowerDomain = none : Weighted F : unweighted  = 8.80 (1.000) with rcCorner = 1
[11/15 15:45:58   1810s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[11/15 15:45:58   1810s]  Setting StdDelay to 21.30
[11/15 15:45:58   1810s] Creating Cell Server, finished. 
[11/15 15:45:58   1810s] 
[11/15 15:45:58   1810s] Reset timing graph...
[11/15 15:45:59   1811s] Ignoring AAE DB Resetting ...
[11/15 15:45:59   1811s] Reset timing graph done.
[11/15 15:45:59   1811s] Ignoring AAE DB Resetting ...
[11/15 15:46:00   1812s] **WARN: (IMPCCOPT-2248):	Clock clk_cpu has a source defined at module port core/clk_cpu. CCOpt does not support module port clocks and will consider the clock to be sourced at core/cg_clk_cpu/CG1/ECK. This may lead to clock latency differences between CCOpt and timing analysis. Consider changing the clock source in the SDC file.
[11/15 15:46:00   1812s] **WARN: (IMPCCOPT-2248):	Clock clk_hfxt has a source defined at module port system0/clk_hfxt_out. CCOpt does not support module port clocks and will consider the clock to be sourced at system0/cg_clk_hfxt/CG1/ECK. This may lead to clock latency differences between CCOpt and timing analysis. Consider changing the clock source in the SDC file.
[11/15 15:46:00   1812s] **WARN: (IMPCCOPT-2248):	Clock clk_lfxt has a source defined at module port system0/clk_lfxt_out. CCOpt does not support module port clocks and will consider the clock to be sourced at system0/cg_clk_lfxt/CG1/ECK. This may lead to clock latency differences between CCOpt and timing analysis. Consider changing the clock source in the SDC file.
[11/15 15:46:00   1812s] **WARN: (IMPCCOPT-2248):	Clock clk_sck0 has a source defined at module port spi0/sck_in. CCOpt does not support module port clocks and will consider the clock to be sourced at prt1_in[3]. This may lead to clock latency differences between CCOpt and timing analysis. Consider changing the clock source in the SDC file.
[11/15 15:46:00   1812s] **WARN: (IMPCCOPT-2248):	Clock clk_sck1 has a source defined at module port spi1/sck_in. CCOpt does not support module port clocks and will consider the clock to be sourced at prt2_in[3]. This may lead to clock latency differences between CCOpt and timing analysis. Consider changing the clock source in the SDC file.
[11/15 15:46:00   1812s] **WARN: (IMPCCOPT-2313):	Clock clk_scl0 has a source defined at module port i2c0/SCL_IN. CCOpt does not support module port clocks, but could not find any instance terminals driving the associated net. The clock will be ignored. Consider changing the clock source in the SDC file.
[11/15 15:46:00   1812s] **WARN: (IMPCCOPT-2313):	Clock clk_scl1 has a source defined at module port i2c1/SCL_IN. CCOpt does not support module port clocks, but could not find any instance terminals driving the associated net. The clock will be ignored. Consider changing the clock source in the SDC file.
[11/15 15:46:00   1812s] **WARN: (IMPCCOPT-2248):	Clock mclk has a source defined at module port system0/mclk_out. CCOpt does not support module port clocks and will consider the clock to be sourced at system0/mclk_div_mux/g399/Y. This may lead to clock latency differences between CCOpt and timing analysis. Consider changing the clock source in the SDC file.
[11/15 15:46:00   1812s] **WARN: (IMPCCOPT-2248):	Clock smclk has a source defined at module port system0/smclk_out. CCOpt does not support module port clocks and will consider the clock to be sourced at system0/cg_smclk/CG1/ECK. This may lead to clock latency differences between CCOpt and timing analysis. Consider changing the clock source in the SDC file.
[11/15 15:46:00   1812s] Analyzing clock structure...
[11/15 15:46:00   1812s] Analyzing clock structure done.
[11/15 15:46:00   1812s] Reset timing graph...
[11/15 15:46:00   1812s] Ignoring AAE DB Resetting ...
[11/15 15:46:00   1812s] Reset timing graph done.
[11/15 15:46:00   1812s] Extracting original clock gating for smclk...
[11/15 15:46:00   1812s]   clock_tree smclk contains 678 sinks and 78 clock gates.
[11/15 15:46:00   1812s]   Extraction for smclk complete.
[11/15 15:46:00   1812s] Extracting original clock gating for smclk done.
[11/15 15:46:00   1812s] Extracting original clock gating for mclk...
[11/15 15:46:00   1812s]   clock_tree mclk contains 3808 sinks and 282 clock gates.
[11/15 15:46:00   1812s]     Found 1 clock convergence points while defining clock tree.
[11/15 15:46:00   1812s]   Extraction for mclk complete.
[11/15 15:46:00   1812s] Extracting original clock gating for mclk done.
[11/15 15:46:00   1812s] Extracting original clock gating for clk_sck1...
[11/15 15:46:00   1812s]   clock_tree clk_sck1 contains 73 sinks and 1 clock gates.
[11/15 15:46:00   1812s]   Extraction for clk_sck1 complete.
[11/15 15:46:00   1812s] Extracting original clock gating for clk_sck1 done.
[11/15 15:46:00   1812s] Extracting original clock gating for clk_sck0...
[11/15 15:46:00   1812s]   clock_tree clk_sck0 contains 73 sinks and 1 clock gates.
[11/15 15:46:00   1812s]   Extraction for clk_sck0 complete.
[11/15 15:46:00   1812s] Extracting original clock gating for clk_sck0 done.
[11/15 15:46:00   1812s] Extracting original clock gating for clk_lfxt...
[11/15 15:46:00   1812s]   clock_tree clk_lfxt contains 116 sinks and 8 clock gates.
[11/15 15:46:00   1812s]   Extraction for clk_lfxt complete.
[11/15 15:46:00   1812s] Extracting original clock gating for clk_lfxt done.
[11/15 15:46:00   1812s] Extracting original clock gating for clk_hfxt...
[11/15 15:46:00   1812s]   clock_tree clk_hfxt contains 120 sinks and 8 clock gates.
[11/15 15:46:00   1812s]   Extraction for clk_hfxt complete.
[11/15 15:46:00   1812s] Extracting original clock gating for clk_hfxt done.
[11/15 15:46:00   1812s] The skew group clk_cpu/prelayout_constraint_mode was created. It contains 3296 sinks and 1 sources.
[11/15 15:46:00   1812s] Added 69 ignore pins (of 69 specified) to skew group clk_cpu/prelayout_constraint_mode. Skew group now contains 69 ignore pins.
[11/15 15:46:00   1812s] The skew group clk_hfxt/prelayout_constraint_mode was created. It contains 120 sinks and 1 sources.
[11/15 15:46:00   1812s] The skew group clk_lfxt/prelayout_constraint_mode was created. It contains 116 sinks and 1 sources.
[11/15 15:46:00   1812s] The skew group clk_sck0/prelayout_constraint_mode was created. It contains 73 sinks and 1 sources.
[11/15 15:46:00   1812s] The skew group clk_sck1/prelayout_constraint_mode was created. It contains 73 sinks and 1 sources.
[11/15 15:46:00   1812s] The skew group mclk/prelayout_constraint_mode was created. It contains 3807 sinks and 1 sources.
[11/15 15:46:00   1812s] Added 103 ignore pins (of 103 specified) to skew group mclk/prelayout_constraint_mode. Skew group now contains 103 ignore pins.
[11/15 15:46:00   1812s] The skew group smclk/prelayout_constraint_mode was created. It contains 678 sinks and 1 sources.
[11/15 15:46:00   1812s] Checking clock tree convergence...
[11/15 15:46:00   1812s] Checking clock tree convergence done.
[11/15 15:46:00   1812s] <CMD> ccopt_design
[11/15 15:46:00   1812s] #% Begin ccopt_design (date=11/15 15:46:00, mem=2824.4M)
[11/15 15:46:00   1812s] Turning off fast DC mode./n*** ccopt_design #1 [begin] : totSession cpu/real = 0:30:12.7/0:09:00.1 (3.4), mem = 4213.0M
[11/15 15:46:00   1812s] Runtime...
[11/15 15:46:00   1812s] **INFO: User's settings:
[11/15 15:46:00   1812s] setNanoRouteMode -extractThirdPartyCompatible          false
[11/15 15:46:00   1812s] setNanoRouteMode -grouteExpTdStdDelay                  21.3
[11/15 15:46:00   1812s] setNanoRouteMode -routeFillerInstPrefix                FILLER
[11/15 15:46:00   1812s] setNanoRouteMode -routeReInsertFillerCellList          {FILLTIE128A10TH FILLTIE64A10TH FILLTIE32A10TH FILLTIE16A10TH FILLTIE8A10TH FILLTIE4A10TH FILLTIE2A10TH FILL128A10TH FILL64A10TH FILL32A10TH FILL16A10TH FILL8A10TH FILL4A10TH FILL2A10TH FILL1A10TH}
[11/15 15:46:00   1812s] setNanoRouteMode -routeReInsertFillerCellListFromFile  false
[11/15 15:46:00   1812s] setDesignMode -flowEffort                              standard
[11/15 15:46:00   1812s] setDesignMode -powerEffort                             low
[11/15 15:46:00   1812s] setDesignMode -process                                 65
[11/15 15:46:00   1812s] setExtractRCMode -coupling_c_th                        0.1
[11/15 15:46:00   1812s] setExtractRCMode -engine                               preRoute
[11/15 15:46:00   1812s] setExtractRCMode -relative_c_th                        1
[11/15 15:46:00   1812s] setExtractRCMode -total_c_th                           0
[11/15 15:46:00   1812s] setDelayCalMode -enable_high_fanout                    true
[11/15 15:46:00   1812s] setDelayCalMode -eng_copyNetPropToNewNet               true
[11/15 15:46:00   1812s] setDelayCalMode -engine                                aae
[11/15 15:46:00   1812s] setDelayCalMode -ignoreNetLoad                         false
[11/15 15:46:00   1812s] setDelayCalMode -socv_accuracy_mode                    low
[11/15 15:46:00   1812s] setOptMode -activeHoldViews                            { hold_analysis_view }
[11/15 15:46:00   1812s] setOptMode -activeSetupViews                           { setup_analysis_view }
[11/15 15:46:00   1812s] setOptMode -autoSetupViews                             { setup_analysis_view}
[11/15 15:46:00   1812s] setOptMode -autoTDGRSetupViews                         { setup_analysis_view}
[11/15 15:46:00   1812s] setOptMode -drcMargin                                  0
[11/15 15:46:00   1812s] setOptMode -fixDrc                                     true
[11/15 15:46:00   1812s] setOptMode -optimizeFF                                 true
[11/15 15:46:00   1812s] setOptMode -powerEffort                                low
[11/15 15:46:00   1812s] setOptMode -preserveAllSequential                      true
[11/15 15:46:00   1812s] setOptMode -setupTargetSlack                           0
[11/15 15:46:00   1812s] 
[11/15 15:46:00   1812s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[11/15 15:46:00   1812s] (ccopt_design): Checking analysis view for power/activity...
[11/15 15:46:00   1812s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[11/15 15:46:00   1812s] Set place::cacheFPlanSiteMark to 1
[11/15 15:46:00   1812s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[11/15 15:46:00   1812s] Using CCOpt effort standard.
[11/15 15:46:00   1812s] CCOpt::Phase::Initialization...
[11/15 15:46:00   1812s] Check Prerequisites...
[11/15 15:46:00   1812s] Leaving CCOpt scope - CheckPlace...
[11/15 15:46:00   1812s] OPERPROF: Starting checkPlace at level 1, MEM:4213.0M
[11/15 15:46:00   1812s] z: 2, totalTracks: 1
[11/15 15:46:00   1812s] z: 4, totalTracks: 1
[11/15 15:46:00   1812s] z: 6, totalTracks: 1
[11/15 15:46:00   1812s] z: 8, totalTracks: 1
[11/15 15:46:00   1812s] #spOpts: N=65 
[11/15 15:46:00   1812s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4213.0M
[11/15 15:46:00   1812s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:4213.0M
[11/15 15:46:00   1812s] Core basic site is TSMC65ADV10TSITE
[11/15 15:46:00   1812s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:4213.0M
[11/15 15:46:00   1812s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.046, REAL:0.010, MEM:4214.5M
[11/15 15:46:00   1812s] SiteArray: non-trimmed site array dimensions = 341 x 5920
[11/15 15:46:00   1812s] SiteArray: use 8,380,416 bytes
[11/15 15:46:00   1812s] SiteArray: current memory after site array memory allocation 4214.5M
[11/15 15:46:00   1812s] SiteArray: FP blocked sites are writable
[11/15 15:46:00   1812s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.079, REAL:0.027, MEM:4214.5M
[11/15 15:46:00   1812s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.084, REAL:0.033, MEM:4214.5M
[11/15 15:46:00   1812s] Begin checking placement ... (start mem=4213.0M, init mem=4214.5M)
[11/15 15:46:00   1812s] 
[11/15 15:46:00   1812s] Running CheckPlace using 8 threads!...
[11/15 15:46:00   1813s] 
[11/15 15:46:00   1813s] ...checkPlace MT is done!
[11/15 15:46:00   1813s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:4214.5M
[11/15 15:46:00   1813s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.015, REAL:0.015, MEM:4214.5M
[11/15 15:46:00   1813s] *info: Placed = 35934          (Fixed = 6504)
[11/15 15:46:00   1813s] *info: Unplaced = 0           
[11/15 15:46:00   1813s] Placement Density:43.85%(128686/293476)
[11/15 15:46:00   1813s] Placement Density (including fixed std cells):44.83%(133882/298672)
[11/15 15:46:00   1813s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:4214.5M
[11/15 15:46:00   1813s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.012, REAL:0.012, MEM:4214.5M
[11/15 15:46:00   1813s] Finished checkPlace (total: cpu=0:00:00.5, real=0:00:00.0; vio checks: cpu=0:00:00.4, real=0:00:00.0; mem=4214.5M)
[11/15 15:46:00   1813s] OPERPROF: Finished checkPlace at level 1, CPU:0.496, REAL:0.215, MEM:4214.5M
[11/15 15:46:00   1813s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.5 real=0:00:00.2)
[11/15 15:46:00   1813s] Innovus will update I/O latencies
[11/15 15:46:00   1813s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[11/15 15:46:00   1813s] 
[11/15 15:46:00   1813s] 
[11/15 15:46:00   1813s] 
[11/15 15:46:00   1813s] Check Prerequisites done. (took cpu=0:00:00.5 real=0:00:00.2)
[11/15 15:46:00   1813s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.5 real=0:00:00.2)
[11/15 15:46:00   1813s] Executing ccopt post-processing.
[11/15 15:46:00   1813s] Synthesizing clock trees with CCOpt...
[11/15 15:46:00   1813s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/15 15:46:00   1813s] CCOpt::Phase::PreparingToBalance...
[11/15 15:46:00   1813s] Leaving CCOpt scope - Initializing power interface...
[11/15 15:46:00   1813s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 15:46:00   1813s] Leaving CCOpt scope - Initializing activity data...
[11/15 15:46:01   1813s] #################################################################################
[11/15 15:46:01   1813s] # Design Stage: PreRoute
[11/15 15:46:01   1813s] # Design Name: MCU
[11/15 15:46:01   1813s] # Design Mode: 65nm
[11/15 15:46:01   1813s] # Analysis Mode: MMMC OCV 
[11/15 15:46:01   1813s] # Parasitics Mode: No SPEF/RCDB 
[11/15 15:46:01   1813s] # Signoff Settings: SI Off 
[11/15 15:46:01   1813s] #################################################################################
[11/15 15:46:01   1814s] Topological Sorting (REAL = 0:00:00.0, MEM = 4298.0M, InitMEM = 4293.5M)
[11/15 15:46:01   1815s] *** CDM Built up (cpu=0:00:02.1  real=0:00:00.0  mem= 4298.0M) ***
[11/15 15:46:01   1816s]              0V	    VSS
[11/15 15:46:01   1816s]            0.9V	    VDD
[11/15 15:46:01   1816s] smclk(35MHz) mclk(35MHz) clk_sck1(35MHz) clk_sck0(35MHz) clk_hfxt(35MHz) clk_cpu(35MHz) clk_scl1(5MHz) clk_scl0(5MHz) clk_lfxt(32768Hz) Processing average sequential pin duty cycle 
[11/15 15:46:03   1818s] Leaving CCOpt scope - Initializing activity data done. (took cpu=0:00:05.0 real=0:00:02.6)
[11/15 15:46:03   1818s] 
[11/15 15:46:03   1818s] Positive (advancing) pin insertion delays
[11/15 15:46:03   1818s] =========================================
[11/15 15:46:03   1818s] 
[11/15 15:46:03   1818s] Found 0 advancing pin insertion delay (0.000% of 4549 clock tree sinks)
[11/15 15:46:03   1818s] 
[11/15 15:46:03   1818s] Negative (delaying) pin insertion delays
[11/15 15:46:03   1818s] ========================================
[11/15 15:46:03   1818s] 
[11/15 15:46:03   1818s] Found 0 delaying pin insertion delay (0.000% of 4549 clock tree sinks)
[11/15 15:46:03   1818s] Notify start of optimization...
[11/15 15:46:03   1818s] Notify start of optimization done.
[11/15 15:46:03   1818s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[11/15 15:46:03   1818s] **Info: Trial Route has Max Route Layer 15/8.
[11/15 15:46:03   1818s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:4499.5M
[11/15 15:46:03   1818s] All LLGs are deleted
[11/15 15:46:03   1818s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:4499.5M
[11/15 15:46:03   1818s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:4499.5M
[11/15 15:46:03   1818s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:4499.5M
[11/15 15:46:03   1818s] **Info: Trial Route has Max Route Layer 15/8.
[11/15 15:46:03   1818s] ### Creating LA Mngr. totSessionCpu=0:30:18 mem=4499.5M
[11/15 15:46:03   1818s] ### Creating LA Mngr, finished. totSessionCpu=0:30:18 mem=4499.5M
[11/15 15:46:03   1818s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 4499.50 MB )
[11/15 15:46:03   1818s] (I)       Started Import and model ( Curr Mem: 4499.50 MB )
[11/15 15:46:03   1818s] (I)       Started Create place DB ( Curr Mem: 4499.50 MB )
[11/15 15:46:03   1818s] (I)       Started Import place data ( Curr Mem: 4499.50 MB )
[11/15 15:46:03   1818s] (I)       Started Read instances and placement ( Curr Mem: 4499.50 MB )
[11/15 15:46:03   1818s] (I)       Finished Read instances and placement ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 4512.25 MB )
[11/15 15:46:03   1818s] (I)       Started Read nets ( Curr Mem: 4512.25 MB )
[11/15 15:46:03   1818s] (I)       Finished Read nets ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 4516.25 MB )
[11/15 15:46:03   1818s] (I)       Finished Import place data ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 4516.25 MB )
[11/15 15:46:03   1818s] (I)       Finished Create place DB ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 4516.25 MB )
[11/15 15:46:03   1818s] (I)       Started Create route DB ( Curr Mem: 4516.25 MB )
[11/15 15:46:03   1818s] (I)       == Non-default Options ==
[11/15 15:46:03   1818s] (I)       Maximum routing layer                              : 8
[11/15 15:46:03   1818s] (I)       Number of threads                                  : 8
[11/15 15:46:03   1818s] (I)       Method to set GCell size                           : row
[11/15 15:46:03   1818s] (I)       Counted 25427 PG shapes. We will not process PG shapes layer by layer.
[11/15 15:46:03   1818s] (I)       Started Import route data (8T) ( Curr Mem: 4516.25 MB )
[11/15 15:46:03   1818s] (I)       Use row-based GCell size
[11/15 15:46:03   1818s] (I)       Use row-based GCell align
[11/15 15:46:03   1818s] (I)       GCell unit size   : 4000
[11/15 15:46:03   1818s] (I)       GCell multiplier  : 1
[11/15 15:46:03   1818s] (I)       GCell row height  : 4000
[11/15 15:46:03   1818s] (I)       Actual row height : 4000
[11/15 15:46:03   1818s] (I)       GCell align ref   : 2000 4000
[11/15 15:46:03   1818s] [NR-eGR] Track table information for default rule: 
[11/15 15:46:03   1818s] [NR-eGR] M1 has no routable track
[11/15 15:46:03   1818s] [NR-eGR] M2 has single uniform track structure
[11/15 15:46:03   1818s] [NR-eGR] M3 has single uniform track structure
[11/15 15:46:03   1818s] [NR-eGR] M4 has single uniform track structure
[11/15 15:46:03   1818s] [NR-eGR] M5 has single uniform track structure
[11/15 15:46:03   1818s] [NR-eGR] M6 has single uniform track structure
[11/15 15:46:03   1818s] [NR-eGR] M7 has single uniform track structure
[11/15 15:46:03   1818s] [NR-eGR] M8 has single uniform track structure
[11/15 15:46:03   1818s] (I)       ===========================================================================
[11/15 15:46:03   1818s] (I)       == Report All Rule Vias ==
[11/15 15:46:03   1818s] (I)       ===========================================================================
[11/15 15:46:03   1818s] (I)        Via Rule : (Default)
[11/15 15:46:03   1818s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/15 15:46:03   1818s] (I)       ---------------------------------------------------------------------------
[11/15 15:46:03   1818s] (I)        1    3 : VIA1_X                     30 : VIA1_2CUT_W              
[11/15 15:46:03   1818s] (I)        2    7 : VIA2_X                     35 : VIA2_2CUT_N              
[11/15 15:46:03   1818s] (I)        3   11 : VIA3_X                     37 : VIA3_2CUT_E              
[11/15 15:46:03   1818s] (I)        4   15 : VIA4_X                     42 : VIA4_2CUT_W              
[11/15 15:46:03   1818s] (I)        5   19 : VIA5_X                     46 : VIA5_2CUT_W              
[11/15 15:46:03   1818s] (I)        6   23 : VIA6_X                     51 : VIA6_2CUT_N              
[11/15 15:46:03   1818s] (I)        7   27 : VIA7_X                     54 : VIA7_2CUT_W              
[11/15 15:46:03   1818s] (I)       ===========================================================================
[11/15 15:46:03   1818s] (I)        Via Rule : CTS_2W2S
[11/15 15:46:03   1818s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/15 15:46:03   1818s] (I)       ---------------------------------------------------------------------------
[11/15 15:46:03   1818s] (I)        1  154 : CTS_2W2S_via1Array_2x1_HV_C 154 : CTS_2W2S_via1Array_2x1_HV_C
[11/15 15:46:03   1818s] (I)        2  157 : CTS_2W2S_via2Array_1x2_HH_C 157 : CTS_2W2S_via2Array_1x2_HH_C
[11/15 15:46:03   1818s] (I)        3  158 : CTS_2W2S_via3Array_2x1_VV_C 158 : CTS_2W2S_via3Array_2x1_VV_C
[11/15 15:46:03   1818s] (I)        4  161 : CTS_2W2S_via4Array_1x2_HH_C 161 : CTS_2W2S_via4Array_1x2_HH_C
[11/15 15:46:03   1818s] (I)        5  162 : CTS_2W2S_via5Array_2x1_VV_C 162 : CTS_2W2S_via5Array_2x1_VV_C
[11/15 15:46:03   1818s] (I)        6  164 : CTS_2W2S_via6Array_2x1_VH_C 164 : CTS_2W2S_via6Array_2x1_VH_C
[11/15 15:46:03   1818s] (I)        7   27 : VIA7_X                    168 : CTS_2W2S_via7Array_2x1_HV_E_S
[11/15 15:46:03   1818s] (I)       ===========================================================================
[11/15 15:46:03   1818s] (I)        Via Rule : CTS_2W1S
[11/15 15:46:03   1818s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/15 15:46:03   1818s] (I)       ---------------------------------------------------------------------------
[11/15 15:46:03   1818s] (I)        1  176 : CTS_2W1S_via1Array_2x1_HV_C 176 : CTS_2W1S_via1Array_2x1_HV_C
[11/15 15:46:03   1818s] (I)        2  179 : CTS_2W1S_via2Array_1x2_HH_C 179 : CTS_2W1S_via2Array_1x2_HH_C
[11/15 15:46:03   1818s] (I)        3  180 : CTS_2W1S_via3Array_2x1_VV_C 180 : CTS_2W1S_via3Array_2x1_VV_C
[11/15 15:46:03   1818s] (I)        4  183 : CTS_2W1S_via4Array_1x2_HH_C 183 : CTS_2W1S_via4Array_1x2_HH_C
[11/15 15:46:03   1818s] (I)        5  184 : CTS_2W1S_via5Array_2x1_VV_C 184 : CTS_2W1S_via5Array_2x1_VV_C
[11/15 15:46:03   1818s] (I)        6  186 : CTS_2W1S_via6Array_2x1_VH_C 186 : CTS_2W1S_via6Array_2x1_VH_C
[11/15 15:46:03   1818s] (I)        7   27 : VIA7_X                    190 : CTS_2W1S_via7Array_2x1_HV_E_S
[11/15 15:46:03   1818s] (I)       ===========================================================================
[11/15 15:46:03   1818s] (I)       Started Read blockages ( Layer 2-8 ) ( Curr Mem: 4516.25 MB )
[11/15 15:46:03   1818s] (I)       Started Read routing blockages ( Curr Mem: 4516.25 MB )
[11/15 15:46:03   1818s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4516.25 MB )
[11/15 15:46:03   1818s] (I)       Started Read instance blockages ( Curr Mem: 4516.25 MB )
[11/15 15:46:03   1818s] (I)       Finished Read instance blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4516.25 MB )
[11/15 15:46:03   1818s] (I)       Started Read PG blockages ( Curr Mem: 4516.25 MB )
[11/15 15:46:03   1818s] [NR-eGR] Read 46353 PG shapes
[11/15 15:46:03   1818s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4516.25 MB )
[11/15 15:46:03   1818s] (I)       Started Read boundary cut boxes ( Curr Mem: 4516.25 MB )
[11/15 15:46:03   1818s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4516.25 MB )
[11/15 15:46:03   1818s] [NR-eGR] #Routing Blockages  : 20
[11/15 15:46:03   1818s] [NR-eGR] #Instance Blockages : 3210
[11/15 15:46:03   1818s] [NR-eGR] #PG Blockages       : 46353
[11/15 15:46:03   1818s] [NR-eGR] #Halo Blockages     : 0
[11/15 15:46:03   1818s] [NR-eGR] #Boundary Blockages : 21
[11/15 15:46:03   1818s] (I)       Finished Read blockages ( Layer 2-8 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4516.25 MB )
[11/15 15:46:03   1818s] (I)       Started Read blackboxes ( Curr Mem: 4516.25 MB )
[11/15 15:46:03   1818s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/15 15:46:03   1818s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4516.25 MB )
[11/15 15:46:03   1818s] (I)       Started Read prerouted ( Curr Mem: 4516.25 MB )
[11/15 15:46:03   1818s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/15 15:46:03   1818s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4516.25 MB )
[11/15 15:46:03   1818s] (I)       Started Read unlegalized nets ( Curr Mem: 4516.25 MB )
[11/15 15:46:03   1818s] (I)       Finished Read unlegalized nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4516.25 MB )
[11/15 15:46:03   1818s] (I)       Started Read nets ( Curr Mem: 4516.25 MB )
[11/15 15:46:03   1818s] [NR-eGR] Read numTotalNets=31553  numIgnoredNets=0
[11/15 15:46:03   1818s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4523.24 MB )
[11/15 15:46:03   1818s] (I)       Started Set up via pillars ( Curr Mem: 4523.24 MB )
[11/15 15:46:03   1818s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4523.24 MB )
[11/15 15:46:03   1818s] (I)       early_global_route_priority property id does not exist.
[11/15 15:46:03   1818s] (I)       Started Initialize 3D grid graph ( Curr Mem: 4523.24 MB )
[11/15 15:46:03   1818s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4523.24 MB )
[11/15 15:46:03   1818s] (I)       Model blockages into capacity
[11/15 15:46:03   1818s] (I)       Read Num Blocks=49604  Num Prerouted Wires=0  Num CS=0
[11/15 15:46:03   1818s] (I)       Started Initialize 3D capacity ( Curr Mem: 4523.24 MB )
[11/15 15:46:03   1818s] (I)       Layer 1 (V) : #blockages 7650 : #preroutes 0
[11/15 15:46:03   1818s] (I)       Layer 2 (H) : #blockages 7355 : #preroutes 0
[11/15 15:46:03   1818s] (I)       Layer 3 (V) : #blockages 9207 : #preroutes 0
[11/15 15:46:03   1818s] (I)       Layer 4 (H) : #blockages 9489 : #preroutes 0
[11/15 15:46:03   1818s] (I)       Layer 5 (V) : #blockages 9489 : #preroutes 0
[11/15 15:46:03   1818s] (I)       Layer 6 (H) : #blockages 5585 : #preroutes 0
[11/15 15:46:03   1818s] (I)       Layer 7 (V) : #blockages 829 : #preroutes 0
[11/15 15:46:03   1818s] (I)       Finished Initialize 3D capacity ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 4523.24 MB )
[11/15 15:46:03   1818s] (I)       -- layer congestion ratio --
[11/15 15:46:03   1818s] (I)       Layer 1 : 0.100000
[11/15 15:46:03   1818s] (I)       Layer 2 : 0.700000
[11/15 15:46:03   1818s] (I)       Layer 3 : 0.700000
[11/15 15:46:03   1818s] (I)       Layer 4 : 0.700000
[11/15 15:46:03   1818s] (I)       Layer 5 : 0.700000
[11/15 15:46:03   1818s] (I)       Layer 6 : 0.700000
[11/15 15:46:03   1818s] (I)       Layer 7 : 0.700000
[11/15 15:46:03   1818s] (I)       Layer 8 : 0.700000
[11/15 15:46:03   1818s] (I)       ----------------------------
[11/15 15:46:03   1818s] (I)       Number of ignored nets                =      0
[11/15 15:46:03   1818s] (I)       Number of connected nets              =      0
[11/15 15:46:03   1818s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[11/15 15:46:03   1818s] (I)       Number of clock nets                  =    414.  Ignored: No
[11/15 15:46:03   1818s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[11/15 15:46:03   1818s] (I)       Number of special nets                =      0.  Ignored: Yes
[11/15 15:46:03   1818s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[11/15 15:46:03   1818s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[11/15 15:46:03   1818s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[11/15 15:46:03   1818s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[11/15 15:46:03   1818s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/15 15:46:03   1818s] (I)       Finished Import route data (8T) ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 4523.24 MB )
[11/15 15:46:03   1818s] (I)       Finished Create route DB ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 4523.24 MB )
[11/15 15:46:03   1818s] (I)       Started Read aux data ( Curr Mem: 4523.24 MB )
[11/15 15:46:03   1818s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4523.24 MB )
[11/15 15:46:03   1818s] (I)       Started Others data preparation ( Curr Mem: 4523.24 MB )
[11/15 15:46:03   1818s] [NR-eGR] There are 414 clock nets ( 0 with NDR ).
[11/15 15:46:03   1818s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4523.24 MB )
[11/15 15:46:03   1818s] (I)       Started Create route kernel ( Curr Mem: 4523.24 MB )
[11/15 15:46:03   1818s] (I)       Ndr track 0 does not exist
[11/15 15:46:03   1818s] (I)       ---------------------Grid Graph Info--------------------
[11/15 15:46:03   1818s] (I)       Routing area        : (0, 0) - (2372000, 1372000)
[11/15 15:46:03   1818s] (I)       Core area           : (2000, 4000) - (2370000, 1370000)
[11/15 15:46:03   1818s] (I)       Site width          :   400  (dbu)
[11/15 15:46:03   1818s] (I)       Row height          :  4000  (dbu)
[11/15 15:46:03   1818s] (I)       GCell row height    :  4000  (dbu)
[11/15 15:46:03   1818s] (I)       GCell width         :  4000  (dbu)
[11/15 15:46:03   1818s] (I)       GCell height        :  4000  (dbu)
[11/15 15:46:03   1818s] (I)       Grid                :   593   343     8
[11/15 15:46:03   1818s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[11/15 15:46:03   1818s] (I)       Vertical capacity   :     0  4000     0  4000     0  4000     0  4000
[11/15 15:46:03   1818s] (I)       Horizontal capacity :     0     0  4000     0  4000     0  4000     0
[11/15 15:46:03   1818s] (I)       Default wire width  :   180   200   200   200   200   200   200   800
[11/15 15:46:03   1818s] (I)       Default wire space  :   180   200   200   200   200   200   200   800
[11/15 15:46:03   1818s] (I)       Default wire pitch  :   360   400   400   400   400   400   400  1600
[11/15 15:46:03   1818s] (I)       Default pitch size  :   360   400   400   400   400   400   400  1600
[11/15 15:46:03   1818s] (I)       First track coord   :     0   200   200   200   200   200   200  1200
[11/15 15:46:03   1818s] (I)       Num tracks per GCell: 11.11 10.00 10.00 10.00 10.00 10.00 10.00  2.50
[11/15 15:46:03   1818s] (I)       Total num of tracks :     0  5930  3430  5930  3430  5930  3430  1482
[11/15 15:46:03   1818s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[11/15 15:46:03   1818s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[11/15 15:46:03   1818s] (I)       --------------------------------------------------------
[11/15 15:46:03   1818s] 
[11/15 15:46:03   1818s] [NR-eGR] ============ Routing rule table ============
[11/15 15:46:03   1818s] [NR-eGR] Rule id: 0  Nets: 31553 
[11/15 15:46:03   1818s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/15 15:46:03   1818s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=400  L8=1600
[11/15 15:46:03   1818s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[11/15 15:46:03   1818s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[11/15 15:46:03   1818s] [NR-eGR] ========================================
[11/15 15:46:03   1818s] [NR-eGR] 
[11/15 15:46:03   1818s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/15 15:46:03   1818s] (I)       blocked tracks on layer2 : = 1433768 / 2033990 (70.49%)
[11/15 15:46:03   1818s] (I)       blocked tracks on layer3 : = 1268476 / 2033990 (62.36%)
[11/15 15:46:03   1818s] (I)       blocked tracks on layer4 : = 1428071 / 2033990 (70.21%)
[11/15 15:46:03   1818s] (I)       blocked tracks on layer5 : = 471554 / 2033990 (23.18%)
[11/15 15:46:03   1818s] (I)       blocked tracks on layer6 : = 632197 / 2033990 (31.08%)
[11/15 15:46:03   1818s] (I)       blocked tracks on layer7 : = 962375 / 2033990 (47.31%)
[11/15 15:46:03   1818s] (I)       blocked tracks on layer8 : = 508326 / 508326 (100.00%)
[11/15 15:46:03   1818s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4531.39 MB )
[11/15 15:46:03   1818s] (I)       Finished Import and model ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 4531.39 MB )
[11/15 15:46:03   1818s] (I)       Reset routing kernel
[11/15 15:46:03   1818s] (I)       Started Global Routing ( Curr Mem: 4539.39 MB )
[11/15 15:46:03   1818s] (I)       Started Initialization ( Curr Mem: 4539.39 MB )
[11/15 15:46:03   1818s] (I)       Started Free existing wires ( Curr Mem: 4539.39 MB )
[11/15 15:46:03   1818s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4539.39 MB )
[11/15 15:46:03   1818s] (I)       totalPins=113553  totalGlobalPin=110356 (97.18%)
[11/15 15:46:03   1818s] (I)       Finished Initialization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4539.39 MB )
[11/15 15:46:03   1818s] (I)       Started Net group 1 ( Curr Mem: 4539.39 MB )
[11/15 15:46:03   1818s] (I)       Started Generate topology (8T) ( Curr Mem: 4539.39 MB )
[11/15 15:46:03   1818s] (I)       Finished Generate topology (8T) ( CPU: 0.03 sec, Real: 0.01 sec, Curr Mem: 4571.39 MB )
[11/15 15:46:03   1818s] (I)       total 2D Cap : 6609993 = (3550809 H, 3059184 V)
[11/15 15:46:03   1818s] [NR-eGR] Layer group 1: route 31553 net(s) in layer range [2, 8]
[11/15 15:46:03   1818s] (I)       
[11/15 15:46:03   1818s] (I)       ============  Phase 1a Route ============
[11/15 15:46:03   1818s] (I)       Started Phase 1a ( Curr Mem: 4571.39 MB )
[11/15 15:46:03   1818s] (I)       Started Pattern routing ( Curr Mem: 4571.39 MB )
[11/15 15:46:03   1818s] (I)       Finished Pattern routing ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 4571.39 MB )
[11/15 15:46:03   1818s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 4571.39 MB )
[11/15 15:46:03   1818s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 46
[11/15 15:46:03   1818s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4571.39 MB )
[11/15 15:46:03   1818s] (I)       Usage: 473103 = (275149 H, 197954 V) = (7.75% H, 6.47% V) = (5.503e+05um H, 3.959e+05um V)
[11/15 15:46:03   1818s] (I)       Started Add via demand to 2D ( Curr Mem: 4571.39 MB )
[11/15 15:46:03   1818s] (I)       Finished Add via demand to 2D ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4571.39 MB )
[11/15 15:46:03   1818s] (I)       Finished Phase 1a ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 4571.39 MB )
[11/15 15:46:03   1818s] (I)       
[11/15 15:46:03   1818s] (I)       ============  Phase 1b Route ============
[11/15 15:46:03   1818s] (I)       Started Phase 1b ( Curr Mem: 4571.39 MB )
[11/15 15:46:03   1818s] (I)       Started Monotonic routing ( Curr Mem: 4571.39 MB )
[11/15 15:46:03   1818s] (I)       Finished Monotonic routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 4571.39 MB )
[11/15 15:46:03   1818s] (I)       Usage: 473135 = (275160 H, 197975 V) = (7.75% H, 6.47% V) = (5.503e+05um H, 3.960e+05um V)
[11/15 15:46:03   1818s] (I)       Overflow of layer group 1: 0.25% H + 0.00% V. EstWL: 9.462700e+05um
[11/15 15:46:03   1818s] (I)       Congestion metric : 0.25%H 0.00%V, 0.25%HV
[11/15 15:46:03   1818s] (I)       Congestion threshold : each 60.00, sum 90.00
[11/15 15:46:03   1818s] (I)       Finished Phase 1b ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 4571.39 MB )
[11/15 15:46:03   1818s] (I)       
[11/15 15:46:03   1818s] (I)       ============  Phase 1c Route ============
[11/15 15:46:03   1818s] (I)       Started Phase 1c ( Curr Mem: 4571.39 MB )
[11/15 15:46:03   1818s] (I)       Started Two level routing ( Curr Mem: 4571.39 MB )
[11/15 15:46:03   1818s] (I)       Level2 Grid: 119 x 69
[11/15 15:46:03   1818s] (I)       Started Two Level Routing ( Curr Mem: 4571.39 MB )
[11/15 15:46:03   1818s] (I)       Finished Two Level Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4571.39 MB )
[11/15 15:46:03   1818s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 4571.39 MB )
[11/15 15:46:03   1818s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4571.39 MB )
[11/15 15:46:03   1818s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4571.39 MB )
[11/15 15:46:03   1818s] (I)       Finished Two level routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4571.39 MB )
[11/15 15:46:03   1818s] (I)       Usage: 473290 = (275163 H, 198127 V) = (7.75% H, 6.48% V) = (5.503e+05um H, 3.963e+05um V)
[11/15 15:46:03   1818s] (I)       Finished Phase 1c ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4571.39 MB )
[11/15 15:46:03   1818s] (I)       
[11/15 15:46:03   1818s] (I)       ============  Phase 1d Route ============
[11/15 15:46:03   1818s] (I)       Started Phase 1d ( Curr Mem: 4571.39 MB )
[11/15 15:46:03   1818s] (I)       Started Detoured routing ( Curr Mem: 4571.39 MB )
[11/15 15:46:04   1818s] (I)       Finished Detoured routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4571.39 MB )
[11/15 15:46:04   1818s] (I)       Usage: 473306 = (275163 H, 198143 V) = (7.75% H, 6.48% V) = (5.503e+05um H, 3.963e+05um V)
[11/15 15:46:04   1818s] (I)       Finished Phase 1d ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4571.39 MB )
[11/15 15:46:04   1818s] (I)       
[11/15 15:46:04   1818s] (I)       ============  Phase 1e Route ============
[11/15 15:46:04   1818s] (I)       Started Phase 1e ( Curr Mem: 4571.39 MB )
[11/15 15:46:04   1818s] (I)       Started Route legalization ( Curr Mem: 4571.39 MB )
[11/15 15:46:04   1818s] (I)       Started Legalize Blockage Violations ( Curr Mem: 4571.39 MB )
[11/15 15:46:04   1818s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4571.39 MB )
[11/15 15:46:04   1818s] (I)       Finished Route legalization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4571.39 MB )
[11/15 15:46:04   1818s] (I)       Usage: 473306 = (275163 H, 198143 V) = (7.75% H, 6.48% V) = (5.503e+05um H, 3.963e+05um V)
[11/15 15:46:04   1818s] [NR-eGR] Early Global Route overflow of layer group 1: 0.09% H + 0.00% V. EstWL: 9.466120e+05um
[11/15 15:46:04   1818s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4571.39 MB )
[11/15 15:46:04   1818s] (I)       
[11/15 15:46:04   1818s] (I)       ============  Phase 1l Route ============
[11/15 15:46:04   1818s] (I)       Started Phase 1l ( Curr Mem: 4571.39 MB )
[11/15 15:46:04   1818s] (I)       Started Layer assignment (8T) ( Curr Mem: 4571.39 MB )
[11/15 15:46:04   1818s] (I)       Current Layer assignment (8T) [Initialization] ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 4571.39 MB )
[11/15 15:46:04   1819s] (I)       Finished Layer assignment (8T) ( CPU: 0.67 sec, Real: 0.16 sec, Curr Mem: 4571.39 MB )
[11/15 15:46:04   1819s] (I)       Finished Phase 1l ( CPU: 0.67 sec, Real: 0.16 sec, Curr Mem: 4571.39 MB )
[11/15 15:46:04   1819s] (I)       Finished Net group 1 ( CPU: 0.92 sec, Real: 0.39 sec, Curr Mem: 4571.39 MB )
[11/15 15:46:04   1819s] (I)       Started Clean cong LA ( Curr Mem: 4571.39 MB )
[11/15 15:46:04   1819s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4571.39 MB )
[11/15 15:46:04   1819s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[11/15 15:46:04   1819s] (I)       Layer  2:     747478    162633        35     1202230      825830    (59.28%) 
[11/15 15:46:04   1819s] (I)       Layer  3:     773362    174893       598     1195570      834990    (58.88%) 
[11/15 15:46:04   1819s] (I)       Layer  4:     749325     60683         0     1203850      824210    (59.36%) 
[11/15 15:46:04   1819s] (I)       Layer  5:    1573569    105719       372      389700     1640860    (19.19%) 
[11/15 15:46:04   1819s] (I)       Layer  6:    1559757     20008         0      384450     1643610    (18.96%) 
[11/15 15:46:04   1819s] (I)       Layer  7:    1206228      1329         2      702910     1327650    (34.62%) 
[11/15 15:46:04   1819s] (I)       Layer  8:          0         0         0      507015           0    (100.00%) 
[11/15 15:46:04   1819s] (I)       Total:       6609719    525265      1007     5585725     7097150    (44.04%) 
[11/15 15:46:04   1819s] (I)       
[11/15 15:46:04   1819s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/15 15:46:04   1819s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[11/15 15:46:04   1819s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[11/15 15:46:04   1819s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-8)    OverCon 
[11/15 15:46:04   1819s] [NR-eGR] -------------------------------------------------------------------------------------------------
[11/15 15:46:04   1819s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/15 15:46:04   1819s] [NR-eGR]      M2  (2)        25( 0.03%)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[11/15 15:46:04   1819s] [NR-eGR]      M3  (3)       149( 0.18%)        51( 0.06%)        36( 0.04%)         5( 0.01%)   ( 0.29%) 
[11/15 15:46:04   1819s] [NR-eGR]      M4  (4)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/15 15:46:04   1819s] [NR-eGR]      M5  (5)        88( 0.05%)        20( 0.01%)         5( 0.00%)        20( 0.01%)   ( 0.08%) 
[11/15 15:46:04   1819s] [NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/15 15:46:04   1819s] [NR-eGR]      M7  (7)         2( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/15 15:46:04   1819s] [NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/15 15:46:04   1819s] [NR-eGR] -------------------------------------------------------------------------------------------------
[11/15 15:46:04   1819s] [NR-eGR] Total              264( 0.04%)        73( 0.01%)        41( 0.01%)        25( 0.00%)   ( 0.06%) 
[11/15 15:46:04   1819s] [NR-eGR] 
[11/15 15:46:04   1819s] (I)       Finished Global Routing ( CPU: 0.96 sec, Real: 0.43 sec, Curr Mem: 4571.39 MB )
[11/15 15:46:04   1819s] (I)       Started Export 3D cong map ( Curr Mem: 4571.39 MB )
[11/15 15:46:04   1819s] (I)       total 2D Cap : 6638926 = (3569206 H, 3069720 V)
[11/15 15:46:04   1819s] (I)       Started Export 2D cong map ( Curr Mem: 4571.39 MB )
[11/15 15:46:04   1819s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.04% H + 0.00% V
[11/15 15:46:04   1819s] [NR-eGR] Overflow after Early Global Route 0.07% H + 0.00% V
[11/15 15:46:04   1819s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4571.39 MB )
[11/15 15:46:04   1819s] (I)       Finished Export 3D cong map ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4571.39 MB )
[11/15 15:46:04   1819s] (I)       ============= Track Assignment ============
[11/15 15:46:04   1819s] (I)       Started Extract Global 3D Wires ( Curr Mem: 4571.39 MB )
[11/15 15:46:04   1819s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4571.39 MB )
[11/15 15:46:04   1819s] (I)       Started Track Assignment (8T) ( Curr Mem: 4571.39 MB )
[11/15 15:46:04   1819s] (I)       Initialize Track Assignment ( max pin layer : 9 )
[11/15 15:46:04   1819s] (I)       Current Track Assignment (8T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4571.39 MB )
[11/15 15:46:04   1819s] (I)       Run Multi-thread track assignment
[11/15 15:46:04   1820s] (I)       Finished Track Assignment (8T) ( CPU: 0.71 sec, Real: 0.11 sec, Curr Mem: 4571.39 MB )
[11/15 15:46:04   1820s] (I)       Started Export ( Curr Mem: 4571.39 MB )
[11/15 15:46:04   1820s] [NR-eGR] Started Export DB wires ( Curr Mem: 4563.39 MB )
[11/15 15:46:04   1820s] [NR-eGR] Started Export all nets (8T) ( Curr Mem: 4563.39 MB )
[11/15 15:46:04   1820s] [NR-eGR] Finished Export all nets (8T) ( CPU: 0.14 sec, Real: 0.02 sec, Curr Mem: 4563.39 MB )
[11/15 15:46:04   1820s] [NR-eGR] Started Set wire vias (8T) ( Curr Mem: 4563.39 MB )
[11/15 15:46:04   1820s] [NR-eGR] Finished Set wire vias (8T) ( CPU: 0.02 sec, Real: 0.00 sec, Curr Mem: 4563.39 MB )
[11/15 15:46:04   1820s] [NR-eGR] Finished Export DB wires ( CPU: 0.17 sec, Real: 0.04 sec, Curr Mem: 4563.39 MB )
[11/15 15:46:04   1820s] [NR-eGR] --------------------------------------------------------------------------
[11/15 15:46:04   1820s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 112927
[11/15 15:46:04   1820s] [NR-eGR]     M2  (2V) length: 2.586755e+05um, number of vias: 168001
[11/15 15:46:04   1820s] [NR-eGR]     M3  (3H) length: 3.443634e+05um, number of vias: 15560
[11/15 15:46:04   1820s] [NR-eGR]     M4  (4V) length: 1.163041e+05um, number of vias: 8005
[11/15 15:46:04   1820s] [NR-eGR]     M5  (5H) length: 2.110727e+05um, number of vias: 1020
[11/15 15:46:04   1820s] [NR-eGR]     M6  (6V) length: 3.987786e+04um, number of vias: 178
[11/15 15:46:04   1820s] [NR-eGR]     M7  (7H) length: 2.798000e+03um, number of vias: 0
[11/15 15:46:04   1820s] [NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[11/15 15:46:04   1820s] [NR-eGR] Total length: 9.730917e+05um, number of vias: 305691
[11/15 15:46:04   1820s] [NR-eGR] --------------------------------------------------------------------------
[11/15 15:46:04   1820s] [NR-eGR] Total eGR-routed clock nets wire length: 3.204274e+04um 
[11/15 15:46:04   1820s] [NR-eGR] --------------------------------------------------------------------------
[11/15 15:46:04   1820s] (I)       Started Update net boxes ( Curr Mem: 4563.39 MB )
[11/15 15:46:04   1820s] (I)       Finished Update net boxes ( CPU: 0.07 sec, Real: 0.01 sec, Curr Mem: 4563.39 MB )
[11/15 15:46:04   1820s] (I)       Started Update timing ( Curr Mem: 4563.39 MB )
[11/15 15:46:04   1820s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4563.39 MB )
[11/15 15:46:04   1820s] (I)       Finished Export ( CPU: 0.28 sec, Real: 0.09 sec, Curr Mem: 4563.39 MB )
[11/15 15:46:04   1820s] (I)       Started Postprocess design ( Curr Mem: 4563.39 MB )
[11/15 15:46:04   1820s] Saved RC grid cleaned up.
[11/15 15:46:04   1820s] (I)       Finished Postprocess design ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4511.39 MB )
[11/15 15:46:04   1820s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.22 sec, Real: 0.91 sec, Curr Mem: 4511.39 MB )
[11/15 15:46:04   1820s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:02.3 real=0:00:01.0)
[11/15 15:46:04   1820s] Initializing Timing Graph...
[11/15 15:46:04   1820s] Initializing Timing Graph done.
[11/15 15:46:04   1820s] Rebuilding timing graph...
[11/15 15:46:04   1822s] Topological Sorting (REAL = 0:00:00.0, MEM = 4589.9M, InitMEM = 4585.4M)
[11/15 15:46:04   1822s] Rebuilding timing graph done.
[11/15 15:46:04   1822s] Legalization setup...
[11/15 15:46:04   1822s] Using cell based legalization.
[11/15 15:46:04   1822s] Initializing placement interface...
[11/15 15:46:04   1822s]   Use check_library -place or consult logv if problems occur.
[11/15 15:46:04   1822s] OPERPROF: Starting DPlace-Init at level 1, MEM:4589.9M
[11/15 15:46:04   1822s] z: 2, totalTracks: 1
[11/15 15:46:04   1822s] z: 4, totalTracks: 1
[11/15 15:46:04   1822s] z: 6, totalTracks: 1
[11/15 15:46:04   1822s] z: 8, totalTracks: 1
[11/15 15:46:04   1822s] #spOpts: N=65 
[11/15 15:46:04   1822s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4589.9M
[11/15 15:46:04   1822s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:4589.9M
[11/15 15:46:04   1822s] Core basic site is TSMC65ADV10TSITE
[11/15 15:46:04   1822s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:4589.9M
[11/15 15:46:04   1822s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.050, REAL:0.009, MEM:4589.9M
[11/15 15:46:04   1822s] SiteArray: non-trimmed site array dimensions = 341 x 5920
[11/15 15:46:04   1822s] SiteArray: use 8,380,416 bytes
[11/15 15:46:04   1822s] SiteArray: current memory after site array memory allocation 4589.9M
[11/15 15:46:04   1822s] SiteArray: FP blocked sites are writable
[11/15 15:46:04   1822s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/15 15:46:04   1822s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:4589.9M
[11/15 15:46:04   1822s] Process 25427 wires and vias for routing blockage analysis
[11/15 15:46:04   1822s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.159, REAL:0.025, MEM:4589.9M
[11/15 15:46:04   1822s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.271, REAL:0.082, MEM:4589.9M
[11/15 15:46:04   1822s] OPERPROF:     Starting CMU at level 3, MEM:4589.9M
[11/15 15:46:05   1822s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.006, MEM:4589.9M
[11/15 15:46:05   1822s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.306, REAL:0.113, MEM:4589.9M
[11/15 15:46:05   1822s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:01.0, mem=4589.9MB).
[11/15 15:46:05   1822s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.360, REAL:0.167, MEM:4589.9M
[11/15 15:46:05   1822s] Initializing placement interface done.
[11/15 15:46:05   1822s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:4589.9M
[11/15 15:46:05   1823s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.063, REAL:0.025, MEM:4589.9M
[11/15 15:46:05   1823s] OPERPROF: Starting DPlace-Init at level 1, MEM:4589.9M
[11/15 15:46:05   1823s] z: 2, totalTracks: 1
[11/15 15:46:05   1823s] z: 4, totalTracks: 1
[11/15 15:46:05   1823s] z: 6, totalTracks: 1
[11/15 15:46:05   1823s] z: 8, totalTracks: 1
[11/15 15:46:05   1823s] #spOpts: N=65 mergeVia=F 
[11/15 15:46:05   1823s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4589.9M
[11/15 15:46:05   1823s] OPERPROF:     Starting CMU at level 3, MEM:4589.9M
[11/15 15:46:05   1823s] OPERPROF:     Finished CMU at level 3, CPU:0.009, REAL:0.005, MEM:4589.9M
[11/15 15:46:05   1823s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.061, REAL:0.057, MEM:4589.9M
[11/15 15:46:05   1823s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4589.9MB).
[11/15 15:46:05   1823s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.097, REAL:0.093, MEM:4589.9M
[11/15 15:46:05   1823s] (I)       Load db... (mem=4589.9M)
[11/15 15:46:05   1823s] (I)       Read data from FE... (mem=4589.9M)
[11/15 15:46:05   1823s] (I)       Started Read instances and placement ( Curr Mem: 4589.90 MB )
[11/15 15:46:05   1823s] (I)       Number of ignored instance 0
[11/15 15:46:05   1823s] (I)       Number of inbound cells 0
[11/15 15:46:05   1823s] (I)       Number of opened ILM blockages 0
[11/15 15:46:05   1823s] (I)       numMoveCells=29430, numMacros=9  numPads=302  numMultiRowHeightInsts=0
[11/15 15:46:05   1823s] (I)       cell height: 4000, count: 29430
[11/15 15:46:05   1823s] (I)       Finished Read instances and placement ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 4602.65 MB )
[11/15 15:46:05   1823s] (I)       Read rows... (mem=4602.7M)
[11/15 15:46:05   1823s] (I)       rowRegion is not equal to core box, resetting core box
[11/15 15:46:05   1823s] (I)       rowRegion : (2000, 4000) - (2370000, 1368000)
[11/15 15:46:05   1823s] (I)       coreBox   : (2000, 4000) - (2370000, 1370000)
[11/15 15:46:05   1823s] (I)       Done Read rows (cpu=0.000s, mem=4602.7M)
[11/15 15:46:05   1823s] (I)       Done Read data from FE (cpu=0.033s, mem=4602.7M)
[11/15 15:46:05   1823s] (I)       Done Load db (cpu=0.033s, mem=4602.7M)
[11/15 15:46:05   1823s] (I)       Constructing placeable region... (mem=4602.7M)
[11/15 15:46:05   1823s] (I)       Constructing bin map
[11/15 15:46:05   1823s] (I)       Initialize bin information with width=40000 height=40000
[11/15 15:46:05   1823s] (I)       Done constructing bin map
[11/15 15:46:05   1823s] (I)       Removing 1128 blocked bin with high fixed inst density
[11/15 15:46:05   1823s] (I)       Compute region effective width... (mem=4602.7M)
[11/15 15:46:05   1823s] (I)       Done Compute region effective width (cpu=0.002s, mem=4602.7M)
[11/15 15:46:05   1823s] (I)       Done Constructing placeable region (cpu=0.009s, mem=4602.7M)
[11/15 15:46:05   1823s] Legalization setup done. (took cpu=0:00:00.6 real=0:00:00.3)
[11/15 15:46:05   1823s] Validating CTS configuration...
[11/15 15:46:05   1823s] Checking module port directions...
[11/15 15:46:05   1823s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 15:46:05   1823s] Non-default CCOpt properties:
[11/15 15:46:05   1823s] buffer_cells is set for at least one object
[11/15 15:46:05   1823s] cloning_copy_activity: 1 (default: false)
[11/15 15:46:05   1823s] cts_merge_clock_gates is set for at least one object
[11/15 15:46:05   1823s] cts_merge_clock_logic is set for at least one object
[11/15 15:46:05   1823s] delay_cells is set for at least one object
[11/15 15:46:05   1823s] inverter_cells is set for at least one object
[11/15 15:46:05   1823s] route_type is set for at least one object
[11/15 15:46:05   1823s] routing_top_min_fanout is set for at least one object
[11/15 15:46:05   1823s] source_driver is set for at least one object
[11/15 15:46:05   1823s] target_max_trans is set for at least one object
[11/15 15:46:05   1823s] use_inverters is set for at least one object
[11/15 15:46:05   1823s] Route type trimming info:
[11/15 15:46:05   1823s]   No route type modifications were made.
[11/15 15:46:05   1823s] Accumulated time to calculate placeable region: 0.00116
[11/15 15:46:05   1823s] (I)       Initializing Steiner engine. 
[11/15 15:46:05   1823s] LayerId::1 widthSet size::1
[11/15 15:46:05   1823s] LayerId::2 widthSet size::2
[11/15 15:46:05   1823s] LayerId::3 widthSet size::2
[11/15 15:46:05   1823s] LayerId::4 widthSet size::2
[11/15 15:46:05   1823s] LayerId::5 widthSet size::2
[11/15 15:46:05   1823s] LayerId::6 widthSet size::2
[11/15 15:46:05   1823s] LayerId::7 widthSet size::1
[11/15 15:46:05   1823s] LayerId::8 widthSet size::1
[11/15 15:46:05   1823s] Updating RC grid for preRoute extraction ...
[11/15 15:46:05   1823s] Initializing multi-corner resistance tables ...
[11/15 15:46:05   1823s] **Info: Trial Route has Max Route Layer 15/8.
[11/15 15:46:05   1823s] {RT worst_rc_corner 0 8 7 0}
[11/15 15:46:05   1823s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.324392 ; uaWl: 1.000000 ; uaWlH: 0.380286 ; aWlH: 0.000000 ; Pmax: 0.853800 ; wcR: 0.680000 ; newSi: 0.081200 ; pMod: 81 ; 
[11/15 15:46:05   1823s] Initializing Timing Graph...
[11/15 15:46:05   1823s] Initializing Timing Graph done.
[11/15 15:46:05   1823s] End AAE Lib Interpolated Model. (MEM=4632.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 15:46:05   1823s] Library trimming buffers in power domain auto-default and half-corner max_delay_corner:setup.late removed 6 of 18 cells
[11/15 15:46:05   1823s] Original list had 18 cells:
[11/15 15:46:05   1823s] BUFX16BA10TH BUFX13BA10TH BUFX11BA10TH BUFX9BA10TH BUFX7P5BA10TH BUFX6BA10TH BUFX5BA10TH BUFX4BA10TH BUFX3P5BA10TH BUFX3BA10TH BUFX2P5BA10TH BUFX2BA10TH BUFX1P7BA10TH BUFX1P4BA10TH BUFX1P2BA10TH BUFX1BA10TH BUFX0P8BA10TH BUFX0P7BA10TH 
[11/15 15:46:05   1823s] New trimmed list has 12 cells:
[11/15 15:46:05   1823s] BUFX16BA10TH BUFX13BA10TH BUFX11BA10TH BUFX9BA10TH BUFX7P5BA10TH BUFX6BA10TH BUFX5BA10TH BUFX4BA10TH BUFX3BA10TH BUFX2BA10TH BUFX1BA10TH BUFX0P7BA10TH 
[11/15 15:46:05   1823s] Accumulated time to calculate placeable region: 0.00164
[11/15 15:46:05   1823s] Library trimming inverters in power domain auto-default and half-corner max_delay_corner:setup.late removed 9 of 20 cells
[11/15 15:46:05   1823s] Original list had 20 cells:
[11/15 15:46:05   1823s] INVX16BA10TH INVX13BA10TH INVX11BA10TH INVX9BA10TH INVX7P5BA10TH INVX6BA10TH INVX5BA10TH INVX4BA10TH INVX3P5BA10TH INVX3BA10TH INVX2P5BA10TH INVX2BA10TH INVX1P7BA10TH INVX1P4BA10TH INVX1P2BA10TH INVX1BA10TH INVX0P8BA10TH INVX0P7BA10TH INVX0P6BA10TH INVX0P5BA10TH 
[11/15 15:46:05   1823s] New trimmed list has 11 cells:
[11/15 15:46:05   1823s] INVX16BA10TH INVX13BA10TH INVX11BA10TH INVX9BA10TH INVX7P5BA10TH INVX6BA10TH INVX5BA10TH INVX4BA10TH INVX3BA10TH INVX2BA10TH INVX1BA10TH 
[11/15 15:46:05   1823s] Accumulated time to calculate placeable region: 0.00192
[11/15 15:46:05   1823s] Accumulated time to calculate placeable region: 0.00233
[11/15 15:46:05   1823s] Accumulated time to calculate placeable region: 0.00272
[11/15 15:46:05   1823s] Accumulated time to calculate placeable region: 0.00301
[11/15 15:46:05   1823s] Accumulated time to calculate placeable region: 0.00331
[11/15 15:46:05   1823s] Accumulated time to calculate placeable region: 0.0036
[11/15 15:46:09   1827s] Accumulated time to calculate placeable region: 0.0041
[11/15 15:46:09   1827s] Accumulated time to calculate placeable region: 0.00451
[11/15 15:46:09   1827s] Accumulated time to calculate placeable region: 0.00482
[11/15 15:46:09   1827s] Accumulated time to calculate placeable region: 0.00522
[11/15 15:46:09   1827s] Accumulated time to calculate placeable region: 0.00551
[11/15 15:46:09   1827s] Accumulated time to calculate placeable region: 0.00584
[11/15 15:46:09   1827s] Accumulated time to calculate placeable region: 0.00613
[11/15 15:46:09   1827s] Clock tree balancer configuration for clock_trees clk_hfxt clk_lfxt mclk smclk:
[11/15 15:46:09   1827s] Non-default CCOpt properties:
[11/15 15:46:09   1827s]   cts_merge_clock_gates: true (default: false)
[11/15 15:46:09   1827s]   cts_merge_clock_logic: true (default: false)
[11/15 15:46:09   1827s]   route_type (leaf): leaf_rule (default: default)
[11/15 15:46:09   1827s]   route_type (trunk): trunk_rule (default: default)
[11/15 15:46:09   1827s]   route_type (top): top_rule (default: default)
[11/15 15:46:09   1827s]   routing_top_min_fanout: 10000 (default: unset)
[11/15 15:46:09   1827s]   use_inverters: true (default: auto)
[11/15 15:46:09   1827s] For power domain auto-default:
[11/15 15:46:09   1827s]   Buffers:     {BUFX16BA10TH BUFX13BA10TH BUFX11BA10TH BUFX9BA10TH BUFX7P5BA10TH BUFX6BA10TH BUFX5BA10TH BUFX4BA10TH BUFX3BA10TH BUFX2BA10TH BUFX1BA10TH BUFX0P7BA10TH}
[11/15 15:46:09   1827s]   Inverters:   {INVX16BA10TH INVX13BA10TH INVX11BA10TH INVX9BA10TH INVX7P5BA10TH INVX6BA10TH INVX5BA10TH INVX4BA10TH INVX3BA10TH INVX2BA10TH INVX1BA10TH}
[11/15 15:46:09   1827s]   Delay cells: DLY2X0P5MA10TH DLY4X0P5MA10TH 
[11/15 15:46:09   1827s]   Clock gates: PREICGX16BA10TH PREICGX13BA10TH PREICGX11BA10TH PREICGX9BA10TH PREICGX7P5BA10TH PREICGX6BA10TH PREICGX5BA10TH PREICGX4BA10TH PREICGX3P5BA10TH PREICGX3BA10TH PREICGX2P5BA10TH PREICGX2BA10TH PREICGX1P7BA10TH PREICGX1P4BA10TH PREICGX1P2BA10TH PREICGX1BA10TH PREICGX0P8BA10TH PREICGX0P7BA10TH PREICGX0P6BA10TH PREICGX0P5BA10TH 
[11/15 15:46:09   1827s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 298508.000um^2
[11/15 15:46:09   1827s] Top Routing info:
[11/15 15:46:09   1827s]   Route-type name: top_rule; Top/bottom preferred layer name: M6/M5; 
[11/15 15:46:09   1827s]   Non-default rule name: CTS_2W2S; Shielded - shield side: Two Side; Mask Constraint: 0; Source: route_type.
[11/15 15:46:09   1827s] Trunk Routing info:
[11/15 15:46:09   1827s]   Route-type name: trunk_rule; Top/bottom preferred layer name: M4/M3; 
[11/15 15:46:09   1827s]   Non-default rule name: CTS_2W2S; Shielded - shield side: Two Side; Mask Constraint: 0; Source: route_type.
[11/15 15:46:09   1827s] Leaf Routing info:
[11/15 15:46:09   1827s]   Route-type name: leaf_rule; Top/bottom preferred layer name: M3/M2; 
[11/15 15:46:09   1827s]   Non-default rule name: CTS_2W1S; Unshielded; Mask Constraint: 0; Source: route_type.
[11/15 15:46:09   1827s] For timing_corner max_delay_corner:setup, late and power domain auto-default:
[11/15 15:46:09   1827s]   Slew time target (leaf):    0.400ns
[11/15 15:46:09   1827s]   Slew time target (trunk):   0.400ns
[11/15 15:46:09   1827s]   Slew time target (top):     0.400ns
[11/15 15:46:09   1827s]   Buffer unit delay: 0.154ns
[11/15 15:46:09   1827s]   Buffer max distance: 1707.586um
[11/15 15:46:09   1827s] Fastest wire driving cells and distances:
[11/15 15:46:09   1827s]   For nets routed with trunk routing rules:
[11/15 15:46:09   1827s]     Buffer    : {lib_cell:BUFX16BA10TH, fastest_considered_half_corner=max_delay_corner:setup.late, optimalDrivingDistance=1789.677um, saturatedSlew=0.314ns, speed=5462.994um per ns, cellArea=6.482um^2 per 1000um}
[11/15 15:46:09   1827s]     Inverter  : {lib_cell:INVX16BA10TH, fastest_considered_half_corner=max_delay_corner:setup.late, optimalDrivingDistance=1135.625um, saturatedSlew=0.190ns, speed=6543.503um per ns, cellArea=8.101um^2 per 1000um}
[11/15 15:46:09   1827s]     Clock gate: {lib_cell:PREICGX16BA10TH, fastest_considered_half_corner=max_delay_corner:setup.late, optimalDrivingDistance=1775.161um, saturatedSlew=0.315ns, speed=5392.348um per ns, cellArea=10.365um^2 per 1000um}
[11/15 15:46:09   1827s]   For nets routed with top routing rules:
[11/15 15:46:09   1827s]     Buffer    : {lib_cell:BUFX16BA10TH, fastest_considered_half_corner=max_delay_corner:setup.late, optimalDrivingDistance=1748.800um, saturatedSlew=0.306ns, speed=5437.811um per ns, cellArea=6.633um^2 per 1000um}
[11/15 15:46:09   1827s]     Inverter  : {lib_cell:INVX16BA10TH, fastest_considered_half_corner=max_delay_corner:setup.late, optimalDrivingDistance=1131.875um, saturatedSlew=0.191ns, speed=6495.696um per ns, cellArea=8.128um^2 per 1000um}
[11/15 15:46:09   1827s]     Clock gate: {lib_cell:PREICGX16BA10TH, fastest_considered_half_corner=max_delay_corner:setup.late, optimalDrivingDistance=1734.603um, saturatedSlew=0.308ns, speed=5361.988um per ns, cellArea=10.608um^2 per 1000um}
[11/15 15:46:09   1827s] 
[11/15 15:46:09   1827s] Clock tree balancer configuration for clock_trees clk_sck0 clk_sck1:
[11/15 15:46:09   1827s] Non-default CCOpt properties:
[11/15 15:46:09   1827s]   cts_merge_clock_gates: true (default: false)
[11/15 15:46:09   1827s]   cts_merge_clock_logic: true (default: false)
[11/15 15:46:09   1827s]   route_type (leaf): leaf_rule (default: default)
[11/15 15:46:09   1827s]   route_type (trunk): trunk_rule (default: default)
[11/15 15:46:09   1827s]   route_type (top): top_rule (default: default)
[11/15 15:46:09   1827s]   routing_top_min_fanout: 10000 (default: unset)
[11/15 15:46:09   1827s]   source_driver: INVX1MA10TH/A INVX1MA10TH/Y (default: )
[11/15 15:46:09   1827s]   use_inverters: true (default: auto)
[11/15 15:46:09   1827s] For power domain auto-default:
[11/15 15:46:09   1827s]   Buffers:     {BUFX16BA10TH BUFX13BA10TH BUFX11BA10TH BUFX9BA10TH BUFX7P5BA10TH BUFX6BA10TH BUFX5BA10TH BUFX4BA10TH BUFX3BA10TH BUFX2BA10TH BUFX1BA10TH BUFX0P7BA10TH}
[11/15 15:46:09   1827s]   Inverters:   {INVX16BA10TH INVX13BA10TH INVX11BA10TH INVX9BA10TH INVX7P5BA10TH INVX6BA10TH INVX5BA10TH INVX4BA10TH INVX3BA10TH INVX2BA10TH INVX1BA10TH}
[11/15 15:46:09   1827s]   Delay cells: DLY2X0P5MA10TH DLY4X0P5MA10TH 
[11/15 15:46:09   1827s]   Clock gates: PREICGX16BA10TH PREICGX13BA10TH PREICGX11BA10TH PREICGX9BA10TH PREICGX7P5BA10TH PREICGX6BA10TH PREICGX5BA10TH PREICGX4BA10TH PREICGX3P5BA10TH PREICGX3BA10TH PREICGX2P5BA10TH PREICGX2BA10TH PREICGX1P7BA10TH PREICGX1P4BA10TH PREICGX1P2BA10TH PREICGX1BA10TH PREICGX0P8BA10TH PREICGX0P7BA10TH PREICGX0P6BA10TH PREICGX0P5BA10TH 
[11/15 15:46:09   1827s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 298508.000um^2
[11/15 15:46:09   1827s] Top Routing info:
[11/15 15:46:09   1827s]   Route-type name: top_rule; Top/bottom preferred layer name: M6/M5; 
[11/15 15:46:09   1827s]   Non-default rule name: CTS_2W2S; Shielded - shield side: Two Side; Mask Constraint: 0; Source: route_type.
[11/15 15:46:09   1827s] Trunk Routing info:
[11/15 15:46:09   1827s]   Route-type name: trunk_rule; Top/bottom preferred layer name: M4/M3; 
[11/15 15:46:09   1827s]   Non-default rule name: CTS_2W2S; Shielded - shield side: Two Side; Mask Constraint: 0; Source: route_type.
[11/15 15:46:09   1827s] Leaf Routing info:
[11/15 15:46:09   1827s]   Route-type name: leaf_rule; Top/bottom preferred layer name: M3/M2; 
[11/15 15:46:09   1827s]   Non-default rule name: CTS_2W1S; Unshielded; Mask Constraint: 0; Source: route_type.
[11/15 15:46:09   1827s] For timing_corner max_delay_corner:setup, late and power domain auto-default:
[11/15 15:46:09   1827s]   Slew time target (leaf):    0.400ns
[11/15 15:46:09   1827s]   Slew time target (trunk):   0.400ns
[11/15 15:46:09   1827s]   Slew time target (top):     0.400ns
[11/15 15:46:09   1827s]   Buffer unit delay: 0.154ns
[11/15 15:46:09   1827s]   Buffer max distance: 1707.586um
[11/15 15:46:09   1827s] Fastest wire driving cells and distances:
[11/15 15:46:09   1827s]   For nets routed with trunk routing rules:
[11/15 15:46:09   1827s]     Buffer    : {lib_cell:BUFX16BA10TH, fastest_considered_half_corner=max_delay_corner:setup.late, optimalDrivingDistance=1789.677um, saturatedSlew=0.314ns, speed=5462.994um per ns, cellArea=6.482um^2 per 1000um}
[11/15 15:46:09   1827s]     Inverter  : {lib_cell:INVX16BA10TH, fastest_considered_half_corner=max_delay_corner:setup.late, optimalDrivingDistance=1135.625um, saturatedSlew=0.190ns, speed=6543.503um per ns, cellArea=8.101um^2 per 1000um}
[11/15 15:46:09   1827s]     Clock gate: {lib_cell:PREICGX16BA10TH, fastest_considered_half_corner=max_delay_corner:setup.late, optimalDrivingDistance=1775.161um, saturatedSlew=0.315ns, speed=5392.348um per ns, cellArea=10.365um^2 per 1000um}
[11/15 15:46:09   1827s]   For nets routed with top routing rules:
[11/15 15:46:09   1827s]     Buffer    : {lib_cell:BUFX16BA10TH, fastest_considered_half_corner=max_delay_corner:setup.late, optimalDrivingDistance=1748.800um, saturatedSlew=0.306ns, speed=5437.811um per ns, cellArea=6.633um^2 per 1000um}
[11/15 15:46:09   1827s]     Inverter  : {lib_cell:INVX16BA10TH, fastest_considered_half_corner=max_delay_corner:setup.late, optimalDrivingDistance=1131.875um, saturatedSlew=0.191ns, speed=6495.696um per ns, cellArea=8.128um^2 per 1000um}
[11/15 15:46:09   1827s]     Clock gate: {lib_cell:PREICGX16BA10TH, fastest_considered_half_corner=max_delay_corner:setup.late, optimalDrivingDistance=1734.603um, saturatedSlew=0.308ns, speed=5361.988um per ns, cellArea=10.608um^2 per 1000um}
[11/15 15:46:09   1827s] 
[11/15 15:46:09   1827s] 
[11/15 15:46:09   1827s] Logic Sizing Table:
[11/15 15:46:09   1827s] 
[11/15 15:46:09   1827s] -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/15 15:46:09   1827s] Cell                 Instance count    Source         Eligible library cells
[11/15 15:46:09   1827s] -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/15 15:46:09   1827s] AO22X0P5MA10TH             1           library set    {AO22X6MA10TH AO22X4MA10TH AO22X3MA10TH AO22X2MA10TH AO22X1P4MA10TH AO22X1MA10TH AO22X0P7MA10TH AO22X0P5MA10TH}
[11/15 15:46:09   1827s] AOI21X1MA10TH              1           library set    {AOI21X8MA10TH AOI21X6MA10TH AOI21X4MA10TH AOI21X3MA10TH AOI21X2MA10TH AOI21X1P4MA10TH AOI21X1MA10TH AOI21X0P7MA10TH AOI21X0P5MA10TH}
[11/15 15:46:09   1827s] AOI221X1MA10TH             2           library set    {AOI221X4MA10TH AOI221X3MA10TH AOI221X2MA10TH AOI221X1P4MA10TH AOI221X1MA10TH AOI221X0P7MA10TH AOI221X0P5MA10TH}
[11/15 15:46:09   1827s] AOI2XB1X0P5MA10TH          1           library set    {AOI2XB1X8MA10TH AOI2XB1X6MA10TH AOI2XB1X4MA10TH AOI2XB1X3MA10TH AOI2XB1X2MA10TH AOI2XB1X1P4MA10TH AOI2XB1X1MA10TH AOI2XB1X0P7MA10TH AOI2XB1X0P5MA10TH}
[11/15 15:46:09   1827s] AOI31X0P5MA10TH            4           library set    {AOI31X6MA10TH AOI31X4MA10TH AOI31X3MA10TH AOI31X2MA10TH AOI31X1P4MA10TH AOI31X1MA10TH AOI31X0P7MA10TH AOI31X0P5MA10TH}
[11/15 15:46:09   1827s] NAND2X0P7AA10TH            9           library set    {NAND2X8BA10TH NAND2X8AA10TH NAND2X6BA10TH NAND2X6AA10TH NAND2X4BA10TH NAND2X4AA10TH NAND2X3BA10TH NAND2X3AA10TH NAND2X2BA10TH NAND2X2AA10TH NAND2X1P4BA10TH NAND2X1P4AA10TH NAND2X1BA10TH NAND2X1AA10TH NAND2X0P7BA10TH NAND2X0P7AA10TH NAND2X0P5BA10TH NAND2X0P5AA10TH}
[11/15 15:46:09   1827s] NAND2X8AA10TH              5           library set    {NAND2X8BA10TH NAND2X8AA10TH NAND2X6BA10TH NAND2X6AA10TH NAND2X4BA10TH NAND2X4AA10TH NAND2X3BA10TH NAND2X3AA10TH NAND2X2BA10TH NAND2X2AA10TH NAND2X1P4BA10TH NAND2X1P4AA10TH NAND2X1BA10TH NAND2X1AA10TH NAND2X0P7BA10TH NAND2X0P7AA10TH NAND2X0P5BA10TH NAND2X0P5AA10TH}
[11/15 15:46:09   1827s] NOR2BX0P7MA10TH            4           library set    {NOR2BX8MA10TH NOR2BX6MA10TH NOR2BX4MA10TH NOR2BX3MA10TH NOR2BX2MA10TH NOR2BX1P4MA10TH NOR2BX1MA10TH NOR2BX0P7MA10TH NOR2BX0P5MA10TH}
[11/15 15:46:09   1827s] OAI21X0P5MA10TH            8           library set    {OAI21X8MA10TH OAI21X6MA10TH OAI21X4MA10TH OAI21X3MA10TH OAI21X2MA10TH OAI21X1P4MA10TH OAI21X1MA10TH OAI21X0P7MA10TH OAI21X0P5MA10TH}
[11/15 15:46:09   1827s] OAI2XB1X0P5MA10TH          2           library set    {OAI2XB1X8MA10TH OAI2XB1X6MA10TH OAI2XB1X4MA10TH OAI2XB1X3MA10TH OAI2XB1X2MA10TH OAI2XB1X1P4MA10TH OAI2XB1X1MA10TH OAI2XB1X0P7MA10TH OAI2XB1X0P5MA10TH}
[11/15 15:46:09   1827s] OR4X0P7MA10TH              2           library set    {OR4X0P7MA10TH OR4X0P5MA10TH}
[11/15 15:46:09   1827s] XOR2X0P5MA10TH             2           library set    {XOR2X4MA10TH XOR2X3MA10TH XOR2X2MA10TH XOR2X1P4MA10TH XOR2X1MA10TH XOR2X0P7MA10TH XOR2X0P5MA10TH}
[11/15 15:46:09   1827s] -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/15 15:46:09   1827s] 
[11/15 15:46:09   1827s] 
[11/15 15:46:09   1827s] Clock tree balancer configuration for skew_group clk_cpu/prelayout_constraint_mode:
[11/15 15:46:09   1827s]   Sources:                     pin core/cg_clk_cpu/CG1/ECK
[11/15 15:46:09   1827s]   Total number of sinks:       3296
[11/15 15:46:09   1827s]   Delay constrained sinks:     1749
[11/15 15:46:09   1827s]   Non-leaf sinks:              0
[11/15 15:46:09   1827s]   Ignore pins:                 69
[11/15 15:46:09   1827s]  Timing corner max_delay_corner:setup.late:
[11/15 15:46:09   1827s]   Skew target:                 0.154ns
[11/15 15:46:09   1827s] Clock tree balancer configuration for skew_group clk_hfxt/prelayout_constraint_mode:
[11/15 15:46:09   1827s]   Sources:                     pin system0/cg_clk_hfxt/CG1/ECK
[11/15 15:46:09   1827s]   Total number of sinks:       120
[11/15 15:46:09   1827s]   Delay constrained sinks:     112
[11/15 15:46:09   1827s]   Non-leaf sinks:              0
[11/15 15:46:09   1827s]   Ignore pins:                 0
[11/15 15:46:09   1827s]  Timing corner max_delay_corner:setup.late:
[11/15 15:46:09   1827s]   Skew target:                 0.154ns
[11/15 15:46:09   1827s] Clock tree balancer configuration for skew_group clk_lfxt/prelayout_constraint_mode:
[11/15 15:46:09   1827s]   Sources:                     pin system0/cg_clk_lfxt/CG1/ECK
[11/15 15:46:09   1827s]   Total number of sinks:       116
[11/15 15:46:09   1827s]   Delay constrained sinks:     112
[11/15 15:46:09   1827s]   Non-leaf sinks:              0
[11/15 15:46:09   1827s]   Ignore pins:                 0
[11/15 15:46:09   1827s]  Timing corner max_delay_corner:setup.late:
[11/15 15:46:09   1827s]   Skew target:                 0.154ns
[11/15 15:46:09   1827s] Clock tree balancer configuration for skew_group clk_sck0/prelayout_constraint_mode:
[11/15 15:46:09   1827s]   Sources:                     pin prt1_in[3]
[11/15 15:46:09   1827s]   Total number of sinks:       73
[11/15 15:46:09   1827s]   Delay constrained sinks:     71
[11/15 15:46:09   1827s]   Non-leaf sinks:              0
[11/15 15:46:09   1827s]   Ignore pins:                 0
[11/15 15:46:09   1827s]  Timing corner max_delay_corner:setup.late:
[11/15 15:46:09   1827s]   Skew target:                 0.154ns
[11/15 15:46:09   1827s] Clock tree balancer configuration for skew_group clk_sck1/prelayout_constraint_mode:
[11/15 15:46:09   1827s]   Sources:                     pin prt2_in[3]
[11/15 15:46:09   1827s]   Total number of sinks:       73
[11/15 15:46:09   1827s]   Delay constrained sinks:     71
[11/15 15:46:09   1827s]   Non-leaf sinks:              0
[11/15 15:46:09   1827s]   Ignore pins:                 0
[11/15 15:46:09   1827s]  Timing corner max_delay_corner:setup.late:
[11/15 15:46:09   1827s]   Skew target:                 0.154ns
[11/15 15:46:09   1827s] Clock tree balancer configuration for skew_group mclk/prelayout_constraint_mode:
[11/15 15:46:09   1827s]   Sources:                     pin system0/mclk_div_mux/g399/Y
[11/15 15:46:09   1827s]   Total number of sinks:       3807
[11/15 15:46:09   1827s]   Delay constrained sinks:     2055
[11/15 15:46:09   1827s]   Non-leaf sinks:              0
[11/15 15:46:09   1827s]   Ignore pins:                 103
[11/15 15:46:09   1827s]  Timing corner max_delay_corner:setup.late:
[11/15 15:46:09   1827s]   Skew target:                 0.154ns
[11/15 15:46:09   1827s] Clock tree balancer configuration for skew_group smclk/prelayout_constraint_mode:
[11/15 15:46:09   1827s]   Sources:                     pin system0/cg_smclk/CG1/ECK
[11/15 15:46:09   1827s]   Total number of sinks:       678
[11/15 15:46:09   1827s]   Delay constrained sinks:     672
[11/15 15:46:09   1827s]   Non-leaf sinks:              0
[11/15 15:46:09   1827s]   Ignore pins:                 0
[11/15 15:46:09   1827s]  Timing corner max_delay_corner:setup.late:
[11/15 15:46:09   1827s]   Skew target:                 0.154ns
[11/15 15:46:09   1827s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk_hfxt: preferred layers M5-M6 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[11/15 15:46:09   1827s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk_hfxt: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[11/15 15:46:09   1827s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk_hfxt: preferred layers M2-M3 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[11/15 15:46:09   1827s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk_lfxt: preferred layers M5-M6 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[11/15 15:46:09   1827s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk_lfxt: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[11/15 15:46:09   1827s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk_lfxt: preferred layers M2-M3 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[11/15 15:46:09   1827s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk_sck0: preferred layers M5-M6 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[11/15 15:46:09   1827s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk_sck0: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[11/15 15:46:09   1827s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk_sck0: preferred layers M2-M3 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[11/15 15:46:09   1827s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk_sck1: preferred layers M5-M6 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[11/15 15:46:09   1827s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk_sck1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[11/15 15:46:09   1827s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk_sck1: preferred layers M2-M3 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[11/15 15:46:09   1827s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree mclk: preferred layers M5-M6 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[11/15 15:46:09   1827s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree mclk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[11/15 15:46:09   1827s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree mclk: preferred layers M2-M3 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[11/15 15:46:09   1827s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree smclk: preferred layers M5-M6 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[11/15 15:46:09   1827s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree smclk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[11/15 15:46:09   1827s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree smclk: preferred layers M2-M3 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[11/15 15:46:09   1827s] Primary reporting skew groups are:
[11/15 15:46:09   1827s] skew_group mclk/prelayout_constraint_mode with 3807 clock sinks
[11/15 15:46:09   1827s] 
[11/15 15:46:09   1827s] Clock DAG stats initial state:
[11/15 15:46:09   1827s]   cell counts      : b=0, i=7, icg=360, nicg=0, l=41, total=408
[11/15 15:46:09   1827s]   cell areas       : b=0.000um^2, i=8.400um^2, icg=2592.000um^2, nicg=0.000um^2, l=140.400um^2, total=2740.800um^2
[11/15 15:46:09   1827s]   hp wire lengths  : top=0.000um, trunk=2257.200um, leaf=16942.940um, total=19200.140um
[11/15 15:46:09   1827s] Clock DAG library cell distribution initial state {count}:
[11/15 15:46:09   1827s]    Invs: INVX0P6BA10TH: 5 INVX0P5BA10TH: 2 
[11/15 15:46:09   1827s]    ICGs: PREICGX1BA10TH: 53 PREICGX0P5BA10TH: 307 
[11/15 15:46:09   1827s]  Logics: NAND2X8AA10TH: 5 AO22X0P5MA10TH: 1 AOI21X1MA10TH: 1 NAND2X0P7AA10TH: 9 OR4X0P7MA10TH: 2 NOR2BX0P7MA10TH: 4 AOI221X1MA10TH: 2 XOR2X0P5MA10TH: 2 AOI31X0P5MA10TH: 4 AOI2XB1X0P5MA10TH: 1 OAI2XB1X0P5MA10TH: 2 OAI21X0P5MA10TH: 8 
[11/15 15:46:09   1827s] 
[11/15 15:46:09   1827s] Distribution of half-perimeter wire length by ICG depth:
[11/15 15:46:09   1827s] 
[11/15 15:46:09   1827s] -----------------------------------------------------------------------------
[11/15 15:46:09   1827s] Min ICG    Max ICG    Count    HPWL
[11/15 15:46:09   1827s] Depth      Depth               (um)
[11/15 15:46:09   1827s] -----------------------------------------------------------------------------
[11/15 15:46:09   1827s]    0          0        347     [min=1, max=411, avg=40, sd=52, total=13899]
[11/15 15:46:09   1827s]    0          1         27     [min=9, max=731, avg=158, sd=222, total=4267]
[11/15 15:46:09   1827s]    0          2          5     [min=7, max=1062, avg=233, sd=464, total=1167]
[11/15 15:46:09   1827s]    0          3          5     [min=10, max=563, avg=133, sd=241, total=666]
[11/15 15:46:09   1827s]    0          4          1     [min=327, max=327, avg=327, sd=0, total=327]
[11/15 15:46:09   1827s]    1          1         10     [min=7, max=149, avg=57, sd=46, total=570]
[11/15 15:46:09   1827s]    1          2         19     [min=2, max=220, avg=32, sd=61, total=617]
[11/15 15:46:09   1827s] -----------------------------------------------------------------------------
[11/15 15:46:09   1827s] 
[11/15 15:46:09   1827s] Route-type name: leaf_rule; Top/bottom preferred layer name: M3/M2; 
[11/15 15:46:09   1827s] Non-default rule name: CTS_2W1S; Unshielded; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[11/15 15:46:09   1827s] 
[11/15 15:46:09   1827s] Layer information for route type leaf_rule:
[11/15 15:46:09   1827s] 
[11/15 15:46:09   1827s] --------------------------------------------------------------------------------
[11/15 15:46:09   1827s] Layer    Preferred    Route    Res.          Cap.          RC           Tracks
[11/15 15:46:09   1827s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)    Relative
[11/15 15:46:09   1827s]                                                                         to Layer
[11/15 15:46:09   1827s] --------------------------------------------------------------------------------
[11/15 15:46:09   1827s] M1       N            H          1.556         0.248         0.385         1
[11/15 15:46:09   1827s] M2       Y            V          0.336         0.308         0.103         5
[11/15 15:46:09   1827s] M3       Y            H          0.336         0.310         0.104         5
[11/15 15:46:09   1827s] M4       N            V          0.336         0.316         0.106         5
[11/15 15:46:09   1827s] M5       N            H          0.336         0.320         0.107         5
[11/15 15:46:09   1827s] M6       N            V          0.336         0.325         0.109         5
[11/15 15:46:09   1827s] M7       N            H          1.327         0.236         0.313         1
[11/15 15:46:09   1827s] M8       N            V          0.053         0.370         0.020         7
[11/15 15:46:09   1827s] --------------------------------------------------------------------------------
[11/15 15:46:09   1827s] 
[11/15 15:46:09   1827s] Route-type name: top_rule; Top/bottom preferred layer name: M6/M5; 
[11/15 15:46:09   1827s] Non-default rule name: CTS_2W2S; Shielded - shield side: Two Side; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[11/15 15:46:09   1827s] 
[11/15 15:46:09   1827s] Layer information for route type top_rule:
[11/15 15:46:09   1827s] 
[11/15 15:46:09   1827s] --------------------------------------------------------------------------------
[11/15 15:46:09   1827s] Layer    Preferred    Route    Res.          Cap.          RC           Tracks
[11/15 15:46:09   1827s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)    Relative
[11/15 15:46:09   1827s]                                                                         to Layer
[11/15 15:46:09   1827s] --------------------------------------------------------------------------------
[11/15 15:46:09   1827s] M1       N            H          1.556         0.236         0.367         3
[11/15 15:46:09   1827s] M2       N            V          0.336         0.283         0.095         9
[11/15 15:46:09   1827s] M3       N            H          0.336         0.284         0.095         9
[11/15 15:46:09   1827s] M4       N            V          0.336         0.289         0.097         9
[11/15 15:46:09   1827s] M5       Y            H          0.336         0.293         0.098         9
[11/15 15:46:09   1827s] M6       Y            V          0.336         0.301         0.101         9
[11/15 15:46:09   1827s] M7       N            H          1.327         0.236         0.313         3
[11/15 15:46:09   1827s] M8       N            V          0.053         0.370         0.020         9
[11/15 15:46:09   1827s] --------------------------------------------------------------------------------
[11/15 15:46:09   1827s] 
[11/15 15:46:09   1827s] Route-type name: trunk_rule; Top/bottom preferred layer name: M4/M3; 
[11/15 15:46:09   1827s] Non-default rule name: CTS_2W2S; Shielded - shield side: Two Side; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[11/15 15:46:09   1827s] 
[11/15 15:46:09   1827s] Layer information for route type trunk_rule:
[11/15 15:46:09   1827s] 
[11/15 15:46:09   1827s] --------------------------------------------------------------------------------
[11/15 15:46:09   1827s] Layer    Preferred    Route    Res.          Cap.          RC           Tracks
[11/15 15:46:09   1827s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)    Relative
[11/15 15:46:09   1827s]                                                                         to Layer
[11/15 15:46:09   1827s] --------------------------------------------------------------------------------
[11/15 15:46:09   1827s] M1       N            H          1.556         0.236         0.367         3
[11/15 15:46:09   1827s] M2       N            V          0.336         0.283         0.095         9
[11/15 15:46:09   1827s] M3       Y            H          0.336         0.284         0.095         9
[11/15 15:46:09   1827s] M4       Y            V          0.336         0.289         0.097         9
[11/15 15:46:09   1827s] M5       N            H          0.336         0.293         0.098         9
[11/15 15:46:09   1827s] M6       N            V          0.336         0.301         0.101         9
[11/15 15:46:09   1827s] M7       N            H          1.327         0.236         0.313         3
[11/15 15:46:09   1827s] M8       N            V          0.053         0.370         0.020         9
[11/15 15:46:09   1827s] --------------------------------------------------------------------------------
[11/15 15:46:09   1827s] 
[11/15 15:46:09   1827s] 
[11/15 15:46:09   1827s] Via selection for estimated routes (rule CTS_2W1S):
[11/15 15:46:09   1827s] 
[11/15 15:46:09   1827s] -------------------------------------------------------------------------------
[11/15 15:46:09   1827s] Layer    Via Cell                       Res.     Cap.     RC       Top of Stack
[11/15 15:46:09   1827s] Range                                   (Ohm)    (fF)     (fs)     Only
[11/15 15:46:09   1827s] -------------------------------------------------------------------------------
[11/15 15:46:09   1827s] M1-M2    CTS_2W1S_via1Array_2x1_HV_C    0.750    0.065    0.049    false
[11/15 15:46:09   1827s] M2-M3    CTS_2W1S_via2Array_1x2_HH_C    0.750    0.094    0.070    false
[11/15 15:46:09   1827s] M3-M4    CTS_2W1S_via3Array_2x1_VV_C    0.750    0.094    0.070    false
[11/15 15:46:09   1827s] M4-M5    CTS_2W1S_via4Array_1x2_HH_C    0.750    0.095    0.071    false
[11/15 15:46:09   1827s] M5-M6    CTS_2W1S_via5Array_2x1_VV_C    0.750    0.095    0.071    false
[11/15 15:46:09   1827s] M6-M7    CTS_2W1S_via6Array_2x1_VH_C    0.750    0.064    0.048    false
[11/15 15:46:09   1827s] M7-M8    VIA7_X                         0.220    0.072    0.016    false
[11/15 15:46:09   1827s] -------------------------------------------------------------------------------
[11/15 15:46:09   1827s] 
[11/15 15:46:09   1827s] Via selection for estimated routes (rule CTS_2W2S):
[11/15 15:46:09   1827s] 
[11/15 15:46:09   1827s] -------------------------------------------------------------------------------
[11/15 15:46:09   1827s] Layer    Via Cell                       Res.     Cap.     RC       Top of Stack
[11/15 15:46:09   1827s] Range                                   (Ohm)    (fF)     (fs)     Only
[11/15 15:46:09   1827s] -------------------------------------------------------------------------------
[11/15 15:46:09   1827s] M1-M2    CTS_2W2S_via1Array_2x1_HV_C    0.750    0.065    0.049    false
[11/15 15:46:09   1827s] M2-M3    CTS_2W2S_via2Array_1x2_HH_C    0.750    0.094    0.070    false
[11/15 15:46:09   1827s] M3-M4    CTS_2W2S_via3Array_2x1_VV_C    0.750    0.094    0.070    false
[11/15 15:46:09   1827s] M4-M5    CTS_2W2S_via4Array_1x2_HH_C    0.750    0.095    0.071    false
[11/15 15:46:09   1827s] M5-M6    CTS_2W2S_via5Array_2x1_VV_C    0.750    0.095    0.071    false
[11/15 15:46:09   1827s] M6-M7    CTS_2W2S_via6Array_2x1_VH_C    0.750    0.064    0.048    false
[11/15 15:46:09   1827s] M7-M8    VIA7_X                         0.220    0.072    0.016    false
[11/15 15:46:09   1827s] -------------------------------------------------------------------------------
[11/15 15:46:09   1827s] 
[11/15 15:46:09   1827s] Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
[11/15 15:46:09   1827s] No ideal or dont_touch nets found in the clock tree
[11/15 15:46:09   1827s] No dont_touch hnets found in the clock tree
[11/15 15:46:09   1827s] 
[11/15 15:46:09   1827s] Filtering reasons for cell type: buffer
[11/15 15:46:09   1827s] =======================================
[11/15 15:46:09   1827s] 
[11/15 15:46:09   1827s] --------------------------------------------------------------------------------------------------------------------------
[11/15 15:46:09   1827s] Clock trees    Power domain    Reason              Library cells
[11/15 15:46:09   1827s] --------------------------------------------------------------------------------------------------------------------------
[11/15 15:46:09   1827s] all            auto-default    Library trimming    { BUFX0P8BA10TH BUFX1P2BA10TH BUFX1P4BA10TH BUFX1P7BA10TH BUFX2P5BA10TH
[11/15 15:46:09   1827s]                                                      BUFX3P5BA10TH }
[11/15 15:46:09   1827s] --------------------------------------------------------------------------------------------------------------------------
[11/15 15:46:09   1827s] 
[11/15 15:46:09   1827s] Filtering reasons for cell type: inverter
[11/15 15:46:09   1827s] =========================================
[11/15 15:46:09   1827s] 
[11/15 15:46:09   1827s] --------------------------------------------------------------------------------------------------------------------------
[11/15 15:46:09   1827s] Clock trees    Power domain    Reason              Library cells
[11/15 15:46:09   1827s] --------------------------------------------------------------------------------------------------------------------------
[11/15 15:46:09   1827s] all            auto-default    Library trimming    { INVX0P5BA10TH INVX0P6BA10TH INVX0P7BA10TH INVX0P8BA10TH INVX1P2BA10TH
[11/15 15:46:09   1827s]                                                      INVX1P4BA10TH INVX1P7BA10TH INVX2P5BA10TH INVX3P5BA10TH }
[11/15 15:46:09   1827s] --------------------------------------------------------------------------------------------------------------------------
[11/15 15:46:09   1827s] 
[11/15 15:46:09   1827s] 
[11/15 15:46:09   1827s] Validating CTS configuration done. (took cpu=0:00:04.0 real=0:00:04.0)
[11/15 15:46:09   1827s] CCOpt configuration status: all checks passed.
[11/15 15:46:09   1827s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[11/15 15:46:09   1827s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[11/15 15:46:09   1827s]   No exclusion drivers are needed.
[11/15 15:46:09   1827s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[11/15 15:46:09   1827s] Antenna diode management...
[11/15 15:46:09   1827s]   Found 0 antenna diodes in the clock trees.
[11/15 15:46:09   1827s]   
[11/15 15:46:09   1827s] Antenna diode management done.
[11/15 15:46:09   1827s] Adding driver cells for primary IOs...
[11/15 15:46:09   1827s]   
[11/15 15:46:09   1827s]   ----------------------------------------------------------------------------------------------
[11/15 15:46:09   1827s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[11/15 15:46:09   1827s]   ----------------------------------------------------------------------------------------------
[11/15 15:46:09   1827s]     (empty table)
[11/15 15:46:09   1827s]   ----------------------------------------------------------------------------------------------
[11/15 15:46:09   1827s]   
[11/15 15:46:09   1827s]   
[11/15 15:46:09   1827s] Adding driver cells for primary IOs done.
[11/15 15:46:09   1827s] Adding driver cell for primary IO roots...
[11/15 15:46:09   1827s] Adding driver cell for primary IO roots done.
[11/15 15:46:09   1827s] Maximizing clock DAG abstraction...
[11/15 15:46:09   1827s] Maximizing clock DAG abstraction done.
[11/15 15:46:09   1827s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:14.0 real=0:00:08.3)
[11/15 15:46:09   1827s] Synthesizing clock trees...
[11/15 15:46:09   1827s]   Preparing To Balance...
[11/15 15:46:09   1827s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:4680.6M
[11/15 15:46:09   1827s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.066, REAL:0.025, MEM:4680.6M
[11/15 15:46:09   1827s] OPERPROF: Starting DPlace-Init at level 1, MEM:4680.6M
[11/15 15:46:09   1827s] z: 2, totalTracks: 1
[11/15 15:46:09   1827s] z: 4, totalTracks: 1
[11/15 15:46:09   1827s] z: 6, totalTracks: 1
[11/15 15:46:09   1827s] z: 8, totalTracks: 1
[11/15 15:46:09   1827s] #spOpts: N=65 mergeVia=F 
[11/15 15:46:09   1827s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4680.6M
[11/15 15:46:09   1827s] OPERPROF:     Starting CMU at level 3, MEM:4680.6M
[11/15 15:46:09   1827s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.005, MEM:4680.6M
[11/15 15:46:09   1827s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.057, REAL:0.052, MEM:4680.6M
[11/15 15:46:09   1827s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4680.6MB).
[11/15 15:46:09   1827s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.085, REAL:0.080, MEM:4680.6M
[11/15 15:46:11   1829s]   Library trimming clock gates in power domain auto-default and half-corner max_delay_corner:setup.late removed 8 of 20 cells
[11/15 15:46:11   1829s]   Original list had 20 cells:
[11/15 15:46:11   1829s]   PREICGX16BA10TH PREICGX13BA10TH PREICGX11BA10TH PREICGX9BA10TH PREICGX7P5BA10TH PREICGX6BA10TH PREICGX5BA10TH PREICGX4BA10TH PREICGX3P5BA10TH PREICGX3BA10TH PREICGX2P5BA10TH PREICGX2BA10TH PREICGX1P7BA10TH PREICGX1P4BA10TH PREICGX1P2BA10TH PREICGX1BA10TH PREICGX0P8BA10TH PREICGX0P7BA10TH PREICGX0P6BA10TH PREICGX0P5BA10TH 
[11/15 15:46:11   1829s]   New trimmed list has 12 cells:
[11/15 15:46:11   1829s]   PREICGX16BA10TH PREICGX13BA10TH PREICGX11BA10TH PREICGX9BA10TH PREICGX7P5BA10TH PREICGX6BA10TH PREICGX5BA10TH PREICGX4BA10TH PREICGX3BA10TH PREICGX2BA10TH PREICGX1BA10TH PREICGX0P5BA10TH 
[11/15 15:46:11   1829s]   Merging duplicate siblings in DAG...
[11/15 15:46:11   1829s]     Clock DAG stats before merging:
[11/15 15:46:11   1829s]       cell counts      : b=0, i=5, icg=360, nicg=0, l=41, total=406
[11/15 15:46:11   1829s]       cell areas       : b=0.000um^2, i=6.000um^2, icg=2592.000um^2, nicg=0.000um^2, l=140.400um^2, total=2738.400um^2
[11/15 15:46:11   1829s]       hp wire lengths  : top=0.000um, trunk=2400.000um, leaf=16942.940um, total=19342.940um
[11/15 15:46:11   1829s]     Clock DAG library cell distribution before merging {count}:
[11/15 15:46:11   1829s]        Invs: INVX0P6BA10TH: 3 INVX0P5BA10TH: 2 
[11/15 15:46:11   1829s]        ICGs: PREICGX1BA10TH: 53 PREICGX0P5BA10TH: 307 
[11/15 15:46:11   1829s]      Logics: NAND2X8AA10TH: 5 AO22X0P5MA10TH: 1 AOI21X1MA10TH: 1 NAND2X0P7AA10TH: 9 OR4X0P7MA10TH: 2 NOR2BX0P7MA10TH: 4 AOI221X1MA10TH: 2 XOR2X0P5MA10TH: 2 AOI31X0P5MA10TH: 4 AOI2XB1X0P5MA10TH: 1 OAI2XB1X0P5MA10TH: 2 OAI21X0P5MA10TH: 8 
[11/15 15:46:11   1829s]     Resynthesising clock tree into netlist...
[11/15 15:46:11   1829s]       Reset timing graph...
[11/15 15:46:11   1830s] Ignoring AAE DB Resetting ...
[11/15 15:46:11   1830s]       Reset timing graph done.
[11/15 15:46:11   1830s]     Resynthesising clock tree into netlist done.
[11/15 15:46:11   1830s]     
[11/15 15:46:11   1830s]     Clock gate merging summary:
[11/15 15:46:11   1830s]     
[11/15 15:46:11   1830s]     ----------------------------------------------------------
[11/15 15:46:11   1830s]     Description                          Number of occurrences
[11/15 15:46:11   1830s]     ----------------------------------------------------------
[11/15 15:46:11   1830s]     Total clock gates                             360
[11/15 15:46:11   1830s]     Globally unique enables                       360
[11/15 15:46:11   1830s]     Potentially mergeable clock gates               0
[11/15 15:46:11   1830s]     Actually merged clock gates                     0
[11/15 15:46:11   1830s]     ----------------------------------------------------------
[11/15 15:46:11   1830s]     
[11/15 15:46:11   1830s]     --------------------------------------------
[11/15 15:46:11   1830s]     Cannot merge reason    Number of occurrences
[11/15 15:46:11   1830s]     --------------------------------------------
[11/15 15:46:11   1830s]     GloballyUnique                  360
[11/15 15:46:11   1830s]     --------------------------------------------
[11/15 15:46:11   1830s]     
[11/15 15:46:11   1830s]     Clock logic merging summary:
[11/15 15:46:11   1830s]     
[11/15 15:46:11   1830s]     -----------------------------------------------------------
[11/15 15:46:11   1830s]     Description                           Number of occurrences
[11/15 15:46:11   1830s]     -----------------------------------------------------------
[11/15 15:46:11   1830s]     Total clock logics                             41
[11/15 15:46:11   1830s]     Globally unique logic expressions              41
[11/15 15:46:11   1830s]     Potentially mergeable clock logics              0
[11/15 15:46:11   1830s]     Actually merged clock logics                    0
[11/15 15:46:11   1830s]     -----------------------------------------------------------
[11/15 15:46:11   1830s]     
[11/15 15:46:11   1830s]     --------------------------------------------
[11/15 15:46:11   1830s]     Cannot merge reason    Number of occurrences
[11/15 15:46:11   1830s]     --------------------------------------------
[11/15 15:46:11   1830s]     GloballyUnique                  41
[11/15 15:46:11   1830s]     --------------------------------------------
[11/15 15:46:11   1830s]     
[11/15 15:46:11   1830s]     Disconnecting clock tree from netlist...
[11/15 15:46:12   1830s]     Disconnecting clock tree from netlist done.
[11/15 15:46:12   1830s]   Merging duplicate siblings in DAG done.
[11/15 15:46:12   1830s]   Preparing To Balance done. (took cpu=0:00:02.8 real=0:00:02.8)
[11/15 15:46:12   1830s]   CCOpt::Phase::Construction...
[11/15 15:46:12   1830s]   Stage::Clustering...
[11/15 15:46:12   1830s]   Clustering...
[11/15 15:46:12   1830s]     Initialize for clustering...
[11/15 15:46:12   1830s]     Clock DAG stats before clustering:
[11/15 15:46:12   1830s]       cell counts      : b=0, i=5, icg=360, nicg=0, l=41, total=406
[11/15 15:46:12   1830s]       cell areas       : b=0.000um^2, i=46.000um^2, icg=6624.000um^2, nicg=0.000um^2, l=459.200um^2, total=7129.200um^2
[11/15 15:46:12   1830s]       hp wire lengths  : top=0.000um, trunk=2400.000um, leaf=16942.940um, total=19342.940um
[11/15 15:46:12   1830s]     Clock DAG library cell distribution before clustering {count}:
[11/15 15:46:12   1830s]        Invs: INVX16BA10TH: 5 
[11/15 15:46:12   1830s]        ICGs: PREICGX16BA10TH: 360 
[11/15 15:46:12   1830s]      Logics: NAND2X8BA10TH: 14 AO22X6MA10TH: 1 AOI2XB1X8MA10TH: 1 AOI21X8MA10TH: 1 OAI21X8MA10TH: 8 OAI2XB1X8MA10TH: 2 NOR2BX8MA10TH: 4 AOI31X6MA10TH: 4 XOR2X4MA10TH: 2 AOI221X4MA10TH: 2 OR4X0P7MA10TH: 2 
[11/15 15:46:12   1830s]     Computing max distances from locked parents...
[11/15 15:46:12   1830s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[11/15 15:46:12   1830s]     Computing max distances from locked parents done.
[11/15 15:46:12   1830s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 15:46:12   1830s]     Bottom-up phase...
[11/15 15:46:12   1830s]     Clustering clock_tree smclk...
[11/15 15:46:12   1830s]         Initializing Timing Graph...
[11/15 15:46:12   1830s]         Initializing Timing Graph done.
[11/15 15:46:12   1830s] End AAE Lib Interpolated Model. (MEM=4671.06 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 15:46:12   1830s]         Accumulated time to calculate placeable region: 0.00664
[11/15 15:46:12   1830s]         Accumulated time to calculate placeable region: 0.00699
[11/15 15:46:12   1830s]         Accumulated time to calculate placeable region: 0.00888
[11/15 15:46:12   1830s]         Accumulated time to calculate placeable region: 0.00997
[11/15 15:46:12   1830s] Accumulated time to calculate placeable region: 0.0146
[11/15 15:46:12   1830s] Accumulated time to calculate placeable region: 0.0154
[11/15 15:46:12   1830s] Accumulated time to calculate placeable region: 0.0177
[11/15 15:46:12   1830s] Accumulated time to calculate placeable region: 0.0184
[11/15 15:46:12   1830s] Accumulated time to calculate placeable region: 0.0191
[11/15 15:46:12   1830s] Accumulated time to calculate placeable region: 0.0212
[11/15 15:46:12   1830s] Accumulated time to calculate placeable region: 0.0236
[11/15 15:46:12   1830s] Accumulated time to calculate placeable region: 0.0243
[11/15 15:46:12   1830s]         Accumulated time to calculate placeable region: 0.0245
[11/15 15:46:12   1830s]         Accumulated time to calculate placeable region: 0.0249
[11/15 15:46:12   1830s]         Clock tree timing engine global stage delay update for max_delay_corner:setup.late...
[11/15 15:46:12   1830s]         Clock tree timing engine global stage delay update for max_delay_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 15:46:12   1830s] Accumulated time to calculate placeable region: 0.0262
[11/15 15:46:12   1830s] Accumulated time to calculate placeable region: 0.0272
[11/15 15:46:12   1830s] Accumulated time to calculate placeable region: 0.0281
[11/15 15:46:12   1830s]         Accumulated time to calculate placeable region: 0.0286
[11/15 15:46:12   1831s]         Accumulated time to calculate placeable region: 0.0289
[11/15 15:46:13   1831s]     Clustering clock_tree smclk done.
[11/15 15:46:13   1831s]     Clustering clock_tree mclk...
[11/15 15:46:13   1832s]         Accumulated time to calculate placeable region: 0.0293
[11/15 15:46:13   1832s]         Accumulated time to calculate placeable region: 0.0296
[11/15 15:46:13   1832s]         Accumulated time to calculate placeable region: 0.0299
[11/15 15:46:13   1832s]         Accumulated time to calculate placeable region: 0.0301
[11/15 15:46:13   1832s]         Accumulated time to calculate placeable region: 0.0304
[11/15 15:46:14   1835s]     Clustering clock_tree mclk done.
[11/15 15:46:14   1835s]     Clustering clock_tree clk_sck1...
[11/15 15:46:14   1835s]     Clustering clock_tree clk_sck1 done.
[11/15 15:46:14   1835s]     Clustering clock_tree clk_sck0...
[11/15 15:46:15   1835s]     Clustering clock_tree clk_sck0 done.
[11/15 15:46:15   1835s]     Clustering clock_tree clk_lfxt...
[11/15 15:46:15   1835s]     Clustering clock_tree clk_lfxt done.
[11/15 15:46:15   1835s]     Clustering clock_tree clk_hfxt...
[11/15 15:46:15   1835s]     Clustering clock_tree clk_hfxt done.
[11/15 15:46:15   1835s]     Clock DAG stats after bottom-up phase:
[11/15 15:46:15   1835s]       cell counts      : b=0, i=161, icg=360, nicg=0, l=41, total=562
[11/15 15:46:15   1835s]       cell areas       : b=0.000um^2, i=1356.400um^2, icg=5211.200um^2, nicg=0.000um^2, l=459.200um^2, total=7026.800um^2
[11/15 15:46:15   1835s]       hp wire lengths  : top=0.000um, trunk=14739.200um, leaf=16700.140um, total=31439.340um
[11/15 15:46:15   1835s]     Clock DAG library cell distribution after bottom-up phase {count}:
[11/15 15:46:15   1835s]        Invs: INVX16BA10TH: 141 INVX11BA10TH: 1 INVX9BA10TH: 1 INVX7P5BA10TH: 2 INVX6BA10TH: 2 INVX5BA10TH: 5 INVX4BA10TH: 1 INVX2BA10TH: 4 INVX1BA10TH: 4 
[11/15 15:46:15   1835s]        ICGs: PREICGX16BA10TH: 88 PREICGX13BA10TH: 152 PREICGX11BA10TH: 21 PREICGX9BA10TH: 4 PREICGX7P5BA10TH: 12 PREICGX6BA10TH: 24 PREICGX5BA10TH: 6 PREICGX4BA10TH: 5 PREICGX3BA10TH: 5 PREICGX2BA10TH: 14 PREICGX1BA10TH: 16 PREICGX0P5BA10TH: 13 
[11/15 15:46:15   1835s]      Logics: NAND2X8BA10TH: 14 AO22X6MA10TH: 1 AOI2XB1X8MA10TH: 1 AOI21X8MA10TH: 1 OAI21X8MA10TH: 8 OAI2XB1X8MA10TH: 2 NOR2BX8MA10TH: 4 AOI31X6MA10TH: 4 XOR2X4MA10TH: 2 AOI221X4MA10TH: 2 OR4X0P7MA10TH: 2 
[11/15 15:46:15   1835s]     Bottom-up phase done. (took cpu=0:00:05.4 real=0:00:03.1)
[11/15 15:46:15   1835s]     Legalizing clock trees...
[11/15 15:46:15   1835s]     Resynthesising clock tree into netlist...
[11/15 15:46:15   1835s]       Reset timing graph...
[11/15 15:46:15   1835s] Ignoring AAE DB Resetting ...
[11/15 15:46:15   1835s]       Reset timing graph done.
[11/15 15:46:15   1835s]     Resynthesising clock tree into netlist done.
[11/15 15:46:15   1835s]     Commiting net attributes....
[11/15 15:46:15   1835s]     Commiting net attributes. done.
[11/15 15:46:15   1835s]     Leaving CCOpt scope - ClockRefiner...
[11/15 15:46:15   1835s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:4962.2M
[11/15 15:46:15   1835s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.065, REAL:0.026, MEM:4994.2M
[11/15 15:46:15   1835s]     Assigned high priority to 5105 instances.
[11/15 15:46:15   1835s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[11/15 15:46:15   1835s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[11/15 15:46:15   1835s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:4994.2M
[11/15 15:46:15   1835s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4994.2M
[11/15 15:46:15   1835s] z: 2, totalTracks: 1
[11/15 15:46:15   1835s] z: 4, totalTracks: 1
[11/15 15:46:15   1835s] z: 6, totalTracks: 1
[11/15 15:46:15   1835s] z: 8, totalTracks: 1
[11/15 15:46:15   1835s] #spOpts: N=65 mergeVia=F 
[11/15 15:46:15   1835s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:4994.2M
[11/15 15:46:15   1835s] OPERPROF:       Starting CMU at level 4, MEM:4994.2M
[11/15 15:46:15   1835s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.005, MEM:4994.2M
[11/15 15:46:15   1835s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.065, REAL:0.060, MEM:4994.2M
[11/15 15:46:15   1835s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4994.2MB).
[11/15 15:46:15   1835s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.094, REAL:0.090, MEM:4994.2M
[11/15 15:46:15   1835s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.094, REAL:0.090, MEM:4994.2M
[11/15 15:46:15   1835s] TDRefine: refinePlace mode spiral search
[11/15 15:46:15   1835s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.89100.10
[11/15 15:46:15   1835s] OPERPROF: Starting RefinePlace at level 1, MEM:4994.2M
[11/15 15:46:15   1835s] *** Starting refinePlace (0:30:36 mem=4994.2M) ***
[11/15 15:46:15   1835s] Total net bbox length = 8.941e+05 (5.358e+05 3.583e+05) (ext = 5.163e+04)
[11/15 15:46:15   1835s] # spcSbClkGt: 401
[11/15 15:46:15   1835s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 15:46:15   1835s] OPERPROF:   Starting CellHaloInit at level 2, MEM:4994.2M
[11/15 15:46:15   1835s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.002, REAL:0.002, MEM:4994.2M
[11/15 15:46:15   1835s] OPERPROF:   Starting CellHaloInit at level 2, MEM:4994.2M
[11/15 15:46:15   1835s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.002, REAL:0.002, MEM:4994.2M
[11/15 15:46:15   1835s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:4994.2M
[11/15 15:46:15   1835s] Starting refinePlace ...
[11/15 15:46:15   1835s] One DDP V2 for no tweak run.
[11/15 15:46:15   1835s] ** Cut row section cpu time 0:00:00.0.
[11/15 15:46:15   1835s]    Spread Effort: high, standalone mode, useDDP on.
[11/15 15:46:15   1836s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=4994.2MB) @(0:30:36 - 0:30:36).
[11/15 15:46:15   1836s] Move report: preRPlace moves 3471 insts, mean move: 2.36 um, max move: 24.00 um
[11/15 15:46:15   1836s] 	Max move on inst (gpio3/g3425): (526.80, 464.00) --> (544.80, 470.00)
[11/15 15:46:15   1836s] 	Length: 23 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: NAND2X8BA10TH
[11/15 15:46:15   1836s] wireLenOptFixPriorityInst 4540 inst fixed
[11/15 15:46:15   1836s] 
[11/15 15:46:15   1836s] Running Spiral MT with 8 threads  fetchWidth=493 
[11/15 15:46:16   1836s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 15:46:16   1836s] [CPU] RefinePlace/Legalization (cpu=0:00:00.8, real=0:00:01.0, mem=4994.2MB) @(0:30:36 - 0:30:37).
[11/15 15:46:16   1836s] Move report: Detail placement moves 3471 insts, mean move: 2.36 um, max move: 24.00 um
[11/15 15:46:16   1836s] 	Max move on inst (gpio3/g3425): (526.80, 464.00) --> (544.80, 470.00)
[11/15 15:46:16   1836s] 	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 4994.2MB
[11/15 15:46:16   1836s] Statistics of distance of Instance movement in refine placement:
[11/15 15:46:16   1836s]   maximum (X+Y) =        24.00 um
[11/15 15:46:16   1836s]   inst (gpio3/g3425) with max move: (526.8, 464) -> (544.8, 470)
[11/15 15:46:16   1836s]   mean    (X+Y) =         2.36 um
[11/15 15:46:16   1836s] Summary Report:
[11/15 15:46:16   1836s] Instances move: 3471 (out of 29584 movable)
[11/15 15:46:16   1836s] Instances flipped: 0
[11/15 15:46:16   1836s] Mean displacement: 2.36 um
[11/15 15:46:16   1836s] Max displacement: 24.00 um (Instance: gpio3/g3425) (526.8, 464) -> (544.8, 470)
[11/15 15:46:16   1836s] 	Length: 23 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: NAND2X8BA10TH
[11/15 15:46:16   1836s] Total instances moved : 3471
[11/15 15:46:16   1837s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.127, REAL:0.694, MEM:4994.2M
[11/15 15:46:16   1837s] Total net bbox length = 8.999e+05 (5.387e+05 3.612e+05) (ext = 5.165e+04)
[11/15 15:46:16   1837s] Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 4994.2MB
[11/15 15:46:16   1837s] [CPU] RefinePlace/total (cpu=0:00:01.2, real=0:00:01.0, mem=4994.2MB) @(0:30:36 - 0:30:37).
[11/15 15:46:16   1837s] *** Finished refinePlace (0:30:37 mem=4994.2M) ***
[11/15 15:46:16   1837s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.89100.10
[11/15 15:46:16   1837s] OPERPROF: Finished RefinePlace at level 1, CPU:1.198, REAL:0.766, MEM:4994.2M
[11/15 15:46:16   1837s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:4994.2M
[11/15 15:46:16   1837s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.058, REAL:0.023, MEM:4994.2M
[11/15 15:46:16   1837s]     ClockRefiner summary
[11/15 15:46:16   1837s]     All clock instances: Moved 1404, flipped 648 and cell swapped 0 (out of a total of 5105).
[11/15 15:46:16   1837s]     The largest move was 24 um for gpio3/g3430.
[11/15 15:46:16   1837s]     Non-sink clock instances: Moved 265, flipped 59 and cell swapped 0 (out of a total of 562).
[11/15 15:46:16   1837s]     The largest move was 24 um for gpio3/g3430.
[11/15 15:46:16   1837s]     Clock sinks: Moved 1139, flipped 589 and cell swapped 0 (out of a total of 4543).
[11/15 15:46:16   1837s]     The largest move was 14.6 um for system0/smclk_mux/MuxGen[0].CG1.
[11/15 15:46:16   1837s]     Revert refine place priority changes on 0 instances.
[11/15 15:46:16   1837s] OPERPROF: Starting DPlace-Init at level 1, MEM:4994.2M
[11/15 15:46:16   1837s] z: 2, totalTracks: 1
[11/15 15:46:16   1837s] z: 4, totalTracks: 1
[11/15 15:46:16   1837s] z: 6, totalTracks: 1
[11/15 15:46:16   1837s] z: 8, totalTracks: 1
[11/15 15:46:16   1837s] #spOpts: N=65 mergeVia=F 
[11/15 15:46:16   1837s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4994.2M
[11/15 15:46:16   1837s] OPERPROF:     Starting CMU at level 3, MEM:4994.2M
[11/15 15:46:16   1837s] OPERPROF:     Finished CMU at level 3, CPU:0.009, REAL:0.005, MEM:4994.2M
[11/15 15:46:16   1837s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.071, REAL:0.067, MEM:4994.2M
[11/15 15:46:16   1837s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4994.2MB).
[11/15 15:46:16   1837s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.095, MEM:4994.2M
[11/15 15:46:16   1837s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.5 real=0:00:01.0)
[11/15 15:46:16   1837s]     Disconnecting clock tree from netlist...
[11/15 15:46:16   1837s]     Disconnecting clock tree from netlist done.
[11/15 15:46:16   1837s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:4994.2M
[11/15 15:46:16   1837s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.053, REAL:0.022, MEM:4994.2M
[11/15 15:46:16   1837s] OPERPROF: Starting DPlace-Init at level 1, MEM:4994.2M
[11/15 15:46:16   1837s] z: 2, totalTracks: 1
[11/15 15:46:16   1837s] z: 4, totalTracks: 1
[11/15 15:46:16   1837s] z: 6, totalTracks: 1
[11/15 15:46:16   1837s] z: 8, totalTracks: 1
[11/15 15:46:16   1837s] #spOpts: N=65 mergeVia=F 
[11/15 15:46:16   1837s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4994.2M
[11/15 15:46:16   1837s] OPERPROF:     Starting CMU at level 3, MEM:4994.2M
[11/15 15:46:16   1837s] OPERPROF:     Finished CMU at level 3, CPU:0.009, REAL:0.005, MEM:4994.2M
[11/15 15:46:16   1837s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.069, REAL:0.064, MEM:4994.2M
[11/15 15:46:16   1837s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4994.2MB).
[11/15 15:46:16   1837s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.099, REAL:0.095, MEM:4994.2M
[11/15 15:46:16   1837s]     Clock tree timing engine global stage delay update for max_delay_corner:setup.late...
[11/15 15:46:16   1837s]     Initializing Timing Graph...
[11/15 15:46:16   1837s]     Initializing Timing Graph done.
[11/15 15:46:16   1837s] End AAE Lib Interpolated Model. (MEM=4994.15 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 15:46:16   1837s]     Clock tree timing engine global stage delay update for max_delay_corner:setup.late done. (took cpu=0:00:00.3 real=0:00:00.0)
[11/15 15:46:16   1837s]     
[11/15 15:46:16   1837s]     Clock tree legalization - Histogram:
[11/15 15:46:16   1837s]     ====================================
[11/15 15:46:16   1837s]     
[11/15 15:46:16   1837s]     --------------------------------
[11/15 15:46:16   1837s]     Movement (um)    Number of cells
[11/15 15:46:16   1837s]     --------------------------------
[11/15 15:46:16   1837s]     [0.2,2.58)             37
[11/15 15:46:16   1837s]     [2.58,4.96)            91
[11/15 15:46:16   1837s]     [4.96,7.34)            24
[11/15 15:46:16   1837s]     [7.34,9.72)            35
[11/15 15:46:16   1837s]     [9.72,12.1)            30
[11/15 15:46:16   1837s]     [12.1,14.48)           13
[11/15 15:46:16   1837s]     [14.48,16.86)          17
[11/15 15:46:16   1837s]     [16.86,19.24)           8
[11/15 15:46:16   1837s]     [19.24,21.62)          12
[11/15 15:46:16   1837s]     [21.62,24)              9
[11/15 15:46:16   1837s]     --------------------------------
[11/15 15:46:16   1837s]     
[11/15 15:46:16   1837s]     
[11/15 15:46:16   1837s]     Clock tree legalization - Top 10 Movements:
[11/15 15:46:16   1837s]     ===========================================
[11/15 15:46:16   1837s]     
[11/15 15:46:16   1837s]     --------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/15 15:46:16   1837s]     Movement (um)    Desired              Achieved             Node
[11/15 15:46:16   1837s]                      location             location             
[11/15 15:46:16   1837s]     --------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/15 15:46:16   1837s]         24           (526.800,464.000)    (544.800,470.000)    cell gpio3/g3425 (a lib_cell NAND2X8BA10TH) at (544.800,470.000), in power domain auto-default
[11/15 15:46:16   1837s]         24           (526.800,464.000)    (526.800,440.000)    cell gpio3/g3426 (a lib_cell NAND2X8BA10TH) at (526.800,440.000), in power domain auto-default
[11/15 15:46:16   1837s]         24           (526.800,464.000)    (526.800,488.000)    cell gpio3/g3430 (a lib_cell NAND2X8BA10TH) at (526.800,488.000), in power domain auto-default
[11/15 15:46:16   1837s]         23.2         (526.800,464.000)    (513.600,454.000)    cell gpio3/g3422 (a lib_cell NAND2X8BA10TH) at (513.600,454.000), in power domain auto-default
[11/15 15:46:16   1837s]         22.8         (526.800,464.000)    (535.600,478.000)    cell gpio3/g3375 (a lib_cell NAND2X8BA10TH) at (535.600,478.000), in power domain auto-default
[11/15 15:46:16   1837s]         22.8         (526.800,464.000)    (533.600,448.000)    cell gpio3/g3376 (a lib_cell NAND2X8BA10TH) at (533.600,448.000), in power domain auto-default
[11/15 15:46:16   1837s]         22.4         (526.800,464.000)    (512.400,472.000)    cell gpio3/g3374 (a lib_cell NAND2X8BA10TH) at (512.400,472.000), in power domain auto-default
[11/15 15:46:16   1837s]         22.2         (526.800,464.000)    (520.600,480.000)    cell gpio3/g3373 (a lib_cell NAND2X8BA10TH) at (520.600,480.000), in power domain auto-default
[11/15 15:46:16   1837s]         22           (301.600,404.000)    (293.600,390.000)    CTS_ccl_a_inv_00516 (a lib_cell INVX16BA10TH) at (293.600,390.000), in power domain auto-default
[11/15 15:46:16   1837s]         21.4         (526.800,464.000)    (542.200,458.000)    cell afe0/g5401__5526 (a lib_cell NAND2X8BA10TH) at (542.200,458.000), in power domain auto-default
[11/15 15:46:16   1837s]     --------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/15 15:46:16   1837s]     
[11/15 15:46:16   1837s]     Legalizing clock trees done. (took cpu=0:00:02.2 real=0:00:01.5)
[11/15 15:46:16   1837s]     Clock DAG stats after 'Clustering':
[11/15 15:46:16   1837s]       cell counts      : b=0, i=161, icg=360, nicg=0, l=41, total=562
[11/15 15:46:16   1837s]       cell areas       : b=0.000um^2, i=1356.400um^2, icg=5211.200um^2, nicg=0.000um^2, l=459.200um^2, total=7026.800um^2
[11/15 15:46:16   1837s]       cell capacitance : b=0.000pF, i=3.704pF, icg=2.964pF, nicg=0.000pF, l=0.471pF, total=7.139pF
[11/15 15:46:16   1837s]       sink capacitance : count=4549, total=7.811pF, avg=0.002pF, sd=0.022pF, min=0.001pF, max=0.600pF
[11/15 15:46:16   1837s]       wire capacitance : top=0.000pF, trunk=3.515pF, leaf=5.583pF, total=9.098pF
[11/15 15:46:16   1837s]       wire lengths     : top=0.000um, trunk=20011.494um, leaf=26217.217um, total=46228.711um
[11/15 15:46:16   1837s]       hp wire lengths  : top=0.000um, trunk=16872.200um, leaf=17361.440um, total=34233.640um
[11/15 15:46:16   1837s]     Clock DAG net violations after 'Clustering':
[11/15 15:46:16   1837s]       Remaining Transition : {count=3, worst=[0.728ns, 0.089ns, 0.079ns]} avg=0.299ns sd=0.372ns sum=0.896ns
[11/15 15:46:16   1837s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[11/15 15:46:16   1837s]       Trunk : target=0.400ns count=205 avg=0.071ns sd=0.104ns min=0.013ns max=1.128ns {192 <= 0.240ns, 8 <= 0.320ns, 2 <= 0.360ns, 0 <= 0.380ns, 0 <= 0.400ns} {0 <= 0.420ns, 0 <= 0.440ns, 1 <= 0.480ns, 1 <= 0.600ns, 1 > 0.600ns}
[11/15 15:46:16   1837s]       Leaf  : target=0.400ns count=363 avg=0.065ns sd=0.070ns min=0.009ns max=0.378ns {343 <= 0.240ns, 9 <= 0.320ns, 7 <= 0.360ns, 4 <= 0.380ns, 0 <= 0.400ns}
[11/15 15:46:16   1837s]     Clock DAG library cell distribution after 'Clustering' {count}:
[11/15 15:46:16   1837s]        Invs: INVX16BA10TH: 141 INVX11BA10TH: 1 INVX9BA10TH: 1 INVX7P5BA10TH: 2 INVX6BA10TH: 2 INVX5BA10TH: 5 INVX4BA10TH: 1 INVX2BA10TH: 4 INVX1BA10TH: 4 
[11/15 15:46:16   1837s]        ICGs: PREICGX16BA10TH: 88 PREICGX13BA10TH: 152 PREICGX11BA10TH: 21 PREICGX9BA10TH: 4 PREICGX7P5BA10TH: 12 PREICGX6BA10TH: 24 PREICGX5BA10TH: 6 PREICGX4BA10TH: 5 PREICGX3BA10TH: 5 PREICGX2BA10TH: 14 PREICGX1BA10TH: 16 PREICGX0P5BA10TH: 13 
[11/15 15:46:16   1837s]      Logics: NAND2X8BA10TH: 14 AO22X6MA10TH: 1 AOI2XB1X8MA10TH: 1 AOI21X8MA10TH: 1 OAI21X8MA10TH: 8 OAI2XB1X8MA10TH: 2 NOR2BX8MA10TH: 4 AOI31X6MA10TH: 4 XOR2X4MA10TH: 2 AOI221X4MA10TH: 2 OR4X0P7MA10TH: 2 
[11/15 15:46:16   1837s]     Primary reporting skew groups after 'Clustering':
[11/15 15:46:16   1837s]       skew_group mclk/prelayout_constraint_mode: insertion delay [min=0.568, max=1.179, avg=0.884, sd=0.079], skew [0.611 vs 0.154*], 91.1% {0.753, 0.907} (wid=0.057 ws=0.051) (gid=1.167 gs=0.606)
[11/15 15:46:16   1837s]           min path sink: core/irq_restore_ack_reg/CK
[11/15 15:46:16   1837s]           max path sink: timer1/timer_value_reg[1]/CK
[11/15 15:46:16   1837s]     Skew group summary after 'Clustering':
[11/15 15:46:16   1837s]       skew_group clk_cpu/prelayout_constraint_mode: insertion delay [min=0.373, max=0.608, avg=0.485, sd=0.045], skew [0.235 vs 0.154*], 97.2% {0.400, 0.554} (wid=0.054 ws=0.046) (gid=0.569 gs=0.211)
[11/15 15:46:16   1837s]       skew_group clk_hfxt/prelayout_constraint_mode: insertion delay [min=0.232, max=1.065, avg=0.998, sd=0.185], skew [0.833 vs 0.154*], 93.8% {0.915, 1.065} (wid=0.014 ws=0.011) (gid=1.050 gs=0.821)
[11/15 15:46:16   1837s]       skew_group clk_lfxt/prelayout_constraint_mode: insertion delay [min=0.227, max=1.058, avg=0.991, sd=0.185], skew [0.831 vs 0.154*], 93.8% {0.908, 1.058} (wid=0.014 ws=0.011) (gid=1.043 gs=0.820)
[11/15 15:46:16   1837s]       skew_group clk_sck0/prelayout_constraint_mode: insertion delay [min=0.522, max=0.531, avg=0.525, sd=0.002], skew [0.009 vs 0.154], 100% {0.522, 0.531} (wid=0.018 ws=0.004) (gid=0.517 gs=0.009)
[11/15 15:46:16   1837s]       skew_group clk_sck1/prelayout_constraint_mode: insertion delay [min=0.484, max=0.494, avg=0.485, sd=0.003], skew [0.010 vs 0.154], 100% {0.484, 0.494} (wid=0.010 ws=0.001) (gid=0.485 gs=0.011)
[11/15 15:46:16   1837s]       skew_group mclk/prelayout_constraint_mode: insertion delay [min=0.568, max=1.179, avg=0.884, sd=0.079], skew [0.611 vs 0.154*], 91.1% {0.753, 0.907} (wid=0.057 ws=0.051) (gid=1.167 gs=0.606)
[11/15 15:46:16   1837s]       skew_group smclk/prelayout_constraint_mode: insertion delay [min=0.397, max=1.004, avg=0.640, sd=0.172], skew [0.607 vs 0.154*], 66.8% {0.498, 0.652} (wid=0.013 ws=0.009) (gid=0.991 gs=0.599)
[11/15 15:46:16   1837s]     Legalizer API calls during this step: 10226 succeeded with high effort: 10226 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/15 15:46:16   1837s]   Clustering done. (took cpu=0:00:07.8 real=0:00:04.7)
[11/15 15:46:16   1837s]   
[11/15 15:46:16   1837s]   Post-Clustering Statistics Report
[11/15 15:46:16   1837s]   =================================
[11/15 15:46:16   1837s]   
[11/15 15:46:16   1837s]   Fanout Statistics:
[11/15 15:46:16   1837s]   
[11/15 15:46:16   1837s]   ----------------------------------------------------------------------------------------------------------------
[11/15 15:46:16   1837s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[11/15 15:46:16   1837s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[11/15 15:46:16   1837s]   ----------------------------------------------------------------------------------------------------------------
[11/15 15:46:16   1837s]   Trunk        213      2.770      1         31        4.498      {193 <= 7, 13 <= 14, 3 <= 21, 1 <= 28, 3 <= 35}
[11/15 15:46:16   1837s]   Leaf         363     12.532      1         83       12.520      {285 <= 17, 71 <= 34, 2 <= 51, 3 <= 68, 2 <= 85}
[11/15 15:46:16   1837s]   ----------------------------------------------------------------------------------------------------------------
[11/15 15:46:16   1837s]   
[11/15 15:46:16   1837s]   Clustering Failure Statistics:
[11/15 15:46:16   1837s]   
[11/15 15:46:16   1837s]   ----------------------------------------------------------
[11/15 15:46:16   1837s]   Net Type    Clusters    Clusters    Net Skew    Transition
[11/15 15:46:16   1837s]               Tried       Failed      Failures    Failures
[11/15 15:46:16   1837s]   ----------------------------------------------------------
[11/15 15:46:16   1837s]   Trunk         106          1           1            1
[11/15 15:46:16   1837s]   Leaf           59          0           0            0
[11/15 15:46:16   1837s]   ----------------------------------------------------------
[11/15 15:46:16   1837s]   
[11/15 15:46:16   1837s]   Clustering Partition Statistics:
[11/15 15:46:16   1837s]   
[11/15 15:46:16   1837s]   ------------------------------------------------------------------------------------
[11/15 15:46:16   1837s]   Net Type    Case B      Case C      Partition    Mean      Min     Max     Std. Dev.
[11/15 15:46:16   1837s]               Fraction    Fraction    Count        Size      Size    Size    Size
[11/15 15:46:16   1837s]   ------------------------------------------------------------------------------------
[11/15 15:46:16   1837s]   Trunk        0.685       0.315         89         2.494     1       51       5.757
[11/15 15:46:16   1837s]   Leaf         0.707       0.293         58        10.603     1       80      18.276
[11/15 15:46:16   1837s]   ------------------------------------------------------------------------------------
[11/15 15:46:16   1837s]   
[11/15 15:46:16   1837s]   
[11/15 15:46:16   1837s]   Looking for fanout violations...
[11/15 15:46:16   1837s]   Looking for fanout violations done.
[11/15 15:46:16   1837s]   CongRepair After Initial Clustering...
[11/15 15:46:16   1837s]   Reset timing graph...
[11/15 15:46:16   1837s] Ignoring AAE DB Resetting ...
[11/15 15:46:16   1837s]   Reset timing graph done.
[11/15 15:46:16   1837s]   Leaving CCOpt scope - Early Global Route...
[11/15 15:46:16   1837s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:4994.2M
[11/15 15:46:16   1837s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:4994.2M
[11/15 15:46:16   1837s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.003, REAL:0.003, MEM:4994.2M
[11/15 15:46:16   1838s] All LLGs are deleted
[11/15 15:46:16   1838s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:4994.2M
[11/15 15:46:16   1838s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:4994.2M
[11/15 15:46:16   1838s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.062, REAL:0.026, MEM:4994.2M
[11/15 15:46:16   1838s]   Clock implementation routing...
[11/15 15:46:16   1838s] Net route status summary:
[11/15 15:46:16   1838s]   Clock:       568 (unrouted=568, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/15 15:46:16   1838s]   Non-clock: 38216 (unrouted=7846, trialRouted=30370, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=7077, (crossesIlmBoundary AND tooFewTerms=0)])
[11/15 15:46:17   1838s]     Routing using eGR only...
[11/15 15:46:17   1838s]       Early Global Route - eGR only step...
[11/15 15:46:17   1838s] (ccopt eGR): There are 568 nets for routing of which 568 have one or more fixed wires.
[11/15 15:46:17   1838s] (ccopt eGR): Start to route 568 all nets
[11/15 15:46:17   1838s] [PSP]    Started Early Global Route kernel ( Curr Mem: 4994.15 MB )
[11/15 15:46:17   1838s] (I)       Started Import and model ( Curr Mem: 4994.15 MB )
[11/15 15:46:17   1838s] (I)       Started Create place DB ( Curr Mem: 4994.15 MB )
[11/15 15:46:17   1838s] (I)       Started Import place data ( Curr Mem: 4994.15 MB )
[11/15 15:46:17   1838s] (I)       Started Read instances and placement ( Curr Mem: 4994.15 MB )
[11/15 15:46:17   1838s] (I)       Finished Read instances and placement ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4994.15 MB )
[11/15 15:46:17   1838s] (I)       Started Read nets ( Curr Mem: 4994.15 MB )
[11/15 15:46:17   1838s] (I)       Finished Read nets ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 4994.15 MB )
[11/15 15:46:17   1838s] (I)       Finished Import place data ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 4994.15 MB )
[11/15 15:46:17   1838s] (I)       Finished Create place DB ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 4994.15 MB )
[11/15 15:46:17   1838s] (I)       Started Create route DB ( Curr Mem: 4994.15 MB )
[11/15 15:46:17   1838s] (I)       == Non-default Options ==
[11/15 15:46:17   1838s] (I)       Clean congestion better                            : true
[11/15 15:46:17   1838s] (I)       Estimate vias on DPT layer                         : true
[11/15 15:46:17   1838s] (I)       Clean congestion layer assignment rounds           : 3
[11/15 15:46:17   1838s] (I)       Layer constraints as soft constraints              : true
[11/15 15:46:17   1838s] (I)       Soft top layer                                     : true
[11/15 15:46:17   1838s] (I)       Skip prospective layer relax nets                  : true
[11/15 15:46:17   1838s] (I)       Better NDR handling                                : true
[11/15 15:46:17   1838s] (I)       Improved NDR modeling in LA                        : true
[11/15 15:46:17   1838s] (I)       Routing cost fix for NDR handling                  : true
[11/15 15:46:17   1838s] (I)       Update initial WL after Phase 1a                   : true
[11/15 15:46:17   1838s] (I)       Block tracks for preroutes                         : true
[11/15 15:46:17   1838s] (I)       Assign IRoute by net group key                     : true
[11/15 15:46:17   1838s] (I)       Block unroutable channels                          : true
[11/15 15:46:17   1838s] (I)       Block unroutable channel fix                       : true
[11/15 15:46:17   1838s] (I)       Block unroutable channels 3D                       : true
[11/15 15:46:17   1838s] (I)       Bound layer relaxed segment wl                     : true
[11/15 15:46:17   1838s] (I)       Bound layer relaxed segment wl fix                 : true
[11/15 15:46:17   1838s] (I)       Blocked pin reach length threshold                 : 2
[11/15 15:46:17   1838s] (I)       Check blockage within NDR space in TA              : true
[11/15 15:46:17   1838s] (I)       Skip must join for term with via pillar            : true
[11/15 15:46:17   1838s] (I)       Model find APA for IO pin                          : true
[11/15 15:46:17   1838s] (I)       On pin location for off pin term                   : true
[11/15 15:46:17   1838s] (I)       Handle EOL spacing                                 : true
[11/15 15:46:17   1838s] (I)       Merge PG vias by gap                               : true
[11/15 15:46:17   1838s] (I)       Maximum routing layer                              : 8
[11/15 15:46:17   1838s] (I)       Route selected nets only                           : true
[11/15 15:46:17   1838s] (I)       Refine MST                                         : true
[11/15 15:46:17   1838s] (I)       Honor PRL                                          : true
[11/15 15:46:17   1838s] (I)       Strong congestion aware                            : true
[11/15 15:46:17   1838s] (I)       Improved initial location for IRoutes              : true
[11/15 15:46:17   1838s] (I)       Multi panel TA                                     : true
[11/15 15:46:17   1838s] (I)       Penalize wire overlap                              : true
[11/15 15:46:17   1838s] (I)       Expand small instance blockage                     : true
[11/15 15:46:17   1838s] (I)       Reduce via in TA                                   : true
[11/15 15:46:17   1838s] (I)       SS-aware routing                                   : true
[11/15 15:46:17   1838s] (I)       Improve tree edge sharing                          : true
[11/15 15:46:17   1838s] (I)       Improve 2D via estimation                          : true
[11/15 15:46:17   1838s] (I)       Refine Steiner tree                                : true
[11/15 15:46:17   1838s] (I)       Build spine tree                                   : true
[11/15 15:46:17   1838s] (I)       Model pass through capacity                        : true
[11/15 15:46:17   1838s] (I)       Extend blockages by a half GCell                   : true
[11/15 15:46:17   1838s] (I)       Consider pin shapes                                : true
[11/15 15:46:17   1838s] (I)       Consider pin shapes for all nodes                  : true
[11/15 15:46:17   1838s] (I)       Consider NR APA                                    : true
[11/15 15:46:17   1838s] (I)       Consider IO pin shape                              : true
[11/15 15:46:17   1838s] (I)       Fix pin connection bug                             : true
[11/15 15:46:17   1838s] (I)       Consider layer RC for local wires                  : true
[11/15 15:46:17   1838s] (I)       LA-aware pin escape length                         : 2
[11/15 15:46:17   1838s] (I)       Connect multiple ports                             : true
[11/15 15:46:17   1838s] (I)       Split for must join                                : true
[11/15 15:46:17   1838s] (I)       Number of threads                                  : 8
[11/15 15:46:17   1838s] (I)       Routing effort level                               : 10000
[11/15 15:46:17   1838s] (I)       Special modeling for N7                            : 0
[11/15 15:46:17   1838s] (I)       Special modeling for N6                            : 0
[11/15 15:46:17   1838s] (I)       Special modeling for N3 v9                         : 0
[11/15 15:46:17   1838s] (I)       Special modeling for N5 v6                         : 0
[11/15 15:46:17   1838s] (I)       Special modeling for N5PPv2                        : 0
[11/15 15:46:17   1838s] (I)       Special settings for S3                            : 0
[11/15 15:46:17   1838s] (I)       Special settings for S4                            : 0
[11/15 15:46:17   1838s] (I)       Special settings for S5 v2                         : 0
[11/15 15:46:17   1838s] (I)       Special settings for S7                            : 0
[11/15 15:46:17   1838s] (I)       Special settings for S8                            : 0
[11/15 15:46:17   1838s] (I)       Prefer layer length threshold                      : 8
[11/15 15:46:17   1838s] (I)       Overflow penalty cost                              : 10
[11/15 15:46:17   1838s] (I)       A-star cost                                        : 0.300000
[11/15 15:46:17   1838s] (I)       Misalignment cost                                  : 10.000000
[11/15 15:46:17   1838s] (I)       Threshold for short IRoute                         : 6
[11/15 15:46:17   1838s] (I)       Via cost during post routing                       : 1.000000
[11/15 15:46:17   1838s] (I)       Layer congestion ratios                            : { { 1.0 } }
[11/15 15:46:17   1838s] (I)       Source-to-sink ratio                               : 0.300000
[11/15 15:46:17   1838s] (I)       Scenic ratio bound                                 : 3.000000
[11/15 15:46:17   1838s] (I)       Segment layer relax scenic ratio                   : 1.250000
[11/15 15:46:17   1838s] (I)       Source-sink aware LA ratio                         : 0.500000
[11/15 15:46:17   1838s] (I)       PG-aware similar topology routing                  : true
[11/15 15:46:17   1838s] (I)       Maze routing via cost fix                          : true
[11/15 15:46:17   1838s] (I)       Apply PRL on PG terms                              : true
[11/15 15:46:17   1838s] (I)       Apply PRL on obs objects                           : true
[11/15 15:46:17   1838s] (I)       Handle range-type spacing rules                    : true
[11/15 15:46:17   1838s] (I)       PG gap threshold multiplier                        : 10.000000
[11/15 15:46:17   1838s] (I)       Parallel spacing query fix                         : true
[11/15 15:46:17   1838s] (I)       Force source to root IR                            : true
[11/15 15:46:17   1838s] (I)       Layer Weights                                      : L2:4 L3:2.5
[11/15 15:46:17   1838s] (I)       Do not relax to DPT layer                          : true
[11/15 15:46:17   1838s] (I)       No DPT in post routing                             : true
[11/15 15:46:17   1838s] (I)       Modeling PG via merging fix                        : true
[11/15 15:46:17   1838s] (I)       Shield aware TA                                    : true
[11/15 15:46:17   1838s] (I)       Strong shield aware TA                             : true
[11/15 15:46:17   1838s] (I)       Overflow calculation fix in LA                     : true
[11/15 15:46:17   1838s] (I)       Post routing fix                                   : true
[11/15 15:46:17   1838s] (I)       Strong post routing                                : true
[11/15 15:46:17   1838s] (I)       NDR via pillar fix                                 : true
[11/15 15:46:17   1838s] (I)       Violation on path threshold                        : 1
[11/15 15:46:17   1838s] (I)       Pass through capacity modeling                     : true
[11/15 15:46:17   1838s] (I)       Select the non-relaxed segments in post routing stage : true
[11/15 15:46:17   1838s] (I)       Select term pin box for io pin                     : true
[11/15 15:46:17   1838s] (I)       Penalize NDR sharing                               : true
[11/15 15:46:17   1838s] (I)       Keep fixed segments                                : true
[11/15 15:46:17   1838s] (I)       Reorder net groups by key                          : true
[11/15 15:46:17   1838s] (I)       Increase net scenic ratio                          : true
[11/15 15:46:17   1838s] (I)       Method to set GCell size                           : row
[11/15 15:46:17   1838s] (I)       Avoid high resistance layers                       : true
[11/15 15:46:17   1838s] (I)       Connect multiple ports and must join fix           : true
[11/15 15:46:17   1838s] (I)       Fix unreachable term connection                    : true
[11/15 15:46:17   1838s] (I)       Model find APA for IO pin fix                      : true
[11/15 15:46:17   1838s] (I)       Avoid connecting non-metal layers                  : true
[11/15 15:46:17   1838s] (I)       Use track pitch for NDR                            : true
[11/15 15:46:17   1838s] (I)       Counted 25427 PG shapes. We will not process PG shapes layer by layer.
[11/15 15:46:17   1838s] (I)       Started Import route data (8T) ( Curr Mem: 4994.15 MB )
[11/15 15:46:17   1838s] (I)       Use row-based GCell size
[11/15 15:46:17   1838s] (I)       Use row-based GCell align
[11/15 15:46:17   1838s] (I)       GCell unit size   : 4000
[11/15 15:46:17   1838s] (I)       GCell multiplier  : 1
[11/15 15:46:17   1838s] (I)       GCell row height  : 4000
[11/15 15:46:17   1838s] (I)       Actual row height : 4000
[11/15 15:46:17   1838s] (I)       GCell align ref   : 2000 4000
[11/15 15:46:17   1838s] [NR-eGR] Track table information for default rule: 
[11/15 15:46:17   1838s] [NR-eGR] M1 has no routable track
[11/15 15:46:17   1838s] [NR-eGR] M2 has single uniform track structure
[11/15 15:46:17   1838s] [NR-eGR] M3 has single uniform track structure
[11/15 15:46:17   1838s] [NR-eGR] M4 has single uniform track structure
[11/15 15:46:17   1838s] [NR-eGR] M5 has single uniform track structure
[11/15 15:46:17   1838s] [NR-eGR] M6 has single uniform track structure
[11/15 15:46:17   1838s] [NR-eGR] M7 has single uniform track structure
[11/15 15:46:17   1838s] [NR-eGR] M8 has single uniform track structure
[11/15 15:46:17   1838s] (I)       ===========================================================================
[11/15 15:46:17   1838s] (I)       == Report All Rule Vias ==
[11/15 15:46:17   1838s] (I)       ===========================================================================
[11/15 15:46:17   1838s] (I)        Via Rule : (Default)
[11/15 15:46:17   1838s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/15 15:46:17   1838s] (I)       ---------------------------------------------------------------------------
[11/15 15:46:17   1838s] (I)        1    3 : VIA1_X                     30 : VIA1_2CUT_W              
[11/15 15:46:17   1838s] (I)        2    7 : VIA2_X                     35 : VIA2_2CUT_N              
[11/15 15:46:17   1838s] (I)        3   11 : VIA3_X                     37 : VIA3_2CUT_E              
[11/15 15:46:17   1838s] (I)        4   15 : VIA4_X                     42 : VIA4_2CUT_W              
[11/15 15:46:17   1838s] (I)        5   19 : VIA5_X                     46 : VIA5_2CUT_W              
[11/15 15:46:17   1838s] (I)        6   23 : VIA6_X                     51 : VIA6_2CUT_N              
[11/15 15:46:17   1838s] (I)        7   27 : VIA7_X                     54 : VIA7_2CUT_W              
[11/15 15:46:17   1838s] (I)       ===========================================================================
[11/15 15:46:17   1838s] (I)        Via Rule : CTS_2W2S
[11/15 15:46:17   1838s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/15 15:46:17   1838s] (I)       ---------------------------------------------------------------------------
[11/15 15:46:17   1838s] (I)        1  154 : CTS_2W2S_via1Array_2x1_HV_C 154 : CTS_2W2S_via1Array_2x1_HV_C
[11/15 15:46:17   1838s] (I)        2  157 : CTS_2W2S_via2Array_1x2_HH_C 157 : CTS_2W2S_via2Array_1x2_HH_C
[11/15 15:46:17   1838s] (I)        3  158 : CTS_2W2S_via3Array_2x1_VV_C 158 : CTS_2W2S_via3Array_2x1_VV_C
[11/15 15:46:17   1838s] (I)        4  161 : CTS_2W2S_via4Array_1x2_HH_C 161 : CTS_2W2S_via4Array_1x2_HH_C
[11/15 15:46:17   1838s] (I)        5  162 : CTS_2W2S_via5Array_2x1_VV_C 162 : CTS_2W2S_via5Array_2x1_VV_C
[11/15 15:46:17   1838s] (I)        6  164 : CTS_2W2S_via6Array_2x1_VH_C 164 : CTS_2W2S_via6Array_2x1_VH_C
[11/15 15:46:17   1838s] (I)        7   27 : VIA7_X                    168 : CTS_2W2S_via7Array_2x1_HV_E_S
[11/15 15:46:17   1838s] (I)       ===========================================================================
[11/15 15:46:17   1838s] (I)        Via Rule : CTS_2W1S
[11/15 15:46:17   1838s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/15 15:46:17   1838s] (I)       ---------------------------------------------------------------------------
[11/15 15:46:17   1838s] (I)        1  176 : CTS_2W1S_via1Array_2x1_HV_C 176 : CTS_2W1S_via1Array_2x1_HV_C
[11/15 15:46:17   1838s] (I)        2  179 : CTS_2W1S_via2Array_1x2_HH_C 179 : CTS_2W1S_via2Array_1x2_HH_C
[11/15 15:46:17   1838s] (I)        3  180 : CTS_2W1S_via3Array_2x1_VV_C 180 : CTS_2W1S_via3Array_2x1_VV_C
[11/15 15:46:17   1838s] (I)        4  183 : CTS_2W1S_via4Array_1x2_HH_C 183 : CTS_2W1S_via4Array_1x2_HH_C
[11/15 15:46:17   1838s] (I)        5  184 : CTS_2W1S_via5Array_2x1_VV_C 184 : CTS_2W1S_via5Array_2x1_VV_C
[11/15 15:46:17   1838s] (I)        6  186 : CTS_2W1S_via6Array_2x1_VH_C 186 : CTS_2W1S_via6Array_2x1_VH_C
[11/15 15:46:17   1838s] (I)        7   27 : VIA7_X                    190 : CTS_2W1S_via7Array_2x1_HV_E_S
[11/15 15:46:17   1838s] (I)       ===========================================================================
[11/15 15:46:17   1838s] (I)       Started Read blockages ( Layer 2-8 ) ( Curr Mem: 4994.15 MB )
[11/15 15:46:17   1838s] (I)       Started Read routing blockages ( Curr Mem: 4994.15 MB )
[11/15 15:46:17   1838s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4994.15 MB )
[11/15 15:46:17   1838s] (I)       Started Read instance blockages ( Curr Mem: 4994.15 MB )
[11/15 15:46:17   1838s] (I)       Finished Read instance blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4994.15 MB )
[11/15 15:46:17   1838s] (I)       Started Read PG blockages ( Curr Mem: 4994.15 MB )
[11/15 15:46:17   1838s] [NR-eGR] Read 52405 PG shapes
[11/15 15:46:17   1838s] (I)       Finished Read PG blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4994.15 MB )
[11/15 15:46:17   1838s] (I)       Started Read boundary cut boxes ( Curr Mem: 4994.15 MB )
[11/15 15:46:17   1838s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4994.15 MB )
[11/15 15:46:17   1838s] [NR-eGR] #Routing Blockages  : 20
[11/15 15:46:17   1838s] [NR-eGR] #Instance Blockages : 6526
[11/15 15:46:17   1838s] [NR-eGR] #PG Blockages       : 52405
[11/15 15:46:17   1838s] [NR-eGR] #Halo Blockages     : 0
[11/15 15:46:17   1838s] [NR-eGR] #Boundary Blockages : 21
[11/15 15:46:17   1838s] (I)       Finished Read blockages ( Layer 2-8 ) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4994.15 MB )
[11/15 15:46:17   1838s] (I)       Started Read blackboxes ( Curr Mem: 4994.15 MB )
[11/15 15:46:17   1838s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/15 15:46:17   1838s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4994.15 MB )
[11/15 15:46:17   1838s] (I)       Started Read prerouted ( Curr Mem: 4994.15 MB )
[11/15 15:46:17   1838s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/15 15:46:17   1838s] (I)       Finished Read prerouted ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4994.15 MB )
[11/15 15:46:17   1838s] (I)       Started Read unlegalized nets ( Curr Mem: 4994.15 MB )
[11/15 15:46:17   1838s] (I)       Finished Read unlegalized nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4994.15 MB )
[11/15 15:46:17   1838s] (I)       Started Read nets ( Curr Mem: 4994.15 MB )
[11/15 15:46:17   1838s] [NR-eGR] Read numTotalNets=31707  numIgnoredNets=31139
[11/15 15:46:17   1838s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4994.15 MB )
[11/15 15:46:17   1838s] [NR-eGR] Connected 0 must-join pins/ports
[11/15 15:46:17   1838s] (I)       Started Set up via pillars ( Curr Mem: 4994.15 MB )
[11/15 15:46:17   1838s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4994.15 MB )
[11/15 15:46:17   1838s] (I)       early_global_route_priority property id does not exist.
[11/15 15:46:17   1838s] (I)       Started Initialize 3D grid graph ( Curr Mem: 4994.15 MB )
[11/15 15:46:17   1838s] (I)       Finished Initialize 3D grid graph ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4994.15 MB )
[11/15 15:46:17   1838s] (I)       Model blockages into capacity
[11/15 15:46:17   1838s] (I)       Read Num Blocks=73994  Num Prerouted Wires=0  Num CS=0
[11/15 15:46:17   1838s] (I)       Started Initialize 3D capacity ( Curr Mem: 4994.15 MB )
[11/15 15:46:17   1838s] (I)       Layer 1 (V) : #blockages 1814 : #preroutes 0
[11/15 15:46:17   1838s] (I)       Layer 2 (H) : #blockages 18817 : #preroutes 0
[11/15 15:46:17   1838s] (I)       Layer 3 (V) : #blockages 4319 : #preroutes 0
[11/15 15:46:17   1838s] (I)       Layer 4 (H) : #blockages 23586 : #preroutes 0
[11/15 15:46:17   1838s] (I)       Layer 5 (V) : #blockages 3799 : #preroutes 0
[11/15 15:46:17   1838s] (I)       Layer 6 (H) : #blockages 17675 : #preroutes 0
[11/15 15:46:17   1838s] (I)       Layer 7 (V) : #blockages 3842 : #preroutes 0
[11/15 15:46:17   1838s] (I)       Finished Initialize 3D capacity ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 4994.15 MB )
[11/15 15:46:17   1838s] (I)       -- layer congestion ratio --
[11/15 15:46:17   1838s] (I)       Layer 1 : 0.100000
[11/15 15:46:17   1838s] (I)       Layer 2 : 0.700000
[11/15 15:46:17   1838s] (I)       Layer 3 : 0.700000
[11/15 15:46:17   1838s] (I)       Layer 4 : 1.000000
[11/15 15:46:17   1838s] (I)       Layer 5 : 1.000000
[11/15 15:46:17   1838s] (I)       Layer 6 : 1.000000
[11/15 15:46:17   1838s] (I)       Layer 7 : 1.000000
[11/15 15:46:17   1838s] (I)       Layer 8 : 1.000000
[11/15 15:46:17   1838s] (I)       ----------------------------
[11/15 15:46:17   1838s] (I)       Started Move terms for access (8T) ( Curr Mem: 4994.15 MB )
[11/15 15:46:17   1838s] (I)       Moved 15 terms for better access 
[11/15 15:46:17   1838s] (I)       Finished Move terms for access (8T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4994.15 MB )
[11/15 15:46:17   1838s] (I)       Number of ignored nets                =      0
[11/15 15:46:17   1838s] (I)       Number of connected nets              =      0
[11/15 15:46:17   1838s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[11/15 15:46:17   1838s] (I)       Number of clock nets                  =    568.  Ignored: No
[11/15 15:46:17   1838s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[11/15 15:46:17   1838s] (I)       Number of special nets                =      0.  Ignored: Yes
[11/15 15:46:17   1838s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[11/15 15:46:17   1838s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[11/15 15:46:17   1838s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[11/15 15:46:17   1838s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[11/15 15:46:17   1838s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/15 15:46:17   1838s] (I)       Finished Import route data (8T) ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 4994.15 MB )
[11/15 15:46:17   1838s] (I)       Finished Create route DB ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 4994.15 MB )
[11/15 15:46:17   1838s] (I)       Started Read aux data ( Curr Mem: 4994.15 MB )
[11/15 15:46:17   1838s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4994.15 MB )
[11/15 15:46:17   1838s] (I)       Started Others data preparation ( Curr Mem: 4994.15 MB )
[11/15 15:46:17   1838s] [NR-eGR] There are 568 clock nets ( 568 with NDR ).
[11/15 15:46:17   1838s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4994.15 MB )
[11/15 15:46:17   1838s] (I)       Started Create route kernel ( Curr Mem: 4994.15 MB )
[11/15 15:46:17   1838s] (I)       Ndr track 0 does not exist
[11/15 15:46:17   1838s] (I)       Ndr track 0 does not exist
[11/15 15:46:17   1838s] (I)       Ndr track 0 does not exist
[11/15 15:46:17   1838s] (I)       ---------------------Grid Graph Info--------------------
[11/15 15:46:17   1838s] (I)       Routing area        : (0, 0) - (2372000, 1372000)
[11/15 15:46:17   1838s] (I)       Core area           : (2000, 4000) - (2370000, 1370000)
[11/15 15:46:17   1838s] (I)       Site width          :   400  (dbu)
[11/15 15:46:17   1838s] (I)       Row height          :  4000  (dbu)
[11/15 15:46:17   1838s] (I)       GCell row height    :  4000  (dbu)
[11/15 15:46:17   1838s] (I)       GCell width         :  4000  (dbu)
[11/15 15:46:17   1838s] (I)       GCell height        :  4000  (dbu)
[11/15 15:46:17   1838s] (I)       Grid                :   593   343     8
[11/15 15:46:17   1838s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[11/15 15:46:17   1838s] (I)       Vertical capacity   :     0  4000     0  4000     0  4000     0  4000
[11/15 15:46:17   1838s] (I)       Horizontal capacity :     0     0  4000     0  4000     0  4000     0
[11/15 15:46:17   1838s] (I)       Default wire width  :   180   200   200   200   200   200   200   800
[11/15 15:46:17   1838s] (I)       Default wire space  :   180   200   200   200   200   200   200   800
[11/15 15:46:17   1838s] (I)       Default wire pitch  :   360   400   400   400   400   400   400  1600
[11/15 15:46:17   1838s] (I)       Default pitch size  :   360   400   400   400   400   400   400  1600
[11/15 15:46:17   1838s] (I)       First track coord   :     0   200   200   200   200   200   200  1200
[11/15 15:46:17   1838s] (I)       Num tracks per GCell: 11.11 10.00 10.00 10.00 10.00 10.00 10.00  2.50
[11/15 15:46:17   1838s] (I)       Total num of tracks :     0  5930  3430  5930  3430  5930  3430  1482
[11/15 15:46:17   1838s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[11/15 15:46:17   1838s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[11/15 15:46:17   1838s] (I)       --------------------------------------------------------
[11/15 15:46:17   1838s] 
[11/15 15:46:17   1838s] [NR-eGR] ============ Routing rule table ============
[11/15 15:46:17   1838s] [NR-eGR] Rule id: 0  Rule name: CTS_2W2S  Nets: 205 
[11/15 15:46:17   1838s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:2 Max Demand(H):9 Max Demand(V):9
[11/15 15:46:17   1838s] (I)       Pitch:  L1=1080  L2=3600  L3=3600  L4=3600  L5=3600  L6=3600  L7=1200  L8=4800
[11/15 15:46:17   1838s] (I)       NumUsedTracks:  L1=3  L2=9  L3=9  L4=9  L5=9  L6=9  L7=3  L8=3
[11/15 15:46:17   1838s] (I)       NumFullyUsedTracks:  L1=1  L2=7  L3=7  L4=7  L5=7  L6=7  L7=1  L8=1
[11/15 15:46:17   1838s] [NR-eGR] Rule id: 1  Rule name: CTS_2W1S  Nets: 363 
[11/15 15:46:17   1838s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):5 Max Demand(V):5
[11/15 15:46:17   1838s] (I)       Pitch:  L1=360  L2=2000  L3=2000  L4=2000  L5=2000  L6=2000  L7=400  L8=1600
[11/15 15:46:17   1838s] (I)       NumUsedTracks:  L1=1  L2=5  L3=5  L4=5  L5=5  L6=5  L7=1  L8=1
[11/15 15:46:17   1838s] (I)       NumFullyUsedTracks:  L1=1  L2=5  L3=5  L4=5  L5=5  L6=5  L7=1  L8=1
[11/15 15:46:17   1838s] [NR-eGR] Rule id: 2  Nets: 0 
[11/15 15:46:17   1838s] (I)       ID:2  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/15 15:46:17   1838s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=400  L8=1600
[11/15 15:46:17   1838s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[11/15 15:46:17   1838s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[11/15 15:46:17   1838s] [NR-eGR] ========================================
[11/15 15:46:17   1838s] [NR-eGR] 
[11/15 15:46:17   1838s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/15 15:46:17   1838s] (I)       blocked tracks on layer2 : = 1424865 / 2033990 (70.05%)
[11/15 15:46:17   1838s] (I)       blocked tracks on layer3 : = 1268566 / 2033990 (62.37%)
[11/15 15:46:17   1838s] (I)       blocked tracks on layer4 : = 1419650 / 2033990 (69.80%)
[11/15 15:46:17   1838s] (I)       blocked tracks on layer5 : = 465156 / 2033990 (22.87%)
[11/15 15:46:17   1838s] (I)       blocked tracks on layer6 : = 643714 / 2033990 (31.65%)
[11/15 15:46:17   1838s] (I)       blocked tracks on layer7 : = 963223 / 2033990 (47.36%)
[11/15 15:46:17   1838s] (I)       blocked tracks on layer8 : = 508326 / 508326 (100.00%)
[11/15 15:46:17   1838s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4994.15 MB )
[11/15 15:46:17   1838s] (I)       Finished Import and model ( CPU: 0.32 sec, Real: 0.32 sec, Curr Mem: 4994.15 MB )
[11/15 15:46:17   1838s] (I)       Reset routing kernel
[11/15 15:46:17   1838s] (I)       Started Global Routing ( Curr Mem: 4994.15 MB )
[11/15 15:46:17   1838s] (I)       Started Initialization ( Curr Mem: 4994.15 MB )
[11/15 15:46:17   1838s] (I)       Started Free existing wires ( Curr Mem: 4994.15 MB )
[11/15 15:46:17   1838s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4994.15 MB )
[11/15 15:46:17   1838s] (I)       totalPins=5686  totalGlobalPin=5578 (98.10%)
[11/15 15:46:17   1838s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4994.15 MB )
[11/15 15:46:17   1838s] (I)       Started Net group 1 ( Curr Mem: 4994.15 MB )
[11/15 15:46:17   1838s] (I)       Started Generate topology (8T) ( Curr Mem: 4994.15 MB )
[11/15 15:46:17   1838s] (I)       Finished Generate topology (8T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:17   1838s] (I)       total 2D Cap : 1393122 = (767697 H, 625425 V)
[11/15 15:46:17   1838s] [NR-eGR] Layer group 1: route 205 net(s) in layer range [3, 4]
[11/15 15:46:17   1838s] (I)       
[11/15 15:46:17   1838s] (I)       ============  Phase 1a Route ============
[11/15 15:46:17   1838s] (I)       Started Phase 1a ( Curr Mem: 5002.15 MB )
[11/15 15:46:17   1838s] (I)       Started Pattern routing ( Curr Mem: 5002.15 MB )
[11/15 15:46:17   1838s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:17   1838s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 5002.15 MB )
[11/15 15:46:17   1838s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 36
[11/15 15:46:17   1838s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:17   1838s] (I)       Usage: 10801 = (7276 H, 3525 V) = (0.95% H, 0.56% V) = (1.455e+04um H, 7.050e+03um V)
[11/15 15:46:17   1838s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:17   1838s] (I)       
[11/15 15:46:17   1838s] (I)       ============  Phase 1b Route ============
[11/15 15:46:17   1838s] (I)       Started Phase 1b ( Curr Mem: 5002.15 MB )
[11/15 15:46:17   1838s] (I)       Started Monotonic routing ( Curr Mem: 5002.15 MB )
[11/15 15:46:17   1838s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:17   1838s] (I)       Usage: 10796 = (7271 H, 3525 V) = (0.95% H, 0.56% V) = (1.454e+04um H, 7.050e+03um V)
[11/15 15:46:17   1838s] (I)       Overflow of layer group 1: 3.31% H + 2.98% V. EstWL: 2.159200e+04um
[11/15 15:46:17   1838s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:17   1838s] (I)       
[11/15 15:46:17   1838s] (I)       ============  Phase 1c Route ============
[11/15 15:46:17   1838s] (I)       Started Phase 1c ( Curr Mem: 5002.15 MB )
[11/15 15:46:17   1838s] (I)       Started Two level routing ( Curr Mem: 5002.15 MB )
[11/15 15:46:17   1838s] (I)       Level2 Grid: 119 x 69
[11/15 15:46:17   1838s] (I)       Started Two Level Routing ( Curr Mem: 5002.15 MB )
[11/15 15:46:17   1838s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:17   1838s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 5002.15 MB )
[11/15 15:46:17   1838s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:17   1838s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:17   1838s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:17   1838s] (I)       Usage: 10947 = (7320 H, 3627 V) = (0.95% H, 0.58% V) = (1.464e+04um H, 7.254e+03um V)
[11/15 15:46:17   1838s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:17   1838s] (I)       
[11/15 15:46:17   1838s] (I)       ============  Phase 1d Route ============
[11/15 15:46:17   1838s] (I)       Started Phase 1d ( Curr Mem: 5002.15 MB )
[11/15 15:46:17   1838s] (I)       Started Detoured routing ( Curr Mem: 5002.15 MB )
[11/15 15:46:17   1838s] (I)       Finished Detoured routing ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:17   1838s] (I)       Usage: 11503 = (7579 H, 3924 V) = (0.99% H, 0.63% V) = (1.516e+04um H, 7.848e+03um V)
[11/15 15:46:17   1838s] (I)       Finished Phase 1d ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:17   1838s] (I)       
[11/15 15:46:17   1838s] (I)       ============  Phase 1e Route ============
[11/15 15:46:17   1838s] (I)       Started Phase 1e ( Curr Mem: 5002.15 MB )
[11/15 15:46:17   1838s] (I)       Started Route legalization ( Curr Mem: 5002.15 MB )
[11/15 15:46:17   1838s] (I)       Started Legalize Blockage Violations ( Curr Mem: 5002.15 MB )
[11/15 15:46:17   1838s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:17   1838s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:17   1838s] (I)       Usage: 11503 = (7579 H, 3924 V) = (0.99% H, 0.63% V) = (1.516e+04um H, 7.848e+03um V)
[11/15 15:46:17   1838s] [NR-eGR] Early Global Route overflow of layer group 1: 2.51% H + 2.07% V. EstWL: 2.300600e+04um
[11/15 15:46:17   1838s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:17   1838s] (I)       
[11/15 15:46:17   1838s] (I)       ============  Phase 1f Route ============
[11/15 15:46:17   1838s] (I)       Started Phase 1f ( Curr Mem: 5002.15 MB )
[11/15 15:46:17   1838s] (I)       Started Congestion clean ( Curr Mem: 5002.15 MB )
[11/15 15:46:17   1839s] (I)       Finished Congestion clean ( CPU: 0.32 sec, Real: 0.32 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:17   1839s] (I)       Usage: 13658 = (8451 H, 5207 V) = (1.10% H, 0.83% V) = (1.690e+04um H, 1.041e+04um V)
[11/15 15:46:17   1839s] (I)       Finished Phase 1f ( CPU: 0.32 sec, Real: 0.32 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:17   1839s] (I)       
[11/15 15:46:17   1839s] (I)       ============  Phase 1g Route ============
[11/15 15:46:17   1839s] (I)       Started Phase 1g ( Curr Mem: 5002.15 MB )
[11/15 15:46:17   1839s] (I)       Started Post Routing ( Curr Mem: 5002.15 MB )
[11/15 15:46:17   1839s] (I)       Finished Post Routing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:17   1839s] (I)       Usage: 7653 = (5077 H, 2576 V) = (0.66% H, 0.41% V) = (1.015e+04um H, 5.152e+03um V)
[11/15 15:46:17   1839s] (I)       Finished Phase 1g ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:17   1839s] (I)       numNets=205  numFullyRipUpNets=55  numPartialRipUpNets=89 routedWL=4564
[11/15 15:46:17   1839s] [NR-eGR] Create a new net group with 89 nets and layer range [3, 6]
[11/15 15:46:17   1839s] (I)       
[11/15 15:46:17   1839s] (I)       ============  Phase 1h Route ============
[11/15 15:46:17   1839s] (I)       Started Phase 1h ( Curr Mem: 5002.15 MB )
[11/15 15:46:17   1839s] (I)       Started Post Routing ( Curr Mem: 5002.15 MB )
[11/15 15:46:17   1839s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:17   1839s] (I)       Usage: 7379 = (4957 H, 2422 V) = (0.65% H, 0.39% V) = (9.914e+03um H, 4.844e+03um V)
[11/15 15:46:17   1839s] (I)       Finished Phase 1h ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:17   1839s] (I)       Started Layer assignment (8T) ( Curr Mem: 5002.15 MB )
[11/15 15:46:17   1839s] (I)       Current Layer assignment (8T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:17   1839s] (I)       Finished Layer assignment (8T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:17   1839s] (I)       Finished Net group 1 ( CPU: 0.54 sec, Real: 0.53 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:17   1839s] (I)       Started Net group 2 ( Curr Mem: 5002.15 MB )
[11/15 15:46:17   1839s] (I)       Started Generate topology (8T) ( Curr Mem: 5002.15 MB )
[11/15 15:46:17   1839s] (I)       Finished Generate topology (8T) ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:17   1839s] (I)       total 2D Cap : 1393230 = (767697 H, 625533 V)
[11/15 15:46:17   1839s] [NR-eGR] Layer group 2: route 363 net(s) in layer range [2, 3]
[11/15 15:46:17   1839s] (I)       
[11/15 15:46:17   1839s] (I)       ============  Phase 1a Route ============
[11/15 15:46:17   1839s] (I)       Started Phase 1a ( Curr Mem: 5002.15 MB )
[11/15 15:46:17   1839s] (I)       Started Pattern routing ( Curr Mem: 5002.15 MB )
[11/15 15:46:17   1839s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:17   1839s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 5002.15 MB )
[11/15 15:46:17   1839s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 419
[11/15 15:46:17   1839s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:17   1839s] (I)       Usage: 21057 = (12002 H, 9055 V) = (1.56% H, 1.45% V) = (2.400e+04um H, 1.811e+04um V)
[11/15 15:46:17   1839s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:17   1839s] (I)       
[11/15 15:46:17   1839s] (I)       ============  Phase 1b Route ============
[11/15 15:46:17   1839s] (I)       Started Phase 1b ( Curr Mem: 5002.15 MB )
[11/15 15:46:17   1839s] (I)       Started Monotonic routing ( Curr Mem: 5002.15 MB )
[11/15 15:46:17   1839s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:17   1839s] (I)       Usage: 21040 = (12000 H, 9040 V) = (1.56% H, 1.45% V) = (2.400e+04um H, 1.808e+04um V)
[11/15 15:46:17   1839s] (I)       Overflow of layer group 2: 0.30% H + 1.57% V. EstWL: 4.208000e+04um
[11/15 15:46:17   1839s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:17   1839s] (I)       
[11/15 15:46:17   1839s] (I)       ============  Phase 1c Route ============
[11/15 15:46:17   1839s] (I)       Started Phase 1c ( Curr Mem: 5002.15 MB )
[11/15 15:46:17   1839s] (I)       Started Two level routing ( Curr Mem: 5002.15 MB )
[11/15 15:46:17   1839s] (I)       Level2 Grid: 119 x 69
[11/15 15:46:17   1839s] (I)       Started Two Level Routing ( Curr Mem: 5002.15 MB )
[11/15 15:46:17   1839s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:17   1839s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 5002.15 MB )
[11/15 15:46:17   1839s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:17   1839s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:17   1839s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:17   1839s] (I)       Usage: 21042 = (12002 H, 9040 V) = (1.56% H, 1.45% V) = (2.400e+04um H, 1.808e+04um V)
[11/15 15:46:17   1839s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:17   1839s] (I)       
[11/15 15:46:17   1839s] (I)       ============  Phase 1d Route ============
[11/15 15:46:17   1839s] (I)       Started Phase 1d ( Curr Mem: 5002.15 MB )
[11/15 15:46:17   1839s] (I)       Started Detoured routing ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Detoured routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Usage: 21403 = (12183 H, 9220 V) = (1.59% H, 1.47% V) = (2.437e+04um H, 1.844e+04um V)
[11/15 15:46:18   1839s] (I)       Finished Phase 1d ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       
[11/15 15:46:18   1839s] (I)       ============  Phase 1e Route ============
[11/15 15:46:18   1839s] (I)       Started Phase 1e ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Route legalization ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Legalize Blockage Violations ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Usage: 21403 = (12183 H, 9220 V) = (1.59% H, 1.47% V) = (2.437e+04um H, 1.844e+04um V)
[11/15 15:46:18   1839s] [NR-eGR] Early Global Route overflow of layer group 2: 0.18% H + 0.94% V. EstWL: 4.280600e+04um
[11/15 15:46:18   1839s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       
[11/15 15:46:18   1839s] (I)       ============  Phase 1f Route ============
[11/15 15:46:18   1839s] (I)       Started Phase 1f ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Congestion clean ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Congestion clean ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Usage: 21715 = (12470 H, 9245 V) = (1.62% H, 1.48% V) = (2.494e+04um H, 1.849e+04um V)
[11/15 15:46:18   1839s] (I)       Finished Phase 1f ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       
[11/15 15:46:18   1839s] (I)       ============  Phase 1g Route ============
[11/15 15:46:18   1839s] (I)       Started Phase 1g ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Post Routing ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Post Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Usage: 18481 = (10583 H, 7898 V) = (1.38% H, 1.26% V) = (2.117e+04um H, 1.580e+04um V)
[11/15 15:46:18   1839s] (I)       Finished Phase 1g ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       numNets=363  numFullyRipUpNets=149  numPartialRipUpNets=150 routedWL=4905
[11/15 15:46:18   1839s] [NR-eGR] Create a new net group with 150 nets and layer range [2, 5]
[11/15 15:46:18   1839s] (I)       
[11/15 15:46:18   1839s] (I)       ============  Phase 1h Route ============
[11/15 15:46:18   1839s] (I)       Started Phase 1h ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Post Routing ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Usage: 17994 = (10322 H, 7672 V) = (1.34% H, 1.23% V) = (2.064e+04um H, 1.534e+04um V)
[11/15 15:46:18   1839s] (I)       Finished Phase 1h ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Layer assignment (8T) ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Current Layer assignment (8T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Layer assignment (8T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Net group 2 ( CPU: 0.18 sec, Real: 0.17 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Net group 3 ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Generate topology (8T) ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Generate topology (8T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       total 2D Cap : 4366228 = (2342114 H, 2024114 V)
[11/15 15:46:18   1839s] [NR-eGR] Layer group 3: route 89 net(s) in layer range [3, 6]
[11/15 15:46:18   1839s] (I)       
[11/15 15:46:18   1839s] (I)       ============  Phase 1a Route ============
[11/15 15:46:18   1839s] (I)       Started Phase 1a ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Pattern routing ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 56
[11/15 15:46:18   1839s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Usage: 23627 = (13569 H, 10058 V) = (0.58% H, 0.50% V) = (2.714e+04um H, 2.012e+04um V)
[11/15 15:46:18   1839s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       
[11/15 15:46:18   1839s] (I)       ============  Phase 1b Route ============
[11/15 15:46:18   1839s] (I)       Started Phase 1b ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Monotonic routing ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Usage: 23626 = (13568 H, 10058 V) = (0.58% H, 0.50% V) = (2.714e+04um H, 2.012e+04um V)
[11/15 15:46:18   1839s] (I)       Overflow of layer group 3: 0.13% H + 0.36% V. EstWL: 4.725200e+04um
[11/15 15:46:18   1839s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       
[11/15 15:46:18   1839s] (I)       ============  Phase 1c Route ============
[11/15 15:46:18   1839s] (I)       Started Phase 1c ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Two level routing ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Level2 Grid: 119 x 69
[11/15 15:46:18   1839s] (I)       Started Two Level Routing ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Usage: 23658 = (13591 H, 10067 V) = (0.58% H, 0.50% V) = (2.718e+04um H, 2.013e+04um V)
[11/15 15:46:18   1839s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       
[11/15 15:46:18   1839s] (I)       ============  Phase 1d Route ============
[11/15 15:46:18   1839s] (I)       Started Phase 1d ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Detoured routing ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Detoured routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Usage: 23803 = (13647 H, 10156 V) = (0.58% H, 0.50% V) = (2.729e+04um H, 2.031e+04um V)
[11/15 15:46:18   1839s] (I)       Finished Phase 1d ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       
[11/15 15:46:18   1839s] (I)       ============  Phase 1e Route ============
[11/15 15:46:18   1839s] (I)       Started Phase 1e ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Route legalization ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Legalize Blockage Violations ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Usage: 23803 = (13647 H, 10156 V) = (0.58% H, 0.50% V) = (2.729e+04um H, 2.031e+04um V)
[11/15 15:46:18   1839s] [NR-eGR] Early Global Route overflow of layer group 3: 0.03% H + 0.22% V. EstWL: 4.760600e+04um
[11/15 15:46:18   1839s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       
[11/15 15:46:18   1839s] (I)       ============  Phase 1f Route ============
[11/15 15:46:18   1839s] (I)       Started Phase 1f ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Congestion clean ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Congestion clean ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Usage: 23974 = (13773 H, 10201 V) = (0.59% H, 0.50% V) = (2.755e+04um H, 2.040e+04um V)
[11/15 15:46:18   1839s] (I)       Finished Phase 1f ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       
[11/15 15:46:18   1839s] (I)       ============  Phase 1g Route ============
[11/15 15:46:18   1839s] (I)       Started Phase 1g ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Post Routing ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Post Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Usage: 22673 = (13037 H, 9636 V) = (0.56% H, 0.48% V) = (2.607e+04um H, 1.927e+04um V)
[11/15 15:46:18   1839s] (I)       Finished Phase 1g ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       numNets=89  numFullyRipUpNets=36  numPartialRipUpNets=46 routedWL=1616
[11/15 15:46:18   1839s] [NR-eGR] Create a new net group with 46 nets and layer range [3, 8]
[11/15 15:46:18   1839s] (I)       
[11/15 15:46:18   1839s] (I)       ============  Phase 1h Route ============
[11/15 15:46:18   1839s] (I)       Started Phase 1h ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Post Routing ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Usage: 21476 = (12321 H, 9155 V) = (0.53% H, 0.45% V) = (2.464e+04um H, 1.831e+04um V)
[11/15 15:46:18   1839s] (I)       Finished Phase 1h ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Layer assignment (8T) ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Current Layer assignment (8T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Layer assignment (8T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Net group 3 ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Net group 4 ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Generate topology (8T) ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Generate topology (8T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       total 2D Cap : 3596848 = (2343993 H, 1252855 V)
[11/15 15:46:18   1839s] [NR-eGR] Layer group 4: route 150 net(s) in layer range [2, 5]
[11/15 15:46:18   1839s] (I)       
[11/15 15:46:18   1839s] (I)       ============  Phase 1a Route ============
[11/15 15:46:18   1839s] (I)       Started Phase 1a ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Pattern routing ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 396
[11/15 15:46:18   1839s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Usage: 30236 = (16810 H, 13426 V) = (0.72% H, 1.07% V) = (3.362e+04um H, 2.685e+04um V)
[11/15 15:46:18   1839s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       
[11/15 15:46:18   1839s] (I)       ============  Phase 1b Route ============
[11/15 15:46:18   1839s] (I)       Started Phase 1b ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Monotonic routing ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Usage: 30234 = (16809 H, 13425 V) = (0.72% H, 1.07% V) = (3.362e+04um H, 2.685e+04um V)
[11/15 15:46:18   1839s] (I)       Overflow of layer group 4: 0.02% H + 0.21% V. EstWL: 6.046800e+04um
[11/15 15:46:18   1839s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       
[11/15 15:46:18   1839s] (I)       ============  Phase 1c Route ============
[11/15 15:46:18   1839s] (I)       Started Phase 1c ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Two level routing ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Level2 Grid: 119 x 69
[11/15 15:46:18   1839s] (I)       Started Two Level Routing ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Usage: 30234 = (16809 H, 13425 V) = (0.72% H, 1.07% V) = (3.362e+04um H, 2.685e+04um V)
[11/15 15:46:18   1839s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       
[11/15 15:46:18   1839s] (I)       ============  Phase 1d Route ============
[11/15 15:46:18   1839s] (I)       Started Phase 1d ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Detoured routing ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Usage: 30306 = (16839 H, 13467 V) = (0.72% H, 1.07% V) = (3.368e+04um H, 2.693e+04um V)
[11/15 15:46:18   1839s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       
[11/15 15:46:18   1839s] (I)       ============  Phase 1e Route ============
[11/15 15:46:18   1839s] (I)       Started Phase 1e ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Route legalization ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Legalize Blockage Violations ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Usage: 30306 = (16839 H, 13467 V) = (0.72% H, 1.07% V) = (3.368e+04um H, 2.693e+04um V)
[11/15 15:46:18   1839s] [NR-eGR] Early Global Route overflow of layer group 4: 0.01% H + 0.09% V. EstWL: 6.061200e+04um
[11/15 15:46:18   1839s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       
[11/15 15:46:18   1839s] (I)       ============  Phase 1f Route ============
[11/15 15:46:18   1839s] (I)       Started Phase 1f ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Congestion clean ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Congestion clean ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Usage: 30316 = (16854 H, 13462 V) = (0.72% H, 1.07% V) = (3.371e+04um H, 2.692e+04um V)
[11/15 15:46:18   1839s] (I)       Finished Phase 1f ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       
[11/15 15:46:18   1839s] (I)       ============  Phase 1g Route ============
[11/15 15:46:18   1839s] (I)       Started Phase 1g ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Post Routing ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Usage: 28397 = (15648 H, 12749 V) = (0.67% H, 1.02% V) = (3.130e+04um H, 2.550e+04um V)
[11/15 15:46:18   1839s] (I)       Finished Phase 1g ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       numNets=150  numFullyRipUpNets=116  numPartialRipUpNets=117 routedWL=1113
[11/15 15:46:18   1839s] [NR-eGR] Create a new net group with 117 nets and layer range [2, 7]
[11/15 15:46:18   1839s] (I)       
[11/15 15:46:18   1839s] (I)       ============  Phase 1h Route ============
[11/15 15:46:18   1839s] (I)       Started Phase 1h ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Post Routing ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Usage: 27701 = (15304 H, 12397 V) = (0.65% H, 0.99% V) = (3.061e+04um H, 2.479e+04um V)
[11/15 15:46:18   1839s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Layer assignment (8T) ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Current Layer assignment (8T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Layer assignment (8T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Net group 4 ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Net group 5 ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Generate topology (8T) ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Generate topology (8T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       total 2D Cap : 5571932 = (3547818 H, 2024114 V)
[11/15 15:46:18   1839s] [NR-eGR] Layer group 5: route 46 net(s) in layer range [3, 8]
[11/15 15:46:18   1839s] (I)       
[11/15 15:46:18   1839s] (I)       ============  Phase 1a Route ============
[11/15 15:46:18   1839s] (I)       Started Phase 1a ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Pattern routing ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 30
[11/15 15:46:18   1839s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Usage: 31728 = (17634 H, 14094 V) = (0.50% H, 0.70% V) = (3.527e+04um H, 2.819e+04um V)
[11/15 15:46:18   1839s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       
[11/15 15:46:18   1839s] (I)       ============  Phase 1b Route ============
[11/15 15:46:18   1839s] (I)       Started Phase 1b ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Monotonic routing ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Usage: 31728 = (17634 H, 14094 V) = (0.50% H, 0.70% V) = (3.527e+04um H, 2.819e+04um V)
[11/15 15:46:18   1839s] (I)       Overflow of layer group 5: 0.04% H + 0.35% V. EstWL: 6.345600e+04um
[11/15 15:46:18   1839s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       
[11/15 15:46:18   1839s] (I)       ============  Phase 1c Route ============
[11/15 15:46:18   1839s] (I)       Started Phase 1c ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Two level routing ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Level2 Grid: 119 x 69
[11/15 15:46:18   1839s] (I)       Started Two Level Routing ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Usage: 31735 = (17633 H, 14102 V) = (0.50% H, 0.70% V) = (3.527e+04um H, 2.820e+04um V)
[11/15 15:46:18   1839s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       
[11/15 15:46:18   1839s] (I)       ============  Phase 1d Route ============
[11/15 15:46:18   1839s] (I)       Started Phase 1d ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Detoured routing ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Detoured routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Usage: 31903 = (17758 H, 14145 V) = (0.50% H, 0.70% V) = (3.552e+04um H, 2.829e+04um V)
[11/15 15:46:18   1839s] (I)       Finished Phase 1d ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       
[11/15 15:46:18   1839s] (I)       ============  Phase 1e Route ============
[11/15 15:46:18   1839s] (I)       Started Phase 1e ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Route legalization ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Legalize Blockage Violations ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Usage: 31903 = (17758 H, 14145 V) = (0.50% H, 0.70% V) = (3.552e+04um H, 2.829e+04um V)
[11/15 15:46:18   1839s] [NR-eGR] Early Global Route overflow of layer group 5: 0.02% H + 0.30% V. EstWL: 6.380600e+04um
[11/15 15:46:18   1839s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       
[11/15 15:46:18   1839s] (I)       ============  Phase 1f Route ============
[11/15 15:46:18   1839s] (I)       Started Phase 1f ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Congestion clean ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Congestion clean ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Usage: 31983 = (17838 H, 14145 V) = (0.50% H, 0.70% V) = (3.568e+04um H, 2.829e+04um V)
[11/15 15:46:18   1839s] (I)       Finished Phase 1f ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       
[11/15 15:46:18   1839s] (I)       ============  Phase 1g Route ============
[11/15 15:46:18   1839s] (I)       Started Phase 1g ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Post Routing ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Usage: 30391 = (16937 H, 13454 V) = (0.48% H, 0.66% V) = (3.387e+04um H, 2.691e+04um V)
[11/15 15:46:18   1839s] (I)       Finished Phase 1g ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       numNets=46  numFullyRipUpNets=3  numPartialRipUpNets=36 routedWL=855
[11/15 15:46:18   1839s] [NR-eGR] Create a new net group with 36 nets and layer range [2, 8]
[11/15 15:46:18   1839s] (I)       
[11/15 15:46:18   1839s] (I)       ============  Phase 1h Route ============
[11/15 15:46:18   1839s] (I)       Started Phase 1h ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Post Routing ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Usage: 30391 = (16937 H, 13454 V) = (0.48% H, 0.66% V) = (3.387e+04um H, 2.691e+04um V)
[11/15 15:46:18   1839s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Layer assignment (8T) ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Current Layer assignment (8T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Layer assignment (8T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Net group 5 ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Net group 6 ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Generate topology (8T) ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Generate topology (8T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       total 2D Cap : 6200329 = (3549697 H, 2650632 V)
[11/15 15:46:18   1839s] [NR-eGR] Layer group 6: route 117 net(s) in layer range [2, 7]
[11/15 15:46:18   1839s] (I)       
[11/15 15:46:18   1839s] (I)       ============  Phase 1a Route ============
[11/15 15:46:18   1839s] (I)       Started Phase 1a ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Pattern routing ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 365
[11/15 15:46:18   1839s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Usage: 37480 = (20340 H, 17140 V) = (0.57% H, 0.65% V) = (4.068e+04um H, 3.428e+04um V)
[11/15 15:46:18   1839s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       
[11/15 15:46:18   1839s] (I)       ============  Phase 1b Route ============
[11/15 15:46:18   1839s] (I)       Started Phase 1b ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Monotonic routing ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Usage: 37479 = (20339 H, 17140 V) = (0.57% H, 0.65% V) = (4.068e+04um H, 3.428e+04um V)
[11/15 15:46:18   1839s] (I)       Overflow of layer group 6: 0.01% H + 0.03% V. EstWL: 7.495800e+04um
[11/15 15:46:18   1839s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       
[11/15 15:46:18   1839s] (I)       ============  Phase 1c Route ============
[11/15 15:46:18   1839s] (I)       Started Phase 1c ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Two level routing ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Level2 Grid: 119 x 69
[11/15 15:46:18   1839s] (I)       Started Two Level Routing ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Usage: 37479 = (20339 H, 17140 V) = (0.57% H, 0.65% V) = (4.068e+04um H, 3.428e+04um V)
[11/15 15:46:18   1839s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       
[11/15 15:46:18   1839s] (I)       ============  Phase 1d Route ============
[11/15 15:46:18   1839s] (I)       Started Phase 1d ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Detoured routing ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Usage: 37496 = (20348 H, 17148 V) = (0.57% H, 0.65% V) = (4.070e+04um H, 3.430e+04um V)
[11/15 15:46:18   1839s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       
[11/15 15:46:18   1839s] (I)       ============  Phase 1e Route ============
[11/15 15:46:18   1839s] (I)       Started Phase 1e ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Route legalization ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Legalize Blockage Violations ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Usage: 37496 = (20348 H, 17148 V) = (0.57% H, 0.65% V) = (4.070e+04um H, 3.430e+04um V)
[11/15 15:46:18   1839s] [NR-eGR] Early Global Route overflow of layer group 6: 0.01% H + 0.02% V. EstWL: 7.499200e+04um
[11/15 15:46:18   1839s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       
[11/15 15:46:18   1839s] (I)       ============  Phase 1f Route ============
[11/15 15:46:18   1839s] (I)       Started Phase 1f ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Congestion clean ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Congestion clean ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Usage: 37497 = (20352 H, 17145 V) = (0.57% H, 0.65% V) = (4.070e+04um H, 3.429e+04um V)
[11/15 15:46:18   1839s] (I)       Finished Phase 1f ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       
[11/15 15:46:18   1839s] (I)       ============  Phase 1g Route ============
[11/15 15:46:18   1839s] (I)       Started Phase 1g ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Post Routing ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Usage: 36386 = (19772 H, 16614 V) = (0.56% H, 0.63% V) = (3.954e+04um H, 3.323e+04um V)
[11/15 15:46:18   1839s] (I)       Finished Phase 1g ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       numNets=117  numFullyRipUpNets=114  numPartialRipUpNets=114 routedWL=176
[11/15 15:46:18   1839s] [NR-eGR] Create a new net group with 114 nets and layer range [2, 8]
[11/15 15:46:18   1839s] (I)       
[11/15 15:46:18   1839s] (I)       ============  Phase 1h Route ============
[11/15 15:46:18   1839s] (I)       Started Phase 1h ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Post Routing ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Usage: 35639 = (19395 H, 16244 V) = (0.55% H, 0.61% V) = (3.879e+04um H, 3.249e+04um V)
[11/15 15:46:18   1839s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Layer assignment (8T) ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Current Layer assignment (8T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Layer assignment (8T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Net group 6 ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Net group 7 ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Generate topology (8T) ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Generate topology (8T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       total 2D Cap : 6198450 = (3547818 H, 2650632 V)
[11/15 15:46:18   1839s] [NR-eGR] Layer group 7: route 36 net(s) in layer range [2, 8]
[11/15 15:46:18   1839s] (I)       
[11/15 15:46:18   1839s] (I)       ============  Phase 1a Route ============
[11/15 15:46:18   1839s] (I)       Started Phase 1a ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Pattern routing ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 48
[11/15 15:46:18   1839s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Usage: 40844 = (22402 H, 18442 V) = (0.63% H, 0.70% V) = (4.480e+04um H, 3.688e+04um V)
[11/15 15:46:18   1839s] (I)       Started Add via demand to 2D ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       
[11/15 15:46:18   1839s] (I)       ============  Phase 1b Route ============
[11/15 15:46:18   1839s] (I)       Started Phase 1b ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Monotonic routing ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Usage: 40812 = (22370 H, 18442 V) = (0.63% H, 0.70% V) = (4.474e+04um H, 3.688e+04um V)
[11/15 15:46:18   1839s] (I)       Overflow of layer group 7: 0.03% H + 0.09% V. EstWL: 8.162400e+04um
[11/15 15:46:18   1839s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       
[11/15 15:46:18   1839s] (I)       ============  Phase 1c Route ============
[11/15 15:46:18   1839s] (I)       Started Phase 1c ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Two level routing ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Level2 Grid: 119 x 69
[11/15 15:46:18   1839s] (I)       Started Two Level Routing ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Usage: 40832 = (22390 H, 18442 V) = (0.63% H, 0.70% V) = (4.478e+04um H, 3.688e+04um V)
[11/15 15:46:18   1839s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       
[11/15 15:46:18   1839s] (I)       ============  Phase 1d Route ============
[11/15 15:46:18   1839s] (I)       Started Phase 1d ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Detoured routing ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Detoured routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Usage: 40879 = (22395 H, 18484 V) = (0.63% H, 0.70% V) = (4.479e+04um H, 3.697e+04um V)
[11/15 15:46:18   1839s] (I)       Finished Phase 1d ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       
[11/15 15:46:18   1839s] (I)       ============  Phase 1e Route ============
[11/15 15:46:18   1839s] (I)       Started Phase 1e ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Route legalization ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Legalize Blockage Violations ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Usage: 40879 = (22395 H, 18484 V) = (0.63% H, 0.70% V) = (4.479e+04um H, 3.697e+04um V)
[11/15 15:46:18   1839s] [NR-eGR] Early Global Route overflow of layer group 7: 0.02% H + 0.00% V. EstWL: 8.175800e+04um
[11/15 15:46:18   1839s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       
[11/15 15:46:18   1839s] (I)       ============  Phase 1f Route ============
[11/15 15:46:18   1839s] (I)       Started Phase 1f ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Congestion clean ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Congestion clean ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Usage: 40900 = (22380 H, 18520 V) = (0.63% H, 0.70% V) = (4.476e+04um H, 3.704e+04um V)
[11/15 15:46:18   1839s] (I)       Finished Phase 1f ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       
[11/15 15:46:18   1839s] (I)       ============  Phase 1g Route ============
[11/15 15:46:18   1839s] (I)       Started Phase 1g ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Post Routing ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Usage: 40849 = (22361 H, 18488 V) = (0.63% H, 0.70% V) = (4.472e+04um H, 3.698e+04um V)
[11/15 15:46:18   1839s] (I)       Finished Phase 1g ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       
[11/15 15:46:18   1839s] (I)       ============  Phase 1h Route ============
[11/15 15:46:18   1839s] (I)       Started Phase 1h ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Post Routing ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Usage: 40849 = (22353 H, 18496 V) = (0.63% H, 0.70% V) = (4.471e+04um H, 3.699e+04um V)
[11/15 15:46:18   1839s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Layer assignment (8T) ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Current Layer assignment (8T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Layer assignment (8T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Net group 7 ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Net group 8 ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Generate topology (8T) ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Generate topology (8T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       total 2D Cap : 6200329 = (3549697 H, 2650632 V)
[11/15 15:46:18   1839s] [NR-eGR] Layer group 8: route 114 net(s) in layer range [2, 8]
[11/15 15:46:18   1839s] (I)       
[11/15 15:46:18   1839s] (I)       ============  Phase 1a Route ============
[11/15 15:46:18   1839s] (I)       Started Phase 1a ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Pattern routing ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 363
[11/15 15:46:18   1839s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Usage: 47762 = (25714 H, 22048 V) = (0.72% H, 0.83% V) = (5.143e+04um H, 4.410e+04um V)
[11/15 15:46:18   1839s] (I)       Started Add via demand to 2D ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       
[11/15 15:46:18   1839s] (I)       ============  Phase 1b Route ============
[11/15 15:46:18   1839s] (I)       Started Phase 1b ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Monotonic routing ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Usage: 47761 = (25713 H, 22048 V) = (0.72% H, 0.83% V) = (5.143e+04um H, 4.410e+04um V)
[11/15 15:46:18   1839s] (I)       Overflow of layer group 8: 0.03% H + 0.05% V. EstWL: 9.552200e+04um
[11/15 15:46:18   1839s] (I)       Congestion metric : 0.03%H 0.05%V, 0.07%HV
[11/15 15:46:18   1839s] (I)       Congestion threshold : each 60.00, sum 90.00
[11/15 15:46:18   1839s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       
[11/15 15:46:18   1839s] (I)       ============  Phase 1c Route ============
[11/15 15:46:18   1839s] (I)       Started Phase 1c ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Two level routing ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Level2 Grid: 119 x 69
[11/15 15:46:18   1839s] (I)       Started Two Level Routing ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Usage: 47761 = (25713 H, 22048 V) = (0.72% H, 0.83% V) = (5.143e+04um H, 4.410e+04um V)
[11/15 15:46:18   1839s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       
[11/15 15:46:18   1839s] (I)       ============  Phase 1d Route ============
[11/15 15:46:18   1839s] (I)       Started Phase 1d ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Detoured routing ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Detoured routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Usage: 47804 = (25737 H, 22067 V) = (0.73% H, 0.83% V) = (5.147e+04um H, 4.413e+04um V)
[11/15 15:46:18   1839s] (I)       Finished Phase 1d ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       
[11/15 15:46:18   1839s] (I)       ============  Phase 1e Route ============
[11/15 15:46:18   1839s] (I)       Started Phase 1e ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Route legalization ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Legalize Blockage Violations ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Usage: 47804 = (25737 H, 22067 V) = (0.73% H, 0.83% V) = (5.147e+04um H, 4.413e+04um V)
[11/15 15:46:18   1839s] [NR-eGR] Early Global Route overflow of layer group 8: 0.02% H + 0.01% V. EstWL: 9.560800e+04um
[11/15 15:46:18   1839s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       
[11/15 15:46:18   1839s] (I)       ============  Phase 1f Route ============
[11/15 15:46:18   1839s] (I)       Started Phase 1f ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Congestion clean ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Congestion clean ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Usage: 47845 = (25759 H, 22086 V) = (0.73% H, 0.83% V) = (5.152e+04um H, 4.417e+04um V)
[11/15 15:46:18   1839s] (I)       Finished Phase 1f ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       
[11/15 15:46:18   1839s] (I)       ============  Phase 1g Route ============
[11/15 15:46:18   1839s] (I)       Started Phase 1g ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Post Routing ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Usage: 47711 = (25710 H, 22001 V) = (0.72% H, 0.83% V) = (5.142e+04um H, 4.400e+04um V)
[11/15 15:46:18   1839s] (I)       Finished Phase 1g ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       
[11/15 15:46:18   1839s] (I)       ============  Phase 1h Route ============
[11/15 15:46:18   1839s] (I)       Started Phase 1h ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Post Routing ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Usage: 47712 = (25737 H, 21975 V) = (0.73% H, 0.83% V) = (5.147e+04um H, 4.395e+04um V)
[11/15 15:46:18   1839s] (I)       Finished Phase 1h ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Layer assignment (8T) ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Current Layer assignment (8T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Layer assignment (8T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Net group 8 ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       
[11/15 15:46:18   1839s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/15 15:46:18   1839s] [NR-eGR]                        OverCon           OverCon           OverCon            
[11/15 15:46:18   1839s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[11/15 15:46:18   1839s] [NR-eGR]       Layer              (1-4)             (5-8)            (9-11)    OverCon 
[11/15 15:46:18   1839s] [NR-eGR] --------------------------------------------------------------------------------
[11/15 15:46:18   1839s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/15 15:46:18   1839s] [NR-eGR]      M2  (2)        17( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[11/15 15:46:18   1839s] [NR-eGR]      M3  (3)       184( 0.22%)        20( 0.02%)        10( 0.01%)   ( 0.26%) 
[11/15 15:46:18   1839s] [NR-eGR]      M4  (4)       666( 0.97%)        81( 0.12%)         0( 0.00%)   ( 1.09%) 
[11/15 15:46:18   1839s] [NR-eGR]      M5  (5)      1403( 0.86%)         1( 0.00%)         0( 0.00%)   ( 0.86%) 
[11/15 15:46:18   1839s] [NR-eGR]      M6  (6)       139( 0.09%)        18( 0.01%)         0( 0.00%)   ( 0.11%) 
[11/15 15:46:18   1839s] [NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/15 15:46:18   1839s] [NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/15 15:46:18   1839s] [NR-eGR] --------------------------------------------------------------------------------
[11/15 15:46:18   1839s] [NR-eGR] Total             2409( 0.36%)       120( 0.02%)        10( 0.00%)   ( 0.38%) 
[11/15 15:46:18   1839s] [NR-eGR] 
[11/15 15:46:18   1839s] (I)       Finished Global Routing ( CPU: 1.33 sec, Real: 1.32 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Export 3D cong map ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       total 2D Cap : 6223656 = (3564986 H, 2658670 V)
[11/15 15:46:18   1839s] (I)       Started Export 2D cong map ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.01% H + 0.00% V
[11/15 15:46:18   1839s] [NR-eGR] Overflow after Early Global Route 0.01% H + 0.00% V
[11/15 15:46:18   1839s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Export 3D cong map ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       ============= Track Assignment ============
[11/15 15:46:18   1839s] (I)       Started Extract Global 3D Wires ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Started Track Assignment (8T) ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Initialize Track Assignment ( max pin layer : 9 )
[11/15 15:46:18   1839s] (I)       Current Track Assignment (8T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1839s] (I)       Run Multi-thread track assignment
[11/15 15:46:18   1840s] (I)       Finished Track Assignment (8T) ( CPU: 0.24 sec, Real: 0.04 sec, Curr Mem: 5002.15 MB )
[11/15 15:46:18   1840s] (I)       Started Export ( Curr Mem: 5002.15 MB )
[11/15 15:46:18   1840s] [NR-eGR] Started Export DB wires ( Curr Mem: 4994.15 MB )
[11/15 15:46:18   1840s] [NR-eGR] Started Export all nets (8T) ( Curr Mem: 4994.15 MB )
[11/15 15:46:18   1840s] [NR-eGR] Finished Export all nets (8T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4994.15 MB )
[11/15 15:46:18   1840s] [NR-eGR] Started Set wire vias (8T) ( Curr Mem: 4994.15 MB )
[11/15 15:46:18   1840s] [NR-eGR] Finished Set wire vias (8T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4994.15 MB )
[11/15 15:46:18   1840s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4994.15 MB )
[11/15 15:46:18   1840s] [NR-eGR] --------------------------------------------------------------------------
[11/15 15:46:18   1840s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 111254
[11/15 15:46:18   1840s] [NR-eGR]     M2  (2V) length: 2.491647e+05um, number of vias: 163168
[11/15 15:46:18   1840s] [NR-eGR]     M3  (3H) length: 3.409282e+05um, number of vias: 17690
[11/15 15:46:18   1840s] [NR-eGR]     M4  (4V) length: 1.241819e+05um, number of vias: 9012
[11/15 15:46:18   1840s] [NR-eGR]     M5  (5H) length: 2.197178e+05um, number of vias: 1371
[11/15 15:46:18   1840s] [NR-eGR]     M6  (6V) length: 4.191566e+04um, number of vias: 276
[11/15 15:46:18   1840s] [NR-eGR]     M7  (7H) length: 3.202700e+03um, number of vias: 0
[11/15 15:46:18   1840s] [NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[11/15 15:46:18   1840s] [NR-eGR] Total length: 9.791109e+05um, number of vias: 302771
[11/15 15:46:18   1840s] [NR-eGR] --------------------------------------------------------------------------
[11/15 15:46:18   1840s] [NR-eGR] Total eGR-routed clock nets wire length: 4.775161e+04um 
[11/15 15:46:18   1840s] [NR-eGR] --------------------------------------------------------------------------
[11/15 15:46:18   1840s] [NR-eGR] Report for selected net(s) only.
[11/15 15:46:18   1840s] [NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 5675
[11/15 15:46:18   1840s] [NR-eGR]     M2  (2V) length: 8.329930e+03um, number of vias: 7288
[11/15 15:46:18   1840s] [NR-eGR]     M3  (3H) length: 1.335597e+04um, number of vias: 2359
[11/15 15:46:18   1840s] [NR-eGR]     M4  (4V) length: 9.544610e+03um, number of vias: 1074
[11/15 15:46:18   1840s] [NR-eGR]     M5  (5H) length: 1.290360e+04um, number of vias: 369
[11/15 15:46:18   1840s] [NR-eGR]     M6  (6V) length: 3.212800e+03um, number of vias: 98
[11/15 15:46:18   1840s] [NR-eGR]     M7  (7H) length: 4.047000e+02um, number of vias: 0
[11/15 15:46:18   1840s] [NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[11/15 15:46:18   1840s] [NR-eGR] Total length: 4.775161e+04um, number of vias: 16863
[11/15 15:46:18   1840s] [NR-eGR] --------------------------------------------------------------------------
[11/15 15:46:18   1840s] [NR-eGR] Total routed clock nets wire length: 4.775161e+04um, number of vias: 16863
[11/15 15:46:18   1840s] [NR-eGR] --------------------------------------------------------------------------
[11/15 15:46:18   1840s] (I)       Started Update net boxes ( Curr Mem: 4994.15 MB )
[11/15 15:46:18   1840s] (I)       Finished Update net boxes ( CPU: 0.06 sec, Real: 0.01 sec, Curr Mem: 4994.15 MB )
[11/15 15:46:18   1840s] (I)       Started Update timing ( Curr Mem: 4994.15 MB )
[11/15 15:46:18   1840s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4994.15 MB )
[11/15 15:46:18   1840s] (I)       Finished Export ( CPU: 0.10 sec, Real: 0.06 sec, Curr Mem: 4994.15 MB )
[11/15 15:46:18   1840s] (I)       Started Postprocess design ( Curr Mem: 4994.15 MB )
[11/15 15:46:18   1840s] (I)       Finished Postprocess design ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4637.15 MB )
[11/15 15:46:18   1840s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.03 sec, Real: 1.77 sec, Curr Mem: 4637.15 MB )
[11/15 15:46:18   1840s]       Early Global Route - eGR only step done. (took cpu=0:00:02.1 real=0:00:01.9)
[11/15 15:46:18   1840s]     Routing using eGR only done.
[11/15 15:46:18   1840s] Net route status summary:
[11/15 15:46:18   1840s]   Clock:       568 (unrouted=0, trialRouted=0, noStatus=0, routed=568, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/15 15:46:18   1840s]   Non-clock: 38216 (unrouted=7846, trialRouted=30370, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=7077, (crossesIlmBoundary AND tooFewTerms=0)])
[11/15 15:46:18   1840s] 
[11/15 15:46:18   1840s] CCOPT: Done with clock implementation routing.
[11/15 15:46:18   1840s] 
[11/15 15:46:18   1840s]   Clock implementation routing done.
[11/15 15:46:18   1840s]   Fixed 568 wires.
[11/15 15:46:18   1840s]   CCOpt: Starting congestion repair using flow wrapper...
[11/15 15:46:18   1840s]     Congestion Repair...
[11/15 15:46:18   1840s] Info: Disable timing driven in postCTS congRepair.
[11/15 15:46:18   1840s] 
[11/15 15:46:18   1840s] Starting congRepair ...
[11/15 15:46:18   1840s] User Input Parameters:
[11/15 15:46:18   1840s] - Congestion Driven    : On
[11/15 15:46:18   1840s] - Timing Driven        : Off
[11/15 15:46:18   1840s] - Area-Violation Based : On
[11/15 15:46:18   1840s] - Start Rollback Level : -5
[11/15 15:46:18   1840s] - Legalized            : On
[11/15 15:46:18   1840s] - Window Based         : Off
[11/15 15:46:18   1840s] - eDen incr mode       : Off
[11/15 15:46:18   1840s] - Small incr mode      : Off
[11/15 15:46:18   1840s] 
[11/15 15:46:18   1840s] TDRefine: refinePlace mode spiral search
[11/15 15:46:18   1840s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:4637.2M
[11/15 15:46:18   1840s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.011, REAL:0.011, MEM:4637.2M
[11/15 15:46:18   1840s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:4637.2M
[11/15 15:46:18   1840s] Starting Early Global Route congestion estimation: mem = 4637.2M
[11/15 15:46:18   1840s] (I)       Started Import and model ( Curr Mem: 4637.15 MB )
[11/15 15:46:18   1840s] (I)       Started Create place DB ( Curr Mem: 4637.15 MB )
[11/15 15:46:18   1840s] (I)       Started Import place data ( Curr Mem: 4637.15 MB )
[11/15 15:46:18   1840s] (I)       Started Read instances and placement ( Curr Mem: 4637.15 MB )
[11/15 15:46:18   1840s] (I)       Finished Read instances and placement ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 4652.03 MB )
[11/15 15:46:18   1840s] (I)       Started Read nets ( Curr Mem: 4652.03 MB )
[11/15 15:46:19   1840s] (I)       Finished Read nets ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 4656.03 MB )
[11/15 15:46:19   1840s] (I)       Finished Import place data ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 4656.03 MB )
[11/15 15:46:19   1840s] (I)       Finished Create place DB ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 4656.03 MB )
[11/15 15:46:19   1840s] (I)       Started Create route DB ( Curr Mem: 4656.03 MB )
[11/15 15:46:19   1840s] (I)       == Non-default Options ==
[11/15 15:46:19   1840s] (I)       Maximum routing layer                              : 8
[11/15 15:46:19   1840s] (I)       Number of threads                                  : 8
[11/15 15:46:19   1840s] (I)       Use non-blocking free Dbs wires                    : false
[11/15 15:46:19   1840s] (I)       Method to set GCell size                           : row
[11/15 15:46:19   1840s] (I)       Counted 25427 PG shapes. We will not process PG shapes layer by layer.
[11/15 15:46:19   1840s] (I)       Started Import route data (8T) ( Curr Mem: 4656.03 MB )
[11/15 15:46:19   1840s] (I)       Use row-based GCell size
[11/15 15:46:19   1840s] (I)       Use row-based GCell align
[11/15 15:46:19   1840s] (I)       GCell unit size   : 4000
[11/15 15:46:19   1840s] (I)       GCell multiplier  : 1
[11/15 15:46:19   1840s] (I)       GCell row height  : 4000
[11/15 15:46:19   1840s] (I)       Actual row height : 4000
[11/15 15:46:19   1840s] (I)       GCell align ref   : 2000 4000
[11/15 15:46:19   1840s] [NR-eGR] Track table information for default rule: 
[11/15 15:46:19   1840s] [NR-eGR] M1 has no routable track
[11/15 15:46:19   1840s] [NR-eGR] M2 has single uniform track structure
[11/15 15:46:19   1840s] [NR-eGR] M3 has single uniform track structure
[11/15 15:46:19   1840s] [NR-eGR] M4 has single uniform track structure
[11/15 15:46:19   1840s] [NR-eGR] M5 has single uniform track structure
[11/15 15:46:19   1840s] [NR-eGR] M6 has single uniform track structure
[11/15 15:46:19   1840s] [NR-eGR] M7 has single uniform track structure
[11/15 15:46:19   1840s] [NR-eGR] M8 has single uniform track structure
[11/15 15:46:19   1840s] (I)       ===========================================================================
[11/15 15:46:19   1840s] (I)       == Report All Rule Vias ==
[11/15 15:46:19   1840s] (I)       ===========================================================================
[11/15 15:46:19   1840s] (I)        Via Rule : (Default)
[11/15 15:46:19   1840s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/15 15:46:19   1840s] (I)       ---------------------------------------------------------------------------
[11/15 15:46:19   1840s] (I)        1    3 : VIA1_X                     30 : VIA1_2CUT_W              
[11/15 15:46:19   1840s] (I)        2    7 : VIA2_X                     35 : VIA2_2CUT_N              
[11/15 15:46:19   1840s] (I)        3   11 : VIA3_X                     37 : VIA3_2CUT_E              
[11/15 15:46:19   1840s] (I)        4   15 : VIA4_X                     42 : VIA4_2CUT_W              
[11/15 15:46:19   1840s] (I)        5   19 : VIA5_X                     46 : VIA5_2CUT_W              
[11/15 15:46:19   1840s] (I)        6   23 : VIA6_X                     51 : VIA6_2CUT_N              
[11/15 15:46:19   1840s] (I)        7   27 : VIA7_X                     54 : VIA7_2CUT_W              
[11/15 15:46:19   1840s] (I)       ===========================================================================
[11/15 15:46:19   1840s] (I)        Via Rule : CTS_2W2S
[11/15 15:46:19   1840s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/15 15:46:19   1840s] (I)       ---------------------------------------------------------------------------
[11/15 15:46:19   1840s] (I)        1  154 : CTS_2W2S_via1Array_2x1_HV_C 154 : CTS_2W2S_via1Array_2x1_HV_C
[11/15 15:46:19   1840s] (I)        2  157 : CTS_2W2S_via2Array_1x2_HH_C 157 : CTS_2W2S_via2Array_1x2_HH_C
[11/15 15:46:19   1840s] (I)        3  158 : CTS_2W2S_via3Array_2x1_VV_C 158 : CTS_2W2S_via3Array_2x1_VV_C
[11/15 15:46:19   1840s] (I)        4  161 : CTS_2W2S_via4Array_1x2_HH_C 161 : CTS_2W2S_via4Array_1x2_HH_C
[11/15 15:46:19   1840s] (I)        5  162 : CTS_2W2S_via5Array_2x1_VV_C 162 : CTS_2W2S_via5Array_2x1_VV_C
[11/15 15:46:19   1840s] (I)        6  164 : CTS_2W2S_via6Array_2x1_VH_C 164 : CTS_2W2S_via6Array_2x1_VH_C
[11/15 15:46:19   1840s] (I)        7   27 : VIA7_X                    168 : CTS_2W2S_via7Array_2x1_HV_E_S
[11/15 15:46:19   1840s] (I)       ===========================================================================
[11/15 15:46:19   1840s] (I)        Via Rule : CTS_2W1S
[11/15 15:46:19   1840s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/15 15:46:19   1840s] (I)       ---------------------------------------------------------------------------
[11/15 15:46:19   1840s] (I)        1  176 : CTS_2W1S_via1Array_2x1_HV_C 176 : CTS_2W1S_via1Array_2x1_HV_C
[11/15 15:46:19   1840s] (I)        2  179 : CTS_2W1S_via2Array_1x2_HH_C 179 : CTS_2W1S_via2Array_1x2_HH_C
[11/15 15:46:19   1840s] (I)        3  180 : CTS_2W1S_via3Array_2x1_VV_C 180 : CTS_2W1S_via3Array_2x1_VV_C
[11/15 15:46:19   1840s] (I)        4  183 : CTS_2W1S_via4Array_1x2_HH_C 183 : CTS_2W1S_via4Array_1x2_HH_C
[11/15 15:46:19   1840s] (I)        5  184 : CTS_2W1S_via5Array_2x1_VV_C 184 : CTS_2W1S_via5Array_2x1_VV_C
[11/15 15:46:19   1840s] (I)        6  186 : CTS_2W1S_via6Array_2x1_VH_C 186 : CTS_2W1S_via6Array_2x1_VH_C
[11/15 15:46:19   1840s] (I)        7   27 : VIA7_X                    190 : CTS_2W1S_via7Array_2x1_HV_E_S
[11/15 15:46:19   1840s] (I)       ===========================================================================
[11/15 15:46:19   1840s] (I)       Started Read blockages ( Layer 2-8 ) ( Curr Mem: 4656.03 MB )
[11/15 15:46:19   1840s] (I)       Started Read routing blockages ( Curr Mem: 4656.03 MB )
[11/15 15:46:19   1840s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4656.03 MB )
[11/15 15:46:19   1840s] (I)       Started Read instance blockages ( Curr Mem: 4656.03 MB )
[11/15 15:46:19   1840s] (I)       Finished Read instance blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4656.03 MB )
[11/15 15:46:19   1840s] (I)       Started Read PG blockages ( Curr Mem: 4656.03 MB )
[11/15 15:46:19   1840s] [NR-eGR] Read 46353 PG shapes
[11/15 15:46:19   1840s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4656.03 MB )
[11/15 15:46:19   1840s] (I)       Started Read boundary cut boxes ( Curr Mem: 4656.03 MB )
[11/15 15:46:19   1840s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4656.03 MB )
[11/15 15:46:19   1840s] [NR-eGR] #Routing Blockages  : 20
[11/15 15:46:19   1840s] [NR-eGR] #Instance Blockages : 3210
[11/15 15:46:19   1840s] [NR-eGR] #PG Blockages       : 46353
[11/15 15:46:19   1840s] [NR-eGR] #Halo Blockages     : 0
[11/15 15:46:19   1840s] [NR-eGR] #Boundary Blockages : 21
[11/15 15:46:19   1840s] (I)       Finished Read blockages ( Layer 2-8 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4656.03 MB )
[11/15 15:46:19   1840s] (I)       Started Read blackboxes ( Curr Mem: 4656.03 MB )
[11/15 15:46:19   1840s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/15 15:46:19   1840s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4656.03 MB )
[11/15 15:46:19   1840s] (I)       Started Read prerouted ( Curr Mem: 4656.03 MB )
[11/15 15:46:19   1840s] [NR-eGR] Num Prerouted Nets = 568  Num Prerouted Wires = 18782
[11/15 15:46:19   1840s] (I)       Finished Read prerouted ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4656.03 MB )
[11/15 15:46:19   1840s] (I)       Started Read unlegalized nets ( Curr Mem: 4656.03 MB )
[11/15 15:46:19   1840s] (I)       Finished Read unlegalized nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4656.03 MB )
[11/15 15:46:19   1840s] (I)       Started Read nets ( Curr Mem: 4656.03 MB )
[11/15 15:46:19   1840s] [NR-eGR] Read numTotalNets=31707  numIgnoredNets=568
[11/15 15:46:19   1840s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4662.92 MB )
[11/15 15:46:19   1840s] (I)       Started Set up via pillars ( Curr Mem: 4662.92 MB )
[11/15 15:46:19   1840s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4662.92 MB )
[11/15 15:46:19   1840s] (I)       early_global_route_priority property id does not exist.
[11/15 15:46:19   1840s] (I)       Started Initialize 3D grid graph ( Curr Mem: 4662.92 MB )
[11/15 15:46:19   1840s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4662.92 MB )
[11/15 15:46:19   1840s] (I)       Model blockages into capacity
[11/15 15:46:19   1840s] (I)       Read Num Blocks=49604  Num Prerouted Wires=18782  Num CS=0
[11/15 15:46:19   1840s] (I)       Started Initialize 3D capacity ( Curr Mem: 4662.92 MB )
[11/15 15:46:19   1840s] (I)       Layer 1 (V) : #blockages 7650 : #preroutes 9142
[11/15 15:46:19   1840s] (I)       Layer 2 (H) : #blockages 7355 : #preroutes 6229
[11/15 15:46:19   1840s] (I)       Layer 3 (V) : #blockages 9207 : #preroutes 2090
[11/15 15:46:19   1840s] (I)       Layer 4 (H) : #blockages 9489 : #preroutes 997
[11/15 15:46:19   1840s] (I)       Layer 5 (V) : #blockages 9489 : #preroutes 274
[11/15 15:46:19   1840s] (I)       Layer 6 (H) : #blockages 5585 : #preroutes 50
[11/15 15:46:19   1840s] (I)       Layer 7 (V) : #blockages 829 : #preroutes 0
[11/15 15:46:19   1840s] (I)       Finished Initialize 3D capacity ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 4662.92 MB )
[11/15 15:46:19   1840s] (I)       -- layer congestion ratio --
[11/15 15:46:19   1840s] (I)       Layer 1 : 0.100000
[11/15 15:46:19   1840s] (I)       Layer 2 : 0.700000
[11/15 15:46:19   1840s] (I)       Layer 3 : 0.700000
[11/15 15:46:19   1840s] (I)       Layer 4 : 0.700000
[11/15 15:46:19   1840s] (I)       Layer 5 : 0.700000
[11/15 15:46:19   1840s] (I)       Layer 6 : 0.700000
[11/15 15:46:19   1840s] (I)       Layer 7 : 0.700000
[11/15 15:46:19   1840s] (I)       Layer 8 : 0.700000
[11/15 15:46:19   1840s] (I)       ----------------------------
[11/15 15:46:19   1840s] (I)       Number of ignored nets                =    568
[11/15 15:46:19   1840s] (I)       Number of connected nets              =      0
[11/15 15:46:19   1840s] (I)       Number of fixed nets                  =    568.  Ignored: Yes
[11/15 15:46:19   1840s] (I)       Number of clock nets                  =    568.  Ignored: No
[11/15 15:46:19   1840s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[11/15 15:46:19   1840s] (I)       Number of special nets                =      0.  Ignored: Yes
[11/15 15:46:19   1840s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[11/15 15:46:19   1840s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[11/15 15:46:19   1840s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[11/15 15:46:19   1840s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[11/15 15:46:19   1840s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/15 15:46:19   1840s] (I)       Finished Import route data (8T) ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 4662.92 MB )
[11/15 15:46:19   1840s] (I)       Finished Create route DB ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 4662.92 MB )
[11/15 15:46:19   1840s] (I)       Started Read aux data ( Curr Mem: 4662.92 MB )
[11/15 15:46:19   1840s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4662.92 MB )
[11/15 15:46:19   1840s] (I)       Started Others data preparation ( Curr Mem: 4662.92 MB )
[11/15 15:46:19   1840s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4662.92 MB )
[11/15 15:46:19   1840s] (I)       Started Create route kernel ( Curr Mem: 4662.92 MB )
[11/15 15:46:19   1840s] (I)       Ndr track 0 does not exist
[11/15 15:46:19   1840s] (I)       Ndr track 0 does not exist
[11/15 15:46:19   1840s] (I)       Ndr track 0 does not exist
[11/15 15:46:19   1840s] (I)       ---------------------Grid Graph Info--------------------
[11/15 15:46:19   1840s] (I)       Routing area        : (0, 0) - (2372000, 1372000)
[11/15 15:46:19   1840s] (I)       Core area           : (2000, 4000) - (2370000, 1370000)
[11/15 15:46:19   1840s] (I)       Site width          :   400  (dbu)
[11/15 15:46:19   1840s] (I)       Row height          :  4000  (dbu)
[11/15 15:46:19   1840s] (I)       GCell row height    :  4000  (dbu)
[11/15 15:46:19   1840s] (I)       GCell width         :  4000  (dbu)
[11/15 15:46:19   1840s] (I)       GCell height        :  4000  (dbu)
[11/15 15:46:19   1840s] (I)       Grid                :   593   343     8
[11/15 15:46:19   1840s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[11/15 15:46:19   1840s] (I)       Vertical capacity   :     0  4000     0  4000     0  4000     0  4000
[11/15 15:46:19   1840s] (I)       Horizontal capacity :     0     0  4000     0  4000     0  4000     0
[11/15 15:46:19   1840s] (I)       Default wire width  :   180   200   200   200   200   200   200   800
[11/15 15:46:19   1840s] (I)       Default wire space  :   180   200   200   200   200   200   200   800
[11/15 15:46:19   1840s] (I)       Default wire pitch  :   360   400   400   400   400   400   400  1600
[11/15 15:46:19   1840s] (I)       Default pitch size  :   360   400   400   400   400   400   400  1600
[11/15 15:46:19   1840s] (I)       First track coord   :     0   200   200   200   200   200   200  1200
[11/15 15:46:19   1840s] (I)       Num tracks per GCell: 11.11 10.00 10.00 10.00 10.00 10.00 10.00  2.50
[11/15 15:46:19   1840s] (I)       Total num of tracks :     0  5930  3430  5930  3430  5930  3430  1482
[11/15 15:46:19   1840s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[11/15 15:46:19   1840s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[11/15 15:46:19   1840s] (I)       --------------------------------------------------------
[11/15 15:46:19   1840s] 
[11/15 15:46:19   1840s] [NR-eGR] ============ Routing rule table ============
[11/15 15:46:19   1840s] [NR-eGR] Rule id: 0  Rule name: CTS_2W2S  Nets: 0 
[11/15 15:46:19   1840s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:2 Max Demand(H):9 Max Demand(V):9
[11/15 15:46:19   1840s] (I)       Pitch:  L1=1080  L2=3600  L3=3600  L4=3600  L5=3600  L6=3600  L7=1200  L8=4800
[11/15 15:46:19   1840s] (I)       NumUsedTracks:  L1=3  L2=9  L3=9  L4=9  L5=9  L6=9  L7=3  L8=3
[11/15 15:46:19   1840s] (I)       NumFullyUsedTracks:  L1=1  L2=7  L3=7  L4=7  L5=7  L6=7  L7=1  L8=1
[11/15 15:46:19   1840s] [NR-eGR] Rule id: 1  Rule name: CTS_2W1S  Nets: 0 
[11/15 15:46:19   1840s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):5 Max Demand(V):5
[11/15 15:46:19   1840s] (I)       Pitch:  L1=360  L2=2000  L3=2000  L4=2000  L5=2000  L6=2000  L7=400  L8=1600
[11/15 15:46:19   1840s] (I)       NumUsedTracks:  L1=1  L2=5  L3=5  L4=5  L5=5  L6=5  L7=1  L8=1
[11/15 15:46:19   1840s] (I)       NumFullyUsedTracks:  L1=1  L2=5  L3=5  L4=5  L5=5  L6=5  L7=1  L8=1
[11/15 15:46:19   1840s] [NR-eGR] Rule id: 2  Nets: 31139 
[11/15 15:46:19   1840s] (I)       ID:2  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/15 15:46:19   1840s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=400  L8=1600
[11/15 15:46:19   1840s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[11/15 15:46:19   1840s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[11/15 15:46:19   1840s] [NR-eGR] ========================================
[11/15 15:46:19   1840s] [NR-eGR] 
[11/15 15:46:19   1840s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/15 15:46:19   1840s] (I)       blocked tracks on layer2 : = 1433768 / 2033990 (70.49%)
[11/15 15:46:19   1840s] (I)       blocked tracks on layer3 : = 1268476 / 2033990 (62.36%)
[11/15 15:46:19   1840s] (I)       blocked tracks on layer4 : = 1428071 / 2033990 (70.21%)
[11/15 15:46:19   1840s] (I)       blocked tracks on layer5 : = 471554 / 2033990 (23.18%)
[11/15 15:46:19   1840s] (I)       blocked tracks on layer6 : = 632197 / 2033990 (31.08%)
[11/15 15:46:19   1840s] (I)       blocked tracks on layer7 : = 962375 / 2033990 (47.31%)
[11/15 15:46:19   1840s] (I)       blocked tracks on layer8 : = 508326 / 508326 (100.00%)
[11/15 15:46:19   1840s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4671.07 MB )
[11/15 15:46:19   1840s] (I)       Finished Import and model ( CPU: 0.25 sec, Real: 0.25 sec, Curr Mem: 4671.07 MB )
[11/15 15:46:19   1840s] (I)       Reset routing kernel
[11/15 15:46:19   1840s] (I)       Started Global Routing ( Curr Mem: 4671.07 MB )
[11/15 15:46:19   1840s] (I)       Started Initialization ( Curr Mem: 4671.07 MB )
[11/15 15:46:19   1840s] (I)       totalPins=108175  totalGlobalPin=105092 (97.15%)
[11/15 15:46:19   1840s] (I)       Finished Initialization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4671.07 MB )
[11/15 15:46:19   1840s] (I)       Started Net group 1 ( Curr Mem: 4671.07 MB )
[11/15 15:46:19   1840s] (I)       Started Generate topology (8T) ( Curr Mem: 4671.07 MB )
[11/15 15:46:19   1840s] (I)       Finished Generate topology (8T) ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 4671.07 MB )
[11/15 15:46:19   1840s] (I)       total 2D Cap : 6609993 = (3550809 H, 3059184 V)
[11/15 15:46:19   1840s] [NR-eGR] Layer group 1: route 31139 net(s) in layer range [2, 8]
[11/15 15:46:19   1840s] (I)       
[11/15 15:46:19   1840s] (I)       ============  Phase 1a Route ============
[11/15 15:46:19   1840s] (I)       Started Phase 1a ( Curr Mem: 4671.07 MB )
[11/15 15:46:19   1840s] (I)       Started Pattern routing ( Curr Mem: 4671.07 MB )
[11/15 15:46:19   1840s] (I)       Finished Pattern routing ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 4671.07 MB )
[11/15 15:46:19   1840s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 4671.07 MB )
[11/15 15:46:19   1840s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 46
[11/15 15:46:19   1840s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4671.07 MB )
[11/15 15:46:19   1840s] (I)       Usage: 464393 = (271194 H, 193199 V) = (7.64% H, 6.32% V) = (5.424e+05um H, 3.864e+05um V)
[11/15 15:46:19   1840s] (I)       Started Add via demand to 2D ( Curr Mem: 4671.07 MB )
[11/15 15:46:19   1840s] (I)       Finished Add via demand to 2D ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4671.07 MB )
[11/15 15:46:19   1840s] (I)       Finished Phase 1a ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 4671.07 MB )
[11/15 15:46:19   1840s] (I)       
[11/15 15:46:19   1840s] (I)       ============  Phase 1b Route ============
[11/15 15:46:19   1840s] (I)       Started Phase 1b ( Curr Mem: 4671.07 MB )
[11/15 15:46:19   1840s] (I)       Started Monotonic routing ( Curr Mem: 4671.07 MB )
[11/15 15:46:19   1840s] (I)       Finished Monotonic routing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 4671.07 MB )
[11/15 15:46:19   1840s] (I)       Usage: 464708 = (271264 H, 193444 V) = (7.64% H, 6.32% V) = (5.425e+05um H, 3.869e+05um V)
[11/15 15:46:19   1840s] (I)       Overflow of layer group 1: 0.60% H + 0.08% V. EstWL: 9.294160e+05um
[11/15 15:46:19   1840s] (I)       Congestion metric : 0.60%H 0.08%V, 0.69%HV
[11/15 15:46:19   1840s] (I)       Congestion threshold : each 60.00, sum 90.00
[11/15 15:46:19   1840s] (I)       Finished Phase 1b ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 4671.07 MB )
[11/15 15:46:19   1840s] (I)       
[11/15 15:46:19   1840s] (I)       ============  Phase 1c Route ============
[11/15 15:46:19   1840s] (I)       Started Phase 1c ( Curr Mem: 4671.07 MB )
[11/15 15:46:19   1840s] (I)       Started Two level routing ( Curr Mem: 4671.07 MB )
[11/15 15:46:19   1840s] (I)       Level2 Grid: 119 x 69
[11/15 15:46:19   1840s] (I)       Started Two Level Routing ( Curr Mem: 4671.07 MB )
[11/15 15:46:19   1840s] (I)       Finished Two Level Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4671.07 MB )
[11/15 15:46:19   1840s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 4671.07 MB )
[11/15 15:46:19   1840s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4671.07 MB )
[11/15 15:46:19   1840s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4671.07 MB )
[11/15 15:46:19   1840s] (I)       Finished Two level routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4671.07 MB )
[11/15 15:46:19   1840s] (I)       Usage: 465072 = (271279 H, 193793 V) = (7.64% H, 6.33% V) = (5.426e+05um H, 3.876e+05um V)
[11/15 15:46:19   1840s] (I)       Finished Phase 1c ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4671.07 MB )
[11/15 15:46:19   1840s] (I)       
[11/15 15:46:19   1840s] (I)       ============  Phase 1d Route ============
[11/15 15:46:19   1840s] (I)       Started Phase 1d ( Curr Mem: 4671.07 MB )
[11/15 15:46:19   1840s] (I)       Started Detoured routing ( Curr Mem: 4671.07 MB )
[11/15 15:46:19   1840s] (I)       Finished Detoured routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4671.07 MB )
[11/15 15:46:19   1840s] (I)       Usage: 465072 = (271279 H, 193793 V) = (7.64% H, 6.33% V) = (5.426e+05um H, 3.876e+05um V)
[11/15 15:46:19   1840s] (I)       Finished Phase 1d ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4671.07 MB )
[11/15 15:46:19   1840s] (I)       
[11/15 15:46:19   1840s] (I)       ============  Phase 1e Route ============
[11/15 15:46:19   1840s] (I)       Started Phase 1e ( Curr Mem: 4671.07 MB )
[11/15 15:46:19   1840s] (I)       Started Route legalization ( Curr Mem: 4671.07 MB )
[11/15 15:46:19   1840s] (I)       Started Legalize Blockage Violations ( Curr Mem: 4671.07 MB )
[11/15 15:46:19   1840s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4671.07 MB )
[11/15 15:46:19   1840s] (I)       Finished Route legalization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4671.07 MB )
[11/15 15:46:19   1840s] (I)       Usage: 465072 = (271279 H, 193793 V) = (7.64% H, 6.33% V) = (5.426e+05um H, 3.876e+05um V)
[11/15 15:46:19   1840s] [NR-eGR] Early Global Route overflow of layer group 1: 0.35% H + 0.02% V. EstWL: 9.301440e+05um
[11/15 15:46:19   1840s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4671.07 MB )
[11/15 15:46:19   1840s] (I)       
[11/15 15:46:19   1840s] (I)       ============  Phase 1l Route ============
[11/15 15:46:19   1840s] (I)       Started Phase 1l ( Curr Mem: 4671.07 MB )
[11/15 15:46:19   1840s] (I)       Started Layer assignment (8T) ( Curr Mem: 4671.07 MB )
[11/15 15:46:19   1840s] (I)       Current Layer assignment (8T) [Initialization] ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 4671.07 MB )
[11/15 15:46:19   1841s] (I)       Finished Layer assignment (8T) ( CPU: 0.60 sec, Real: 0.14 sec, Curr Mem: 4671.07 MB )
[11/15 15:46:19   1841s] (I)       Finished Phase 1l ( CPU: 0.60 sec, Real: 0.15 sec, Curr Mem: 4671.07 MB )
[11/15 15:46:19   1841s] (I)       Finished Net group 1 ( CPU: 0.85 sec, Real: 0.38 sec, Curr Mem: 4671.07 MB )
[11/15 15:46:19   1841s] (I)       Started Clean cong LA ( Curr Mem: 4671.07 MB )
[11/15 15:46:19   1841s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4671.07 MB )
[11/15 15:46:19   1841s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[11/15 15:46:19   1841s] (I)       Layer  2:     747478    171571       137     1202230      825830    (59.28%) 
[11/15 15:46:19   1841s] (I)       Layer  3:     773360    198742      1709     1195570      834990    (58.88%) 
[11/15 15:46:19   1841s] (I)       Layer  4:     749325     98869       206     1203850      824210    (59.36%) 
[11/15 15:46:19   1841s] (I)       Layer  5:    1573569    172761      1662      389700     1640860    (19.19%) 
[11/15 15:46:19   1841s] (I)       Layer  6:    1559757     44919        61      384450     1643610    (18.96%) 
[11/15 15:46:19   1841s] (I)       Layer  7:    1206228      4475         0      702910     1327650    (34.62%) 
[11/15 15:46:19   1841s] (I)       Layer  8:          0         0         0      507015           0    (100.00%) 
[11/15 15:46:19   1841s] (I)       Total:       6609717    691337      3775     5585725     7097150    (44.04%) 
[11/15 15:46:19   1841s] (I)       
[11/15 15:46:19   1841s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/15 15:46:19   1841s] [NR-eGR]                        OverCon           OverCon           OverCon            
[11/15 15:46:19   1841s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[11/15 15:46:19   1841s] [NR-eGR]       Layer              (1-4)             (5-8)             (9-9)    OverCon 
[11/15 15:46:19   1841s] [NR-eGR] --------------------------------------------------------------------------------
[11/15 15:46:19   1841s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/15 15:46:19   1841s] [NR-eGR]      M2  (2)        87( 0.11%)         2( 0.00%)         0( 0.00%)   ( 0.11%) 
[11/15 15:46:19   1841s] [NR-eGR]      M3  (3)       738( 0.88%)        67( 0.08%)         0( 0.00%)   ( 0.96%) 
[11/15 15:46:19   1841s] [NR-eGR]      M4  (4)       126( 0.15%)         2( 0.00%)         0( 0.00%)   ( 0.16%) 
[11/15 15:46:19   1841s] [NR-eGR]      M5  (5)       935( 0.57%)        40( 0.02%)         9( 0.01%)   ( 0.60%) 
[11/15 15:46:19   1841s] [NR-eGR]      M6  (6)        41( 0.02%)         2( 0.00%)         0( 0.00%)   ( 0.03%) 
[11/15 15:46:19   1841s] [NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/15 15:46:19   1841s] [NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/15 15:46:19   1841s] [NR-eGR] --------------------------------------------------------------------------------
[11/15 15:46:19   1841s] [NR-eGR] Total             1927( 0.27%)       113( 0.02%)         9( 0.00%)   ( 0.29%) 
[11/15 15:46:19   1841s] [NR-eGR] 
[11/15 15:46:19   1841s] (I)       Finished Global Routing ( CPU: 0.89 sec, Real: 0.42 sec, Curr Mem: 4671.07 MB )
[11/15 15:46:19   1841s] (I)       Started Export 3D cong map ( Curr Mem: 4671.07 MB )
[11/15 15:46:19   1841s] (I)       total 2D Cap : 6638924 = (3569204 H, 3069720 V)
[11/15 15:46:19   1841s] (I)       Started Export 2D cong map ( Curr Mem: 4671.07 MB )
[11/15 15:46:19   1841s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.17% H + 0.01% V
[11/15 15:46:19   1841s] [NR-eGR] Overflow after Early Global Route 0.27% H + 0.02% V
[11/15 15:46:19   1841s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4671.07 MB )
[11/15 15:46:19   1841s] (I)       Finished Export 3D cong map ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4671.07 MB )
[11/15 15:46:19   1841s] Early Global Route congestion estimation runtime: 0.69 seconds, mem = 4671.1M
[11/15 15:46:19   1841s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.160, REAL:0.691, MEM:4671.1M
[11/15 15:46:19   1841s] OPERPROF: Starting HotSpotCal at level 1, MEM:4671.1M
[11/15 15:46:19   1841s] [hotspot] +------------+---------------+---------------+
[11/15 15:46:19   1841s] [hotspot] |            |   max hotspot | total hotspot |
[11/15 15:46:19   1841s] [hotspot] +------------+---------------+---------------+
[11/15 15:46:19   1841s] [hotspot] | normalized |          4.07 |          7.74 |
[11/15 15:46:19   1841s] [hotspot] +------------+---------------+---------------+
[11/15 15:46:19   1841s] Local HotSpot Analysis: normalized max congestion hotspot area = 4.07, normalized total congestion hotspot area = 7.74 (area is in unit of 4 std-cell row bins)
[11/15 15:46:19   1841s] [hotspot] max/total 4.07/7.74, big hotspot (>10) total 3.28
[11/15 15:46:19   1841s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[11/15 15:46:19   1841s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 15:46:19   1841s] [hotspot] | top |            hotspot bbox             | hotspot score |
[11/15 15:46:19   1841s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 15:46:19   1841s] [hotspot] |  1  |   737.00   416.00   769.00   448.00 |        3.41   |
[11/15 15:46:19   1841s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 15:46:19   1841s] [hotspot] |  2  |   785.00   416.00   817.00   448.00 |        1.57   |
[11/15 15:46:19   1841s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 15:46:19   1841s] [hotspot] |  3  |   705.00   416.00   737.00   448.00 |        1.05   |
[11/15 15:46:19   1841s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 15:46:19   1841s] [hotspot] |  4  |   433.00   368.00   465.00   400.00 |        0.52   |
[11/15 15:46:19   1841s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 15:46:19   1841s] [hotspot] |  5  |   673.00   384.00   705.00   416.00 |        0.26   |
[11/15 15:46:19   1841s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 15:46:19   1841s] Top 5 hotspots total area: 6.82
[11/15 15:46:19   1841s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.012, MEM:4671.1M
[11/15 15:46:19   1841s] Skipped repairing congestion.
[11/15 15:46:19   1841s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:4671.1M
[11/15 15:46:19   1841s] Starting Early Global Route wiring: mem = 4671.1M
[11/15 15:46:19   1841s] (I)       Started Free existing wires ( Curr Mem: 4671.07 MB )
[11/15 15:46:19   1841s] (I)       Finished Free existing wires ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 4671.07 MB )
[11/15 15:46:19   1841s] (I)       ============= Track Assignment ============
[11/15 15:46:19   1841s] (I)       Started Extract Global 3D Wires ( Curr Mem: 4671.07 MB )
[11/15 15:46:19   1841s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4671.07 MB )
[11/15 15:46:19   1841s] (I)       Started Track Assignment (8T) ( Curr Mem: 4671.07 MB )
[11/15 15:46:19   1841s] (I)       Initialize Track Assignment ( max pin layer : 9 )
[11/15 15:46:19   1841s] (I)       Current Track Assignment (8T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4671.07 MB )
[11/15 15:46:19   1841s] (I)       Run Multi-thread track assignment
[11/15 15:46:19   1842s] (I)       Finished Track Assignment (8T) ( CPU: 0.69 sec, Real: 0.11 sec, Curr Mem: 4671.07 MB )
[11/15 15:46:19   1842s] (I)       Started Export ( Curr Mem: 4671.07 MB )
[11/15 15:46:19   1842s] [NR-eGR] Started Export DB wires ( Curr Mem: 4671.07 MB )
[11/15 15:46:19   1842s] [NR-eGR] Started Export all nets (8T) ( Curr Mem: 4671.07 MB )
[11/15 15:46:19   1842s] [NR-eGR] Finished Export all nets (8T) ( CPU: 0.17 sec, Real: 0.05 sec, Curr Mem: 4671.07 MB )
[11/15 15:46:19   1842s] [NR-eGR] Started Set wire vias (8T) ( Curr Mem: 4671.07 MB )
[11/15 15:46:19   1842s] [NR-eGR] Finished Set wire vias (8T) ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 4671.07 MB )
[11/15 15:46:19   1842s] [NR-eGR] Finished Export DB wires ( CPU: 0.20 sec, Real: 0.07 sec, Curr Mem: 4671.07 MB )
[11/15 15:46:19   1842s] [NR-eGR] --------------------------------------------------------------------------
[11/15 15:46:19   1842s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 113234
[11/15 15:46:19   1842s] [NR-eGR]     M2  (2V) length: 2.306040e+05um, number of vias: 161616
[11/15 15:46:19   1842s] [NR-eGR]     M3  (3H) length: 3.192716e+05um, number of vias: 24860
[11/15 15:46:19   1842s] [NR-eGR]     M4  (4V) length: 1.293129e+05um, number of vias: 15000
[11/15 15:46:19   1842s] [NR-eGR]     M5  (5H) length: 2.489448e+05um, number of vias: 3333
[11/15 15:46:19   1842s] [NR-eGR]     M6  (6V) length: 6.647018e+04um, number of vias: 901
[11/15 15:46:19   1842s] [NR-eGR]     M7  (7H) length: 8.477400e+03um, number of vias: 2
[11/15 15:46:19   1842s] [NR-eGR]     M8  (8V) length: 4.000000e-01um, number of vias: 0
[11/15 15:46:19   1842s] [NR-eGR] Total length: 1.003081e+06um, number of vias: 318946
[11/15 15:46:19   1842s] [NR-eGR] --------------------------------------------------------------------------
[11/15 15:46:19   1842s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[11/15 15:46:19   1842s] [NR-eGR] --------------------------------------------------------------------------
[11/15 15:46:19   1842s] (I)       Started Update net boxes ( Curr Mem: 4671.07 MB )
[11/15 15:46:19   1842s] (I)       Finished Update net boxes ( CPU: 0.08 sec, Real: 0.02 sec, Curr Mem: 4671.07 MB )
[11/15 15:46:19   1842s] (I)       Started Update timing ( Curr Mem: 4671.07 MB )
[11/15 15:46:19   1842s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4671.07 MB )
[11/15 15:46:19   1842s] (I)       Finished Export ( CPU: 0.32 sec, Real: 0.13 sec, Curr Mem: 4671.07 MB )
[11/15 15:46:19   1842s] (I)       Started Postprocess design ( Curr Mem: 4671.07 MB )
[11/15 15:46:19   1842s] (I)       Finished Postprocess design ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4645.07 MB )
[11/15 15:46:19   1842s] Early Global Route wiring runtime: 0.30 seconds, mem = 4645.1M
[11/15 15:46:19   1842s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:1.083, REAL:0.303, MEM:4645.1M
[11/15 15:46:19   1842s] Tdgp not successfully inited but do clear! skip clearing
[11/15 15:46:19   1842s] End of congRepair (cpu=0:00:02.3, real=0:00:01.0)
[11/15 15:46:19   1842s]     Congestion Repair done. (took cpu=0:00:02.3 real=0:00:01.0)
[11/15 15:46:19   1842s]   CCOpt: Starting congestion repair using flow wrapper done.
[11/15 15:46:19   1842s] OPERPROF: Starting DPlace-Init at level 1, MEM:4645.1M
[11/15 15:46:19   1842s] z: 2, totalTracks: 1
[11/15 15:46:19   1842s] z: 4, totalTracks: 1
[11/15 15:46:19   1842s] z: 6, totalTracks: 1
[11/15 15:46:19   1842s] z: 8, totalTracks: 1
[11/15 15:46:19   1842s] #spOpts: N=65 
[11/15 15:46:20   1842s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4645.1M
[11/15 15:46:20   1842s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:4645.1M
[11/15 15:46:20   1842s] Core basic site is TSMC65ADV10TSITE
[11/15 15:46:20   1842s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:4645.1M
[11/15 15:46:20   1842s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.063, REAL:0.010, MEM:4645.1M
[11/15 15:46:20   1842s] Fast DP-INIT is on for default
[11/15 15:46:20   1842s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/15 15:46:20   1842s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.116, REAL:0.050, MEM:4645.1M
[11/15 15:46:20   1842s] OPERPROF:     Starting CMU at level 3, MEM:4645.1M
[11/15 15:46:20   1842s] OPERPROF:     Finished CMU at level 3, CPU:0.009, REAL:0.005, MEM:4645.1M
[11/15 15:46:20   1842s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.155, REAL:0.084, MEM:4645.1M
[11/15 15:46:20   1842s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=4645.1MB).
[11/15 15:46:20   1842s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.184, REAL:0.114, MEM:4645.1M
[11/15 15:46:20   1842s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:04.9 real=0:00:03.3)
[11/15 15:46:20   1842s]   Leaving CCOpt scope - extractRC...
[11/15 15:46:20   1842s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[11/15 15:46:20   1842s] Extraction called for design 'MCU' of instances=36088 and nets=38784 using extraction engine 'preRoute' .
[11/15 15:46:20   1842s] PreRoute RC Extraction called for design MCU.
[11/15 15:46:20   1842s] RC Extraction called in multi-corner(2) mode.
[11/15 15:46:20   1842s] RCMode: PreRoute
[11/15 15:46:20   1842s]       RC Corner Indexes            0       1   
[11/15 15:46:20   1842s] Capacitance Scaling Factor   : 1.00000 1.00000 
[11/15 15:46:20   1842s] Resistance Scaling Factor    : 1.00000 1.00000 
[11/15 15:46:20   1842s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[11/15 15:46:20   1842s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[11/15 15:46:20   1842s] Shrink Factor                : 1.00000
[11/15 15:46:20   1842s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/15 15:46:20   1842s] Using Quantus QRC technology file ...
[11/15 15:46:20   1842s] LayerId::1 widthSet size::1
[11/15 15:46:20   1842s] LayerId::2 widthSet size::2
[11/15 15:46:20   1842s] LayerId::3 widthSet size::2
[11/15 15:46:20   1842s] LayerId::4 widthSet size::2
[11/15 15:46:20   1842s] LayerId::5 widthSet size::2
[11/15 15:46:20   1842s] LayerId::6 widthSet size::2
[11/15 15:46:20   1842s] LayerId::7 widthSet size::1
[11/15 15:46:20   1842s] LayerId::8 widthSet size::1
[11/15 15:46:20   1842s] Updating RC grid for preRoute extraction ...
[11/15 15:46:20   1842s] Initializing multi-corner resistance tables ...
[11/15 15:46:20   1843s] **Info: Trial Route has Max Route Layer 15/8.
[11/15 15:46:20   1843s] {RT worst_rc_corner 0 8 7 0}
[11/15 15:46:20   1843s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.328981 ; uaWl: 1.000000 ; uaWlH: 0.447113 ; aWlH: 0.000000 ; Pmax: 0.870700 ; wcR: 0.680000 ; newSi: 0.081200 ; pMod: 80 ; 
[11/15 15:46:20   1843s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 4645.066M)
[11/15 15:46:20   1843s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[11/15 15:46:20   1843s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.4 real=0:00:00.4)
[11/15 15:46:20   1843s]   Not writing Steiner routes to the DB after clustering cong repair call.
[11/15 15:46:20   1843s]   Clock tree timing engine global stage delay update for max_delay_corner:setup.late...
[11/15 15:46:20   1843s]   Initializing Timing Graph...
[11/15 15:46:20   1843s]   Initializing Timing Graph done.
[11/15 15:46:20   1843s] End AAE Lib Interpolated Model. (MEM=4645.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 15:46:20   1843s]   Clock tree timing engine global stage delay update for max_delay_corner:setup.late done. (took cpu=0:00:00.3 real=0:00:00.0)
[11/15 15:46:20   1843s]   Clock DAG stats after clustering cong repair call:
[11/15 15:46:20   1843s]     cell counts      : b=0, i=161, icg=360, nicg=0, l=41, total=562
[11/15 15:46:20   1843s]     cell areas       : b=0.000um^2, i=1356.400um^2, icg=5211.200um^2, nicg=0.000um^2, l=459.200um^2, total=7026.800um^2
[11/15 15:46:20   1843s]     cell capacitance : b=0.000pF, i=3.704pF, icg=2.964pF, nicg=0.000pF, l=0.471pF, total=7.139pF
[11/15 15:46:20   1843s]     sink capacitance : count=4549, total=7.811pF, avg=0.002pF, sd=0.022pF, min=0.001pF, max=0.600pF
[11/15 15:46:20   1843s]     wire capacitance : top=0.000pF, trunk=3.539pF, leaf=5.497pF, total=9.036pF
[11/15 15:46:20   1843s]     wire lengths     : top=0.000um, trunk=20011.494um, leaf=26217.217um, total=46228.711um
[11/15 15:46:20   1843s]     hp wire lengths  : top=0.000um, trunk=16872.200um, leaf=17361.440um, total=34233.640um
[11/15 15:46:20   1843s]   Clock DAG net violations after clustering cong repair call:
[11/15 15:46:20   1843s]     Remaining Transition : {count=3, worst=[0.728ns, 0.088ns, 0.079ns]} avg=0.298ns sd=0.372ns sum=0.895ns
[11/15 15:46:20   1843s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[11/15 15:46:20   1843s]     Trunk : target=0.400ns count=205 avg=0.071ns sd=0.104ns min=0.013ns max=1.128ns {192 <= 0.240ns, 8 <= 0.320ns, 2 <= 0.360ns, 0 <= 0.380ns, 0 <= 0.400ns} {0 <= 0.420ns, 0 <= 0.440ns, 1 <= 0.480ns, 1 <= 0.600ns, 1 > 0.600ns}
[11/15 15:46:20   1843s]     Leaf  : target=0.400ns count=363 avg=0.065ns sd=0.070ns min=0.009ns max=0.378ns {343 <= 0.240ns, 9 <= 0.320ns, 7 <= 0.360ns, 4 <= 0.380ns, 0 <= 0.400ns}
[11/15 15:46:20   1843s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[11/15 15:46:20   1843s]      Invs: INVX16BA10TH: 141 INVX11BA10TH: 1 INVX9BA10TH: 1 INVX7P5BA10TH: 2 INVX6BA10TH: 2 INVX5BA10TH: 5 INVX4BA10TH: 1 INVX2BA10TH: 4 INVX1BA10TH: 4 
[11/15 15:46:20   1843s]      ICGs: PREICGX16BA10TH: 88 PREICGX13BA10TH: 152 PREICGX11BA10TH: 21 PREICGX9BA10TH: 4 PREICGX7P5BA10TH: 12 PREICGX6BA10TH: 24 PREICGX5BA10TH: 6 PREICGX4BA10TH: 5 PREICGX3BA10TH: 5 PREICGX2BA10TH: 14 PREICGX1BA10TH: 16 PREICGX0P5BA10TH: 13 
[11/15 15:46:20   1843s]    Logics: NAND2X8BA10TH: 14 AO22X6MA10TH: 1 AOI2XB1X8MA10TH: 1 AOI21X8MA10TH: 1 OAI21X8MA10TH: 8 OAI2XB1X8MA10TH: 2 NOR2BX8MA10TH: 4 AOI31X6MA10TH: 4 XOR2X4MA10TH: 2 AOI221X4MA10TH: 2 OR4X0P7MA10TH: 2 
[11/15 15:46:20   1843s]   Primary reporting skew groups after clustering cong repair call:
[11/15 15:46:20   1843s]     skew_group mclk/prelayout_constraint_mode: insertion delay [min=0.570, max=1.179, avg=0.885, sd=0.078], skew [0.609 vs 0.154*], 91.1% {0.757, 0.911} (wid=0.056 ws=0.051) (gid=1.166 gs=0.603)
[11/15 15:46:20   1843s]         min path sink: core/irq_restore_ack_reg/CK
[11/15 15:46:20   1843s]         max path sink: timer1/overflow_int_flag_reg/CK
[11/15 15:46:20   1843s]   Skew group summary after clustering cong repair call:
[11/15 15:46:20   1843s]     skew_group clk_cpu/prelayout_constraint_mode: insertion delay [min=0.370, max=0.607, avg=0.483, sd=0.045], skew [0.237 vs 0.154*], 97.2% {0.399, 0.552} (wid=0.054 ws=0.046) (gid=0.568 gs=0.213)
[11/15 15:46:20   1843s]     skew_group clk_hfxt/prelayout_constraint_mode: insertion delay [min=0.231, max=1.060, avg=0.995, sd=0.185], skew [0.829 vs 0.154*], 93.8% {0.911, 1.060} (wid=0.014 ws=0.011) (gid=1.046 gs=0.818)
[11/15 15:46:20   1843s]     skew_group clk_lfxt/prelayout_constraint_mode: insertion delay [min=0.228, max=1.057, avg=0.990, sd=0.184], skew [0.830 vs 0.154*], 93.8% {0.908, 1.057} (wid=0.014 ws=0.011) (gid=1.043 gs=0.818)
[11/15 15:46:20   1843s]     skew_group clk_sck0/prelayout_constraint_mode: insertion delay [min=0.522, max=0.531, avg=0.524, sd=0.002], skew [0.009 vs 0.154], 100% {0.522, 0.531} (wid=0.018 ws=0.004) (gid=0.517 gs=0.010)
[11/15 15:46:20   1843s]     skew_group clk_sck1/prelayout_constraint_mode: insertion delay [min=0.483, max=0.494, avg=0.485, sd=0.003], skew [0.011 vs 0.154], 100% {0.483, 0.494} (wid=0.010 ws=0.001) (gid=0.485 gs=0.011)
[11/15 15:46:20   1843s]     skew_group mclk/prelayout_constraint_mode: insertion delay [min=0.570, max=1.179, avg=0.885, sd=0.078], skew [0.609 vs 0.154*], 91.1% {0.757, 0.911} (wid=0.056 ws=0.051) (gid=1.166 gs=0.603)
[11/15 15:46:20   1843s]     skew_group smclk/prelayout_constraint_mode: insertion delay [min=0.398, max=1.003, avg=0.641, sd=0.171], skew [0.605 vs 0.154*], 66.8% {0.501, 0.655} (wid=0.013 ws=0.009) (gid=0.990 gs=0.596)
[11/15 15:46:20   1843s]   CongRepair After Initial Clustering done. (took cpu=0:00:05.8 real=0:00:03.9)
[11/15 15:46:20   1843s]   Stage::Clustering done. (took cpu=0:00:13.6 real=0:00:08.6)
[11/15 15:46:20   1843s]   Stage::DRV Fixing...
[11/15 15:46:20   1843s]   Fixing clock tree slew time and max cap violations...
[11/15 15:46:20   1843s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[11/15 15:46:20   1843s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[11/15 15:46:20   1843s]       cell counts      : b=0, i=161, icg=360, nicg=0, l=41, total=562
[11/15 15:46:20   1843s]       cell areas       : b=0.000um^2, i=1345.200um^2, icg=5211.200um^2, nicg=0.000um^2, l=459.200um^2, total=7015.600um^2
[11/15 15:46:20   1843s]       cell capacitance : b=0.000pF, i=3.671pF, icg=2.964pF, nicg=0.000pF, l=0.471pF, total=7.106pF
[11/15 15:46:20   1843s]       sink capacitance : count=4549, total=7.811pF, avg=0.002pF, sd=0.022pF, min=0.001pF, max=0.600pF
[11/15 15:46:20   1843s]       wire capacitance : top=0.000pF, trunk=3.538pF, leaf=5.497pF, total=9.035pF
[11/15 15:46:20   1843s]       wire lengths     : top=0.000um, trunk=20007.093um, leaf=26217.217um, total=46224.311um
[11/15 15:46:20   1843s]       hp wire lengths  : top=0.000um, trunk=16872.400um, leaf=17361.440um, total=34233.840um
[11/15 15:46:20   1843s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[11/15 15:46:20   1843s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[11/15 15:46:20   1843s]       Trunk : target=0.400ns count=205 avg=0.066ns sd=0.070ns min=0.013ns max=0.398ns {192 <= 0.240ns, 8 <= 0.320ns, 4 <= 0.360ns, 0 <= 0.380ns, 1 <= 0.400ns}
[11/15 15:46:20   1843s]       Leaf  : target=0.400ns count=363 avg=0.065ns sd=0.070ns min=0.009ns max=0.378ns {343 <= 0.240ns, 9 <= 0.320ns, 7 <= 0.360ns, 4 <= 0.380ns, 0 <= 0.400ns}
[11/15 15:46:20   1843s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[11/15 15:46:20   1843s]        Invs: INVX16BA10TH: 138 INVX13BA10TH: 1 INVX11BA10TH: 2 INVX9BA10TH: 1 INVX7P5BA10TH: 2 INVX6BA10TH: 2 INVX5BA10TH: 5 INVX4BA10TH: 1 INVX3BA10TH: 1 INVX2BA10TH: 4 INVX1BA10TH: 4 
[11/15 15:46:20   1843s]        ICGs: PREICGX16BA10TH: 88 PREICGX13BA10TH: 152 PREICGX11BA10TH: 21 PREICGX9BA10TH: 4 PREICGX7P5BA10TH: 12 PREICGX6BA10TH: 24 PREICGX5BA10TH: 6 PREICGX4BA10TH: 5 PREICGX3BA10TH: 5 PREICGX2BA10TH: 14 PREICGX1BA10TH: 16 PREICGX0P5BA10TH: 13 
[11/15 15:46:20   1843s]      Logics: NAND2X8BA10TH: 14 AO22X6MA10TH: 1 AOI2XB1X8MA10TH: 1 AOI21X8MA10TH: 1 OAI21X8MA10TH: 8 OAI2XB1X8MA10TH: 2 NOR2BX8MA10TH: 4 AOI31X6MA10TH: 4 XOR2X4MA10TH: 2 AOI221X4MA10TH: 2 OR4X0P7MA10TH: 2 
[11/15 15:46:20   1843s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[11/15 15:46:20   1843s]       skew_group mclk/prelayout_constraint_mode: insertion delay [min=0.577, max=1.140], skew [0.563 vs 0.154*]
[11/15 15:46:20   1843s]           min path sink: core/irq_restore_ack_reg/CK
[11/15 15:46:20   1843s]           max path sink: timer1/overflow_int_flag_reg/CK
[11/15 15:46:20   1843s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[11/15 15:46:20   1843s]       skew_group clk_cpu/prelayout_constraint_mode: insertion delay [min=0.370, max=0.607], skew [0.237 vs 0.154*]
[11/15 15:46:20   1843s]       skew_group clk_hfxt/prelayout_constraint_mode: insertion delay [min=0.231, max=1.000], skew [0.769 vs 0.154*]
[11/15 15:46:20   1843s]       skew_group clk_lfxt/prelayout_constraint_mode: insertion delay [min=0.228, max=0.995], skew [0.767 vs 0.154*]
[11/15 15:46:20   1843s]       skew_group clk_sck0/prelayout_constraint_mode: insertion delay [min=0.522, max=0.531], skew [0.009 vs 0.154]
[11/15 15:46:20   1843s]       skew_group clk_sck1/prelayout_constraint_mode: insertion delay [min=0.483, max=0.494], skew [0.011 vs 0.154]
[11/15 15:46:20   1843s]       skew_group mclk/prelayout_constraint_mode: insertion delay [min=0.577, max=1.140], skew [0.563 vs 0.154*]
[11/15 15:46:20   1843s]       skew_group smclk/prelayout_constraint_mode: insertion delay [min=0.398, max=0.940], skew [0.542 vs 0.154*]
[11/15 15:46:20   1843s]     Legalizer API calls during this step: 13 succeeded with high effort: 13 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/15 15:46:20   1843s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/15 15:46:20   1843s]   Fixing clock tree slew time and max cap violations - detailed pass...
[11/15 15:46:20   1843s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[11/15 15:46:20   1843s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/15 15:46:20   1843s]       cell counts      : b=0, i=161, icg=360, nicg=0, l=41, total=562
[11/15 15:46:20   1843s]       cell areas       : b=0.000um^2, i=1345.200um^2, icg=5211.200um^2, nicg=0.000um^2, l=459.200um^2, total=7015.600um^2
[11/15 15:46:20   1843s]       cell capacitance : b=0.000pF, i=3.671pF, icg=2.964pF, nicg=0.000pF, l=0.471pF, total=7.106pF
[11/15 15:46:20   1843s]       sink capacitance : count=4549, total=7.811pF, avg=0.002pF, sd=0.022pF, min=0.001pF, max=0.600pF
[11/15 15:46:20   1843s]       wire capacitance : top=0.000pF, trunk=3.538pF, leaf=5.497pF, total=9.035pF
[11/15 15:46:20   1843s]       wire lengths     : top=0.000um, trunk=20007.093um, leaf=26217.217um, total=46224.311um
[11/15 15:46:20   1843s]       hp wire lengths  : top=0.000um, trunk=16872.400um, leaf=17361.440um, total=34233.840um
[11/15 15:46:20   1843s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[11/15 15:46:20   1843s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/15 15:46:20   1843s]       Trunk : target=0.400ns count=205 avg=0.066ns sd=0.070ns min=0.013ns max=0.398ns {192 <= 0.240ns, 8 <= 0.320ns, 4 <= 0.360ns, 0 <= 0.380ns, 1 <= 0.400ns}
[11/15 15:46:20   1843s]       Leaf  : target=0.400ns count=363 avg=0.065ns sd=0.070ns min=0.009ns max=0.378ns {343 <= 0.240ns, 9 <= 0.320ns, 7 <= 0.360ns, 4 <= 0.380ns, 0 <= 0.400ns}
[11/15 15:46:20   1843s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[11/15 15:46:20   1843s]        Invs: INVX16BA10TH: 138 INVX13BA10TH: 1 INVX11BA10TH: 2 INVX9BA10TH: 1 INVX7P5BA10TH: 2 INVX6BA10TH: 2 INVX5BA10TH: 5 INVX4BA10TH: 1 INVX3BA10TH: 1 INVX2BA10TH: 4 INVX1BA10TH: 4 
[11/15 15:46:20   1843s]        ICGs: PREICGX16BA10TH: 88 PREICGX13BA10TH: 152 PREICGX11BA10TH: 21 PREICGX9BA10TH: 4 PREICGX7P5BA10TH: 12 PREICGX6BA10TH: 24 PREICGX5BA10TH: 6 PREICGX4BA10TH: 5 PREICGX3BA10TH: 5 PREICGX2BA10TH: 14 PREICGX1BA10TH: 16 PREICGX0P5BA10TH: 13 
[11/15 15:46:20   1843s]      Logics: NAND2X8BA10TH: 14 AO22X6MA10TH: 1 AOI2XB1X8MA10TH: 1 AOI21X8MA10TH: 1 OAI21X8MA10TH: 8 OAI2XB1X8MA10TH: 2 NOR2BX8MA10TH: 4 AOI31X6MA10TH: 4 XOR2X4MA10TH: 2 AOI221X4MA10TH: 2 OR4X0P7MA10TH: 2 
[11/15 15:46:20   1843s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/15 15:46:20   1843s]       skew_group mclk/prelayout_constraint_mode: insertion delay [min=0.577, max=1.140, avg=0.888, sd=0.068], skew [0.563 vs 0.154*], 91.1% {0.763, 0.917} (wid=0.056 ws=0.051) (gid=1.127 gs=0.558)
[11/15 15:46:20   1843s]           min path sink: core/irq_restore_ack_reg/CK
[11/15 15:46:20   1843s]           max path sink: timer1/overflow_int_flag_reg/CK
[11/15 15:46:20   1843s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/15 15:46:20   1843s]       skew_group clk_cpu/prelayout_constraint_mode: insertion delay [min=0.370, max=0.607, avg=0.483, sd=0.045], skew [0.237 vs 0.154*], 97.2% {0.399, 0.552} (wid=0.054 ws=0.046) (gid=0.568 gs=0.213)
[11/15 15:46:20   1843s]       skew_group clk_hfxt/prelayout_constraint_mode: insertion delay [min=0.231, max=1.000, avg=0.935, sd=0.171], skew [0.769 vs 0.154*], 93.8% {0.850, 1.000} (wid=0.014 ws=0.011) (gid=0.988 gs=0.760)
[11/15 15:46:20   1843s]       skew_group clk_lfxt/prelayout_constraint_mode: insertion delay [min=0.228, max=0.995, avg=0.931, sd=0.170], skew [0.767 vs 0.154*], 93.8% {0.845, 0.995} (wid=0.014 ws=0.011) (gid=0.983 gs=0.758)
[11/15 15:46:20   1843s]       skew_group clk_sck0/prelayout_constraint_mode: insertion delay [min=0.522, max=0.531, avg=0.524, sd=0.002], skew [0.009 vs 0.154], 100% {0.522, 0.531} (wid=0.018 ws=0.004) (gid=0.517 gs=0.010)
[11/15 15:46:20   1843s]       skew_group clk_sck1/prelayout_constraint_mode: insertion delay [min=0.483, max=0.494, avg=0.485, sd=0.003], skew [0.011 vs 0.154], 100% {0.483, 0.494} (wid=0.010 ws=0.001) (gid=0.485 gs=0.011)
[11/15 15:46:20   1843s]       skew_group mclk/prelayout_constraint_mode: insertion delay [min=0.577, max=1.140, avg=0.888, sd=0.068], skew [0.563 vs 0.154*], 91.1% {0.763, 0.917} (wid=0.056 ws=0.051) (gid=1.127 gs=0.558)
[11/15 15:46:20   1843s]       skew_group smclk/prelayout_constraint_mode: insertion delay [min=0.398, max=0.940, avg=0.631, sd=0.151], skew [0.542 vs 0.154*], 66.8% {0.501, 0.655} (wid=0.013 ws=0.009) (gid=0.930 gs=0.536)
[11/15 15:46:20   1843s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/15 15:46:20   1843s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/15 15:46:20   1843s]   Stage::DRV Fixing done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/15 15:46:20   1843s]   Stage::Insertion Delay Reduction...
[11/15 15:46:20   1843s]   Removing unnecessary root buffering...
[11/15 15:46:20   1843s]     Accumulated time to calculate placeable region: 0.0309
[11/15 15:46:20   1843s]     Accumulated time to calculate placeable region: 0.0312
[11/15 15:46:20   1843s]     Accumulated time to calculate placeable region: 0.0315
[11/15 15:46:20   1843s]     Accumulated time to calculate placeable region: 0.0319
[11/15 15:46:20   1843s]     Accumulated time to calculate placeable region: 0.0322
[11/15 15:46:20   1843s]     Accumulated time to calculate placeable region: 0.0325
[11/15 15:46:21   1844s]     Accumulated time to calculate placeable region: 0.0329
[11/15 15:46:21   1844s]     Accumulated time to calculate placeable region: 0.0332
[11/15 15:46:21   1844s]     Accumulated time to calculate placeable region: 0.0335
[11/15 15:46:21   1844s]     Accumulated time to calculate placeable region: 0.0338
[11/15 15:46:21   1844s]     Accumulated time to calculate placeable region: 0.0341
[11/15 15:46:21   1844s]     Accumulated time to calculate placeable region: 0.0344
[11/15 15:46:21   1844s]     Accumulated time to calculate placeable region: 0.0347
[11/15 15:46:21   1844s]     Accumulated time to calculate placeable region: 0.035
[11/15 15:46:21   1844s]     Accumulated time to calculate placeable region: 0.0353
[11/15 15:46:21   1844s]     Accumulated time to calculate placeable region: 0.0356
[11/15 15:46:21   1844s]     Accumulated time to calculate placeable region: 0.0359
[11/15 15:46:21   1844s]     Accumulated time to calculate placeable region: 0.0362
[11/15 15:46:21   1844s]     Accumulated time to calculate placeable region: 0.0365
[11/15 15:46:21   1844s]     Accumulated time to calculate placeable region: 0.0369
[11/15 15:46:21   1844s]     Accumulated time to calculate placeable region: 0.0372
[11/15 15:46:21   1844s]     Accumulated time to calculate placeable region: 0.0375
[11/15 15:46:21   1844s]     Clock DAG stats after 'Removing unnecessary root buffering':
[11/15 15:46:21   1844s]       cell counts      : b=0, i=157, icg=360, nicg=0, l=41, total=558
[11/15 15:46:21   1844s]       cell areas       : b=0.000um^2, i=1300.000um^2, icg=5211.200um^2, nicg=0.000um^2, l=459.200um^2, total=6970.400um^2
[11/15 15:46:21   1844s]       cell capacitance : b=0.000pF, i=3.545pF, icg=2.964pF, nicg=0.000pF, l=0.471pF, total=6.980pF
[11/15 15:46:21   1844s]       sink capacitance : count=4549, total=7.811pF, avg=0.002pF, sd=0.022pF, min=0.001pF, max=0.600pF
[11/15 15:46:21   1844s]       wire capacitance : top=0.000pF, trunk=3.531pF, leaf=5.497pF, total=9.028pF
[11/15 15:46:21   1844s]       wire lengths     : top=0.000um, trunk=19972.279um, leaf=26217.217um, total=46189.496um
[11/15 15:46:21   1844s]       hp wire lengths  : top=0.000um, trunk=16826.000um, leaf=17361.440um, total=34187.440um
[11/15 15:46:21   1844s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[11/15 15:46:21   1844s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[11/15 15:46:21   1844s]       Trunk : target=0.400ns count=201 avg=0.069ns sd=0.075ns min=0.013ns max=0.398ns {188 <= 0.240ns, 6 <= 0.320ns, 4 <= 0.360ns, 1 <= 0.380ns, 2 <= 0.400ns}
[11/15 15:46:21   1844s]       Leaf  : target=0.400ns count=363 avg=0.065ns sd=0.070ns min=0.009ns max=0.378ns {343 <= 0.240ns, 9 <= 0.320ns, 7 <= 0.360ns, 4 <= 0.380ns, 0 <= 0.400ns}
[11/15 15:46:21   1844s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[11/15 15:46:21   1844s]        Invs: INVX16BA10TH: 132 INVX13BA10TH: 1 INVX11BA10TH: 2 INVX9BA10TH: 2 INVX7P5BA10TH: 3 INVX6BA10TH: 2 INVX5BA10TH: 5 INVX4BA10TH: 1 INVX3BA10TH: 1 INVX2BA10TH: 4 INVX1BA10TH: 4 
[11/15 15:46:21   1844s]        ICGs: PREICGX16BA10TH: 88 PREICGX13BA10TH: 152 PREICGX11BA10TH: 21 PREICGX9BA10TH: 4 PREICGX7P5BA10TH: 12 PREICGX6BA10TH: 24 PREICGX5BA10TH: 6 PREICGX4BA10TH: 5 PREICGX3BA10TH: 5 PREICGX2BA10TH: 14 PREICGX1BA10TH: 16 PREICGX0P5BA10TH: 13 
[11/15 15:46:21   1844s]      Logics: NAND2X8BA10TH: 14 AO22X6MA10TH: 1 AOI2XB1X8MA10TH: 1 AOI21X8MA10TH: 1 OAI21X8MA10TH: 8 OAI2XB1X8MA10TH: 2 NOR2BX8MA10TH: 4 AOI31X6MA10TH: 4 XOR2X4MA10TH: 2 AOI221X4MA10TH: 2 OR4X0P7MA10TH: 2 
[11/15 15:46:21   1844s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[11/15 15:46:21   1844s]       skew_group mclk/prelayout_constraint_mode: insertion delay [min=0.577, max=1.140], skew [0.563 vs 0.154*]
[11/15 15:46:21   1844s]           min path sink: core/irq_restore_ack_reg/CK
[11/15 15:46:21   1844s]           max path sink: timer1/overflow_int_flag_reg/CK
[11/15 15:46:21   1844s]     Skew group summary after 'Removing unnecessary root buffering':
[11/15 15:46:21   1844s]       skew_group clk_cpu/prelayout_constraint_mode: insertion delay [min=0.370, max=0.607], skew [0.237 vs 0.154*]
[11/15 15:46:21   1844s]       skew_group clk_hfxt/prelayout_constraint_mode: insertion delay [min=0.231, max=1.000], skew [0.769 vs 0.154*]
[11/15 15:46:21   1844s]       skew_group clk_lfxt/prelayout_constraint_mode: insertion delay [min=0.228, max=0.995], skew [0.767 vs 0.154*]
[11/15 15:46:21   1844s]       skew_group clk_sck0/prelayout_constraint_mode: insertion delay [min=0.519, max=0.528], skew [0.009 vs 0.154]
[11/15 15:46:21   1844s]       skew_group clk_sck1/prelayout_constraint_mode: insertion delay [min=0.482, max=0.493], skew [0.011 vs 0.154]
[11/15 15:46:21   1844s]       skew_group mclk/prelayout_constraint_mode: insertion delay [min=0.577, max=1.140], skew [0.563 vs 0.154*]
[11/15 15:46:21   1844s]       skew_group smclk/prelayout_constraint_mode: insertion delay [min=0.398, max=0.940], skew [0.542 vs 0.154*]
[11/15 15:46:21   1844s]     Legalizer API calls during this step: 125 succeeded with high effort: 125 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/15 15:46:21   1844s]   Removing unnecessary root buffering done. (took cpu=0:00:00.3 real=0:00:00.3)
[11/15 15:46:21   1844s]   Removing unconstrained drivers...
[11/15 15:46:21   1844s]     Have 11 candidate drivers for removal.
[11/15 15:46:21   1844s]     Removing drivers: ...20% ...40% ...60% ...80% ...100% 
[11/15 15:46:21   1844s]     Clock DAG stats after 'Removing unconstrained drivers':
[11/15 15:46:21   1844s]       cell counts      : b=0, i=157, icg=360, nicg=0, l=41, total=558
[11/15 15:46:21   1844s]       cell areas       : b=0.000um^2, i=1300.000um^2, icg=5211.200um^2, nicg=0.000um^2, l=459.200um^2, total=6970.400um^2
[11/15 15:46:21   1844s]       cell capacitance : b=0.000pF, i=3.545pF, icg=2.964pF, nicg=0.000pF, l=0.471pF, total=6.980pF
[11/15 15:46:21   1844s]       sink capacitance : count=4549, total=7.811pF, avg=0.002pF, sd=0.022pF, min=0.001pF, max=0.600pF
[11/15 15:46:21   1844s]       wire capacitance : top=0.000pF, trunk=3.531pF, leaf=5.497pF, total=9.028pF
[11/15 15:46:21   1844s]       wire lengths     : top=0.000um, trunk=19972.279um, leaf=26217.217um, total=46189.496um
[11/15 15:46:21   1844s]       hp wire lengths  : top=0.000um, trunk=16826.000um, leaf=17361.440um, total=34187.440um
[11/15 15:46:21   1844s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[11/15 15:46:21   1844s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[11/15 15:46:21   1844s]       Trunk : target=0.400ns count=201 avg=0.069ns sd=0.075ns min=0.013ns max=0.398ns {188 <= 0.240ns, 6 <= 0.320ns, 4 <= 0.360ns, 1 <= 0.380ns, 2 <= 0.400ns}
[11/15 15:46:21   1844s]       Leaf  : target=0.400ns count=363 avg=0.065ns sd=0.070ns min=0.009ns max=0.378ns {343 <= 0.240ns, 9 <= 0.320ns, 7 <= 0.360ns, 4 <= 0.380ns, 0 <= 0.400ns}
[11/15 15:46:21   1844s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[11/15 15:46:21   1844s]        Invs: INVX16BA10TH: 132 INVX13BA10TH: 1 INVX11BA10TH: 2 INVX9BA10TH: 2 INVX7P5BA10TH: 3 INVX6BA10TH: 2 INVX5BA10TH: 5 INVX4BA10TH: 1 INVX3BA10TH: 1 INVX2BA10TH: 4 INVX1BA10TH: 4 
[11/15 15:46:21   1844s]        ICGs: PREICGX16BA10TH: 88 PREICGX13BA10TH: 152 PREICGX11BA10TH: 21 PREICGX9BA10TH: 4 PREICGX7P5BA10TH: 12 PREICGX6BA10TH: 24 PREICGX5BA10TH: 6 PREICGX4BA10TH: 5 PREICGX3BA10TH: 5 PREICGX2BA10TH: 14 PREICGX1BA10TH: 16 PREICGX0P5BA10TH: 13 
[11/15 15:46:21   1844s]      Logics: NAND2X8BA10TH: 14 AO22X6MA10TH: 1 AOI2XB1X8MA10TH: 1 AOI21X8MA10TH: 1 OAI21X8MA10TH: 8 OAI2XB1X8MA10TH: 2 NOR2BX8MA10TH: 4 AOI31X6MA10TH: 4 XOR2X4MA10TH: 2 AOI221X4MA10TH: 2 OR4X0P7MA10TH: 2 
[11/15 15:46:21   1844s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[11/15 15:46:21   1844s]       skew_group mclk/prelayout_constraint_mode: insertion delay [min=0.577, max=1.140], skew [0.563 vs 0.154*]
[11/15 15:46:21   1844s]           min path sink: core/irq_restore_ack_reg/CK
[11/15 15:46:21   1844s]           max path sink: timer1/overflow_int_flag_reg/CK
[11/15 15:46:21   1844s]     Skew group summary after 'Removing unconstrained drivers':
[11/15 15:46:21   1844s]       skew_group clk_cpu/prelayout_constraint_mode: insertion delay [min=0.370, max=0.607], skew [0.237 vs 0.154*]
[11/15 15:46:21   1844s]       skew_group clk_hfxt/prelayout_constraint_mode: insertion delay [min=0.231, max=1.000], skew [0.769 vs 0.154*]
[11/15 15:46:21   1844s]       skew_group clk_lfxt/prelayout_constraint_mode: insertion delay [min=0.228, max=0.995], skew [0.767 vs 0.154*]
[11/15 15:46:21   1844s]       skew_group clk_sck0/prelayout_constraint_mode: insertion delay [min=0.519, max=0.528], skew [0.009 vs 0.154]
[11/15 15:46:21   1844s]       skew_group clk_sck1/prelayout_constraint_mode: insertion delay [min=0.482, max=0.493], skew [0.011 vs 0.154]
[11/15 15:46:21   1844s]       skew_group mclk/prelayout_constraint_mode: insertion delay [min=0.577, max=1.140], skew [0.563 vs 0.154*]
[11/15 15:46:21   1844s]       skew_group smclk/prelayout_constraint_mode: insertion delay [min=0.398, max=0.940], skew [0.542 vs 0.154*]
[11/15 15:46:21   1844s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/15 15:46:21   1844s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 15:46:21   1844s]   Reducing insertion delay 1...
[11/15 15:46:21   1844s]     Clock DAG stats after 'Reducing insertion delay 1':
[11/15 15:46:21   1844s]       cell counts      : b=0, i=171, icg=360, nicg=0, l=41, total=572
[11/15 15:46:21   1844s]       cell areas       : b=0.000um^2, i=1354.400um^2, icg=5211.200um^2, nicg=0.000um^2, l=459.200um^2, total=7024.800um^2
[11/15 15:46:21   1844s]       cell capacitance : b=0.000pF, i=3.679pF, icg=2.964pF, nicg=0.000pF, l=0.471pF, total=7.114pF
[11/15 15:46:21   1844s]       sink capacitance : count=4549, total=7.811pF, avg=0.002pF, sd=0.022pF, min=0.001pF, max=0.600pF
[11/15 15:46:21   1844s]       wire capacitance : top=0.000pF, trunk=3.552pF, leaf=5.498pF, total=9.050pF
[11/15 15:46:21   1844s]       wire lengths     : top=0.000um, trunk=20047.879um, leaf=26223.147um, total=46271.026um
[11/15 15:46:21   1844s]       hp wire lengths  : top=0.000um, trunk=16909.000um, leaf=17370.570um, total=34279.570um
[11/15 15:46:21   1844s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[11/15 15:46:21   1844s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[11/15 15:46:21   1844s]       Trunk : target=0.400ns count=215 avg=0.061ns sd=0.058ns min=0.013ns max=0.395ns {207 <= 0.240ns, 6 <= 0.320ns, 1 <= 0.360ns, 0 <= 0.380ns, 1 <= 0.400ns}
[11/15 15:46:21   1844s]       Leaf  : target=0.400ns count=363 avg=0.063ns sd=0.067ns min=0.009ns max=0.369ns {345 <= 0.240ns, 9 <= 0.320ns, 6 <= 0.360ns, 3 <= 0.380ns, 0 <= 0.400ns}
[11/15 15:46:21   1844s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[11/15 15:46:21   1844s]        Invs: INVX16BA10TH: 132 INVX13BA10TH: 1 INVX11BA10TH: 2 INVX9BA10TH: 6 INVX7P5BA10TH: 6 INVX6BA10TH: 3 INVX5BA10TH: 7 INVX4BA10TH: 1 INVX3BA10TH: 4 INVX2BA10TH: 5 INVX1BA10TH: 4 
[11/15 15:46:21   1844s]        ICGs: PREICGX16BA10TH: 88 PREICGX13BA10TH: 152 PREICGX11BA10TH: 21 PREICGX9BA10TH: 4 PREICGX7P5BA10TH: 12 PREICGX6BA10TH: 24 PREICGX5BA10TH: 6 PREICGX4BA10TH: 5 PREICGX3BA10TH: 5 PREICGX2BA10TH: 14 PREICGX1BA10TH: 16 PREICGX0P5BA10TH: 13 
[11/15 15:46:21   1844s]      Logics: NAND2X8BA10TH: 14 AO22X6MA10TH: 1 AOI2XB1X8MA10TH: 1 AOI21X8MA10TH: 1 OAI21X8MA10TH: 8 OAI2XB1X8MA10TH: 2 NOR2BX8MA10TH: 4 AOI31X6MA10TH: 4 XOR2X4MA10TH: 2 AOI221X4MA10TH: 2 OR4X0P7MA10TH: 2 
[11/15 15:46:21   1844s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[11/15 15:46:21   1844s]       skew_group mclk/prelayout_constraint_mode: insertion delay [min=0.577, max=1.019], skew [0.442 vs 0.154*]
[11/15 15:46:21   1844s]           min path sink: core/irq_restore_ack_reg/CK
[11/15 15:46:21   1844s]           max path sink: timer1/overflow_int_flag_reg/CK
[11/15 15:46:21   1844s]     Skew group summary after 'Reducing insertion delay 1':
[11/15 15:46:21   1844s]       skew_group clk_cpu/prelayout_constraint_mode: insertion delay [min=0.370, max=0.581], skew [0.211 vs 0.154*]
[11/15 15:46:21   1844s]       skew_group clk_hfxt/prelayout_constraint_mode: insertion delay [min=0.231, max=0.879], skew [0.648 vs 0.154*]
[11/15 15:46:21   1844s]       skew_group clk_lfxt/prelayout_constraint_mode: insertion delay [min=0.228, max=0.874], skew [0.646 vs 0.154*]
[11/15 15:46:21   1844s]       skew_group clk_sck0/prelayout_constraint_mode: insertion delay [min=0.456, max=0.468], skew [0.012 vs 0.154]
[11/15 15:46:21   1844s]       skew_group clk_sck1/prelayout_constraint_mode: insertion delay [min=0.429, max=0.440], skew [0.011 vs 0.154]
[11/15 15:46:21   1844s]       skew_group mclk/prelayout_constraint_mode: insertion delay [min=0.577, max=1.019], skew [0.442 vs 0.154*]
[11/15 15:46:21   1844s]       skew_group smclk/prelayout_constraint_mode: insertion delay [min=0.398, max=0.819], skew [0.421 vs 0.154*]
[11/15 15:46:21   1844s]     Legalizer API calls during this step: 702 succeeded with high effort: 700 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 2
[11/15 15:46:21   1844s]   Reducing insertion delay 1 done. (took cpu=0:00:00.7 real=0:00:00.7)
[11/15 15:46:21   1844s]   Removing longest path buffering...
[11/15 15:46:22   1845s]     Clock DAG stats after 'Removing longest path buffering':
[11/15 15:46:22   1845s]       cell counts      : b=0, i=153, icg=360, nicg=0, l=41, total=554
[11/15 15:46:22   1845s]       cell areas       : b=0.000um^2, i=1202.800um^2, icg=5222.000um^2, nicg=0.000um^2, l=459.200um^2, total=6884.000um^2
[11/15 15:46:22   1845s]       cell capacitance : b=0.000pF, i=3.264pF, icg=2.972pF, nicg=0.000pF, l=0.471pF, total=6.707pF
[11/15 15:46:22   1845s]       sink capacitance : count=4549, total=7.811pF, avg=0.002pF, sd=0.022pF, min=0.001pF, max=0.600pF
[11/15 15:46:22   1845s]       wire capacitance : top=0.000pF, trunk=3.488pF, leaf=5.498pF, total=8.986pF
[11/15 15:46:22   1845s]       wire lengths     : top=0.000um, trunk=19724.676um, leaf=26225.347um, total=45950.023um
[11/15 15:46:22   1845s]       hp wire lengths  : top=0.000um, trunk=16607.600um, leaf=17377.670um, total=33985.270um
[11/15 15:46:22   1845s]     Clock DAG net violations after 'Removing longest path buffering': none
[11/15 15:46:22   1845s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[11/15 15:46:22   1845s]       Trunk : target=0.400ns count=197 avg=0.065ns sd=0.060ns min=0.013ns max=0.395ns {189 <= 0.240ns, 6 <= 0.320ns, 1 <= 0.360ns, 0 <= 0.380ns, 1 <= 0.400ns}
[11/15 15:46:22   1845s]       Leaf  : target=0.400ns count=363 avg=0.063ns sd=0.067ns min=0.009ns max=0.369ns {345 <= 0.240ns, 9 <= 0.320ns, 6 <= 0.360ns, 3 <= 0.380ns, 0 <= 0.400ns}
[11/15 15:46:22   1845s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[11/15 15:46:22   1845s]        Invs: INVX16BA10TH: 118 INVX11BA10TH: 2 INVX9BA10TH: 4 INVX7P5BA10TH: 5 INVX6BA10TH: 3 INVX5BA10TH: 7 INVX4BA10TH: 1 INVX3BA10TH: 4 INVX2BA10TH: 5 INVX1BA10TH: 4 
[11/15 15:46:22   1845s]        ICGs: PREICGX16BA10TH: 90 PREICGX13BA10TH: 151 PREICGX11BA10TH: 21 PREICGX9BA10TH: 4 PREICGX7P5BA10TH: 12 PREICGX6BA10TH: 23 PREICGX5BA10TH: 6 PREICGX4BA10TH: 5 PREICGX3BA10TH: 5 PREICGX2BA10TH: 14 PREICGX1BA10TH: 16 PREICGX0P5BA10TH: 13 
[11/15 15:46:22   1845s]      Logics: NAND2X8BA10TH: 14 AO22X6MA10TH: 1 AOI2XB1X8MA10TH: 1 AOI21X8MA10TH: 1 OAI21X8MA10TH: 8 OAI2XB1X8MA10TH: 2 NOR2BX8MA10TH: 4 AOI31X6MA10TH: 4 XOR2X4MA10TH: 2 AOI221X4MA10TH: 2 OR4X0P7MA10TH: 2 
[11/15 15:46:22   1845s]     Primary reporting skew groups after 'Removing longest path buffering':
[11/15 15:46:22   1845s]       skew_group mclk/prelayout_constraint_mode: insertion delay [min=0.521, max=0.926], skew [0.405 vs 0.154*]
[11/15 15:46:22   1845s]           min path sink: core/irq_restore_ack_reg/CK
[11/15 15:46:22   1845s]           max path sink: timer0/timer_value_reg[31]/CK
[11/15 15:46:22   1845s]     Skew group summary after 'Removing longest path buffering':
[11/15 15:46:22   1845s]       skew_group clk_cpu/prelayout_constraint_mode: insertion delay [min=0.315, max=0.525], skew [0.211 vs 0.154*]
[11/15 15:46:22   1845s]       skew_group clk_hfxt/prelayout_constraint_mode: insertion delay [min=0.183, max=0.825], skew [0.643 vs 0.154*]
[11/15 15:46:22   1845s]       skew_group clk_lfxt/prelayout_constraint_mode: insertion delay [min=0.181, max=0.823], skew [0.642 vs 0.154*]
[11/15 15:46:22   1845s]       skew_group clk_sck0/prelayout_constraint_mode: insertion delay [min=0.425, max=0.429], skew [0.004 vs 0.154]
[11/15 15:46:22   1845s]       skew_group clk_sck1/prelayout_constraint_mode: insertion delay [min=0.360, max=0.369], skew [0.009 vs 0.154]
[11/15 15:46:22   1845s]       skew_group mclk/prelayout_constraint_mode: insertion delay [min=0.521, max=0.926], skew [0.405 vs 0.154*]
[11/15 15:46:22   1845s]       skew_group smclk/prelayout_constraint_mode: insertion delay [min=0.398, max=0.817], skew [0.419 vs 0.154*]
[11/15 15:46:22   1845s]     Legalizer API calls during this step: 268 succeeded with high effort: 268 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/15 15:46:22   1845s]   Removing longest path buffering done. (took cpu=0:00:00.7 real=0:00:00.7)
[11/15 15:46:22   1845s]   Reducing insertion delay 2...
[11/15 15:46:23   1846s]     Accumulated time to calculate placeable region: 0.038
[11/15 15:46:23   1846s]     Accumulated time to calculate placeable region: 0.0384
[11/15 15:46:23   1846s]     Accumulated time to calculate placeable region: 0.0388
[11/15 15:46:26   1849s]     Path optimization required 5379 stage delay updates 
[11/15 15:46:26   1849s]     Clock DAG stats after 'Reducing insertion delay 2':
[11/15 15:46:26   1849s]       cell counts      : b=0, i=153, icg=360, nicg=0, l=41, total=554
[11/15 15:46:26   1849s]       cell areas       : b=0.000um^2, i=1203.600um^2, icg=5223.200um^2, nicg=0.000um^2, l=459.200um^2, total=6886.000um^2
[11/15 15:46:26   1849s]       cell capacitance : b=0.000pF, i=3.265pF, icg=2.974pF, nicg=0.000pF, l=0.471pF, total=6.709pF
[11/15 15:46:26   1849s]       sink capacitance : count=4549, total=7.811pF, avg=0.002pF, sd=0.022pF, min=0.001pF, max=0.600pF
[11/15 15:46:26   1849s]       wire capacitance : top=0.000pF, trunk=3.424pF, leaf=5.493pF, total=8.917pF
[11/15 15:46:26   1849s]       wire lengths     : top=0.000um, trunk=19373.776um, leaf=26186.998um, total=45560.775um
[11/15 15:46:26   1849s]       hp wire lengths  : top=0.000um, trunk=16321.200um, leaf=17331.620um, total=33652.820um
[11/15 15:46:26   1849s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[11/15 15:46:26   1849s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[11/15 15:46:26   1849s]       Trunk : target=0.400ns count=197 avg=0.062ns sd=0.054ns min=0.013ns max=0.395ns {192 <= 0.240ns, 4 <= 0.320ns, 0 <= 0.360ns, 0 <= 0.380ns, 1 <= 0.400ns}
[11/15 15:46:26   1849s]       Leaf  : target=0.400ns count=363 avg=0.063ns sd=0.066ns min=0.009ns max=0.369ns {345 <= 0.240ns, 9 <= 0.320ns, 6 <= 0.360ns, 3 <= 0.380ns, 0 <= 0.400ns}
[11/15 15:46:26   1849s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[11/15 15:46:26   1849s]        Invs: INVX16BA10TH: 117 INVX13BA10TH: 1 INVX11BA10TH: 3 INVX9BA10TH: 2 INVX7P5BA10TH: 6 INVX6BA10TH: 4 INVX5BA10TH: 6 INVX4BA10TH: 3 INVX3BA10TH: 2 INVX2BA10TH: 5 INVX1BA10TH: 4 
[11/15 15:46:26   1849s]        ICGs: PREICGX16BA10TH: 89 PREICGX13BA10TH: 152 PREICGX11BA10TH: 21 PREICGX9BA10TH: 4 PREICGX7P5BA10TH: 12 PREICGX6BA10TH: 24 PREICGX5BA10TH: 6 PREICGX4BA10TH: 5 PREICGX3BA10TH: 6 PREICGX2BA10TH: 14 PREICGX1BA10TH: 15 PREICGX0P5BA10TH: 12 
[11/15 15:46:26   1849s]      Logics: NAND2X8BA10TH: 14 AO22X6MA10TH: 1 AOI2XB1X8MA10TH: 1 AOI21X8MA10TH: 1 OAI21X8MA10TH: 8 OAI2XB1X8MA10TH: 2 NOR2BX8MA10TH: 4 AOI31X6MA10TH: 4 XOR2X4MA10TH: 2 AOI221X4MA10TH: 2 OR4X0P7MA10TH: 2 
[11/15 15:46:26   1849s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[11/15 15:46:26   1849s]       skew_group mclk/prelayout_constraint_mode: insertion delay [min=0.489, max=0.859, avg=0.735, sd=0.044], skew [0.370 vs 0.154*], 93.3% {0.665, 0.819} (wid=0.057 ws=0.053) (gid=0.847 gs=0.364)
[11/15 15:46:26   1849s]           min path sink: core/irq_restore_ack_reg/CK
[11/15 15:46:26   1849s]           max path sink: timer0/timer_value_reg[31]/CK
[11/15 15:46:26   1849s]     Skew group summary after 'Reducing insertion delay 2':
[11/15 15:46:26   1849s]       skew_group clk_cpu/prelayout_constraint_mode: insertion delay [min=0.314, max=0.481, avg=0.425, sd=0.045], skew [0.167 vs 0.154*], 97.3% {0.342, 0.481} (wid=0.055 ws=0.046) (gid=0.464 gs=0.167)
[11/15 15:46:26   1849s]       skew_group clk_hfxt/prelayout_constraint_mode: insertion delay [min=0.169, max=0.776, avg=0.729, sd=0.136], skew [0.607 vs 0.154*], 94.6% {0.627, 0.776} (wid=0.011 ws=0.009) (gid=0.765 gs=0.598)
[11/15 15:46:26   1849s]       skew_group clk_lfxt/prelayout_constraint_mode: insertion delay [min=0.175, max=0.781, avg=0.733, sd=0.136], skew [0.607 vs 0.154*], 94.6% {0.630, 0.781} (wid=0.012 ws=0.009) (gid=0.770 gs=0.597)
[11/15 15:46:26   1849s]       skew_group clk_sck0/prelayout_constraint_mode: insertion delay [min=0.420, max=0.423, avg=0.422, sd=0.001], skew [0.003 vs 0.154], 100% {0.420, 0.423} (wid=0.017 ws=0.003) (gid=0.407 gs=0.000)
[11/15 15:46:26   1849s]       skew_group clk_sck1/prelayout_constraint_mode: insertion delay [min=0.340, max=0.349, avg=0.341, sd=0.002], skew [0.009 vs 0.154], 100% {0.340, 0.349} (wid=0.011 ws=0.001) (gid=0.340 gs=0.010)
[11/15 15:46:26   1849s]       skew_group mclk/prelayout_constraint_mode: insertion delay [min=0.489, max=0.859, avg=0.735, sd=0.044], skew [0.370 vs 0.154*], 93.3% {0.665, 0.819} (wid=0.057 ws=0.053) (gid=0.847 gs=0.364)
[11/15 15:46:26   1849s]       skew_group smclk/prelayout_constraint_mode: insertion delay [min=0.391, max=0.775, avg=0.601, sd=0.110], skew [0.384 vs 0.154*], 67.1% {0.495, 0.649} (wid=0.011 ws=0.008) (gid=0.771 gs=0.384)
[11/15 15:46:26   1849s]     Legalizer API calls during this step: 2998 succeeded with high effort: 2973 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 25
[11/15 15:46:26   1849s]   Reducing insertion delay 2 done. (took cpu=0:00:03.6 real=0:00:03.6)
[11/15 15:46:26   1849s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:05.4 real=0:00:05.4)
[11/15 15:46:26   1849s]   CCOpt::Phase::Construction done. (took cpu=0:00:19.2 real=0:00:14.3)
[11/15 15:46:26   1849s]   CCOpt::Phase::Implementation...
[11/15 15:46:26   1849s]   Stage::Reducing Power...
[11/15 15:46:26   1849s]   Improving clock tree routing...
[11/15 15:46:26   1849s]     Iteration 1...
[11/15 15:46:26   1849s]     Iteration 1 done.
[11/15 15:46:26   1849s]     Clock DAG stats after 'Improving clock tree routing':
[11/15 15:46:26   1849s]       cell counts      : b=0, i=153, icg=360, nicg=0, l=41, total=554
[11/15 15:46:26   1849s]       cell areas       : b=0.000um^2, i=1203.600um^2, icg=5223.200um^2, nicg=0.000um^2, l=459.200um^2, total=6886.000um^2
[11/15 15:46:26   1849s]       cell capacitance : b=0.000pF, i=3.265pF, icg=2.974pF, nicg=0.000pF, l=0.471pF, total=6.709pF
[11/15 15:46:26   1849s]       sink capacitance : count=4549, total=7.811pF, avg=0.002pF, sd=0.022pF, min=0.001pF, max=0.600pF
[11/15 15:46:26   1849s]       wire capacitance : top=0.000pF, trunk=3.406pF, leaf=5.493pF, total=8.899pF
[11/15 15:46:26   1849s]       wire lengths     : top=0.000um, trunk=19304.377um, leaf=26186.998um, total=45491.375um
[11/15 15:46:26   1849s]       hp wire lengths  : top=0.000um, trunk=16251.600um, leaf=17331.620um, total=33583.220um
[11/15 15:46:26   1849s]     Clock DAG net violations after 'Improving clock tree routing': none
[11/15 15:46:26   1849s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[11/15 15:46:26   1849s]       Trunk : target=0.400ns count=197 avg=0.062ns sd=0.054ns min=0.013ns max=0.395ns {192 <= 0.240ns, 4 <= 0.320ns, 0 <= 0.360ns, 0 <= 0.380ns, 1 <= 0.400ns}
[11/15 15:46:26   1849s]       Leaf  : target=0.400ns count=363 avg=0.063ns sd=0.066ns min=0.009ns max=0.369ns {345 <= 0.240ns, 9 <= 0.320ns, 6 <= 0.360ns, 3 <= 0.380ns, 0 <= 0.400ns}
[11/15 15:46:26   1849s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[11/15 15:46:26   1849s]        Invs: INVX16BA10TH: 117 INVX13BA10TH: 1 INVX11BA10TH: 3 INVX9BA10TH: 2 INVX7P5BA10TH: 6 INVX6BA10TH: 4 INVX5BA10TH: 6 INVX4BA10TH: 3 INVX3BA10TH: 2 INVX2BA10TH: 5 INVX1BA10TH: 4 
[11/15 15:46:26   1849s]        ICGs: PREICGX16BA10TH: 89 PREICGX13BA10TH: 152 PREICGX11BA10TH: 21 PREICGX9BA10TH: 4 PREICGX7P5BA10TH: 12 PREICGX6BA10TH: 24 PREICGX5BA10TH: 6 PREICGX4BA10TH: 5 PREICGX3BA10TH: 6 PREICGX2BA10TH: 14 PREICGX1BA10TH: 15 PREICGX0P5BA10TH: 12 
[11/15 15:46:26   1849s]      Logics: NAND2X8BA10TH: 14 AO22X6MA10TH: 1 AOI2XB1X8MA10TH: 1 AOI21X8MA10TH: 1 OAI21X8MA10TH: 8 OAI2XB1X8MA10TH: 2 NOR2BX8MA10TH: 4 AOI31X6MA10TH: 4 XOR2X4MA10TH: 2 AOI221X4MA10TH: 2 OR4X0P7MA10TH: 2 
[11/15 15:46:26   1849s]     Primary reporting skew groups after 'Improving clock tree routing':
[11/15 15:46:26   1849s]       skew_group mclk/prelayout_constraint_mode: insertion delay [min=0.489, max=0.859], skew [0.370 vs 0.154*]
[11/15 15:46:26   1849s]           min path sink: core/irq_restore_ack_reg/CK
[11/15 15:46:26   1849s]           max path sink: timer0/timer_value_reg[31]/CK
[11/15 15:46:26   1849s]     Skew group summary after 'Improving clock tree routing':
[11/15 15:46:26   1849s]       skew_group clk_cpu/prelayout_constraint_mode: insertion delay [min=0.314, max=0.481], skew [0.167 vs 0.154*]
[11/15 15:46:26   1849s]       skew_group clk_hfxt/prelayout_constraint_mode: insertion delay [min=0.169, max=0.776], skew [0.607 vs 0.154*]
[11/15 15:46:26   1849s]       skew_group clk_lfxt/prelayout_constraint_mode: insertion delay [min=0.175, max=0.781], skew [0.607 vs 0.154*]
[11/15 15:46:26   1849s]       skew_group clk_sck0/prelayout_constraint_mode: insertion delay [min=0.420, max=0.423], skew [0.003 vs 0.154]
[11/15 15:46:26   1849s]       skew_group clk_sck1/prelayout_constraint_mode: insertion delay [min=0.340, max=0.349], skew [0.009 vs 0.154]
[11/15 15:46:26   1849s]       skew_group mclk/prelayout_constraint_mode: insertion delay [min=0.489, max=0.859], skew [0.370 vs 0.154*]
[11/15 15:46:26   1849s]       skew_group smclk/prelayout_constraint_mode: insertion delay [min=0.391, max=0.775], skew [0.384 vs 0.154*]
[11/15 15:46:26   1849s]     Legalizer API calls during this step: 294 succeeded with high effort: 289 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 5
[11/15 15:46:26   1849s]   Improving clock tree routing done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/15 15:46:26   1849s]   Reducing clock tree power 1...
[11/15 15:46:26   1849s]     Resizing gates: ..[11/15 15:46:26   1849s] 
[11/15 15:46:26   1849s] Accumulated time to calculate placeable region: 0.0508
[11/15 15:46:26   1849s] Accumulated time to calculate placeable region: 0.0524
[11/15 15:46:26   1850s] Accumulated time to calculate placeable region: 0.0528
[11/15 15:46:26   1850s] Accumulated time to calculate placeable region: 0.0634
[11/15 15:46:26   1850s] Accumulated time to calculate placeable region: 0.0665
[11/15 15:46:26   1850s] Accumulated time to calculate placeable region: 0.071
[11/15 15:46:26   1850s] Accumulated time to calculate placeable region: 0.0727
[11/15 15:46:26   1850s] Accumulated time to calculate placeable region: 0.0778
    .[11/15 15:46:26   1850s] 
[11/15 15:46:26   1850s] Accumulated time to calculate placeable region: 0.0863
[11/15 15:46:26   1850s] Accumulated time to calculate placeable region: 0.0866
    20% [11/15 15:46:26   1850s] 
[11/15 15:46:26   1850s] Accumulated time to calculate placeable region: 0.0884
[11/15 15:46:26   1850s] Accumulated time to calculate placeable region: 0.0888
[11/15 15:46:26   1850s] Accumulated time to calculate placeable region: 0.0896
[11/15 15:46:26   1850s] Accumulated time to calculate placeable region: 0.0899
[11/15 15:46:26   1850s] Accumulated time to calculate placeable region: 0.0937
[11/15 15:46:26   1850s] Accumulated time to calculate placeable region: 0.102
    ..[11/15 15:46:26   1850s] 
[11/15 15:46:26   1850s] Accumulated time to calculate placeable region: 0.113
    .40% ...60% ...80% ...Legalizing clock trees...
[11/15 15:46:28   1856s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 15:46:28   1856s]     100% 
[11/15 15:46:28   1856s]     Clock DAG stats after reducing clock tree power 1 iteration 1:
[11/15 15:46:28   1856s]       cell counts      : b=0, i=153, icg=360, nicg=0, l=41, total=554
[11/15 15:46:28   1856s]       cell areas       : b=0.000um^2, i=475.600um^2, icg=3109.600um^2, nicg=0.000um^2, l=208.800um^2, total=3794.000um^2
[11/15 15:46:28   1856s]       cell capacitance : b=0.000pF, i=1.111pF, icg=1.364pF, nicg=0.000pF, l=0.151pF, total=2.625pF
[11/15 15:46:28   1856s]       sink capacitance : count=4549, total=7.811pF, avg=0.002pF, sd=0.022pF, min=0.001pF, max=0.600pF
[11/15 15:46:28   1856s]       wire capacitance : top=0.000pF, trunk=3.411pF, leaf=5.459pF, total=8.870pF
[11/15 15:46:28   1856s]       wire lengths     : top=0.000um, trunk=19276.566um, leaf=25984.795um, total=45261.361um
[11/15 15:46:28   1856s]       hp wire lengths  : top=0.000um, trunk=16251.600um, leaf=17331.620um, total=33583.220um
[11/15 15:46:28   1856s]     Clock DAG net violations after reducing clock tree power 1 iteration 1: none
[11/15 15:46:28   1856s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
[11/15 15:46:28   1856s]       Trunk : target=0.400ns count=197 avg=0.092ns sd=0.060ns min=0.020ns max=0.353ns {190 <= 0.240ns, 6 <= 0.320ns, 1 <= 0.360ns, 0 <= 0.380ns, 0 <= 0.400ns}
[11/15 15:46:28   1856s]       Leaf  : target=0.400ns count=363 avg=0.124ns sd=0.068ns min=0.028ns max=0.389ns {340 <= 0.240ns, 13 <= 0.320ns, 6 <= 0.360ns, 3 <= 0.380ns, 1 <= 0.400ns}
[11/15 15:46:28   1856s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
[11/15 15:46:28   1856s]        Invs: INVX16BA10TH: 16 INVX13BA10TH: 4 INVX11BA10TH: 4 INVX9BA10TH: 2 INVX7P5BA10TH: 9 INVX6BA10TH: 4 INVX5BA10TH: 9 INVX4BA10TH: 7 INVX3BA10TH: 21 INVX2BA10TH: 29 INVX1BA10TH: 48 
[11/15 15:46:28   1856s]        ICGs: PREICGX16BA10TH: 9 PREICGX13BA10TH: 9 PREICGX11BA10TH: 2 PREICGX9BA10TH: 9 PREICGX7P5BA10TH: 11 PREICGX6BA10TH: 11 PREICGX5BA10TH: 14 PREICGX4BA10TH: 30 PREICGX3BA10TH: 56 PREICGX2BA10TH: 103 PREICGX1BA10TH: 69 PREICGX0P5BA10TH: 37 
[11/15 15:46:28   1856s]      Logics: AO22X6MA10TH: 1 AOI21X8MA10TH: 1 OAI21X8MA10TH: 2 AOI2XB1X6MA10TH: 1 OAI2XB1X6MA10TH: 2 XOR2X4MA10TH: 1 XOR2X3MA10TH: 1 OAI21X3MA10TH: 1 AOI221X4MA10TH: 2 OAI21X2MA10TH: 1 OAI21X1P4MA10TH: 3 NAND2X1AA10TH: 3 NAND2X0P7BA10TH: 2 AOI31X1MA10TH: 4 OAI21X1MA10TH: 1 NOR2BX1MA10TH: 4 NAND2X0P7AA10TH: 4 OR4X0P7MA10TH: 2 NAND2X0P5AA10TH: 5 
[11/15 15:46:28   1856s]     Primary reporting skew groups after reducing clock tree power 1 iteration 1:
[11/15 15:46:28   1856s]       skew_group mclk/prelayout_constraint_mode: insertion delay [min=0.706, max=0.828], skew [0.122 vs 0.154]
[11/15 15:46:28   1856s]           min path sink: core/irq_handler_inst/highest_priority_irq_reg_reg[6]/CK
[11/15 15:46:28   1856s]           max path sink: timer0/timer_value_reg[31]/CK
[11/15 15:46:28   1856s]     Skew group summary after reducing clock tree power 1 iteration 1:
[11/15 15:46:28   1856s]       skew_group clk_cpu/prelayout_constraint_mode: insertion delay [min=0.366, max=0.481], skew [0.115 vs 0.154]
[11/15 15:46:28   1856s]       skew_group clk_hfxt/prelayout_constraint_mode: insertion delay [min=0.327, max=0.774], skew [0.448 vs 0.154*]
[11/15 15:46:28   1856s]       skew_group clk_lfxt/prelayout_constraint_mode: insertion delay [min=0.334, max=0.776], skew [0.442 vs 0.154*]
[11/15 15:46:28   1856s]       skew_group clk_sck0/prelayout_constraint_mode: insertion delay [min=0.440, max=0.444], skew [0.004 vs 0.154]
[11/15 15:46:28   1856s]       skew_group clk_sck1/prelayout_constraint_mode: insertion delay [min=0.357, max=0.359], skew [0.001 vs 0.154]
[11/15 15:46:28   1856s]       skew_group mclk/prelayout_constraint_mode: insertion delay [min=0.706, max=0.828], skew [0.122 vs 0.154]
[11/15 15:46:28   1856s]       skew_group smclk/prelayout_constraint_mode: insertion delay [min=0.534, max=0.807], skew [0.273 vs 0.154*]
[11/15 15:46:28   1856s]     Resizing gates: ...[11/15 15:46:28   1856s] 
[11/15 15:46:28   1856s] Accumulated time to calculate placeable region: 0.116
[11/15 15:46:28   1856s] Accumulated time to calculate placeable region: 0.117
[11/15 15:46:28   1856s] Accumulated time to calculate placeable region: 0.119
[11/15 15:46:28   1856s] Accumulated time to calculate placeable region: 0.119
    20% ...40% ...60% ...80% ..Legalizing clock trees...
[11/15 15:46:28   1859s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 15:46:28   1859s]     .100% 
[11/15 15:46:29   1859s]     Clock DAG stats after reducing clock tree power 1 iteration 2:
[11/15 15:46:29   1859s]       cell counts      : b=0, i=153, icg=360, nicg=0, l=41, total=554
[11/15 15:46:29   1859s]       cell areas       : b=0.000um^2, i=429.600um^2, icg=2911.200um^2, nicg=0.000um^2, l=198.800um^2, total=3539.600um^2
[11/15 15:46:29   1859s]       cell capacitance : b=0.000pF, i=0.979pF, icg=1.208pF, nicg=0.000pF, l=0.133pF, total=2.319pF
[11/15 15:46:29   1859s]       sink capacitance : count=4549, total=7.811pF, avg=0.002pF, sd=0.022pF, min=0.001pF, max=0.600pF
[11/15 15:46:29   1859s]       wire capacitance : top=0.000pF, trunk=3.412pF, leaf=5.460pF, total=8.872pF
[11/15 15:46:29   1859s]       wire lengths     : top=0.000um, trunk=19295.491um, leaf=25987.796um, total=45283.287um
[11/15 15:46:29   1859s]       hp wire lengths  : top=0.000um, trunk=16251.600um, leaf=17331.620um, total=33583.220um
[11/15 15:46:29   1859s]     Clock DAG net violations after reducing clock tree power 1 iteration 2: none
[11/15 15:46:29   1859s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 2:
[11/15 15:46:29   1859s]       Trunk : target=0.400ns count=197 avg=0.107ns sd=0.076ns min=0.024ns max=0.372ns {175 <= 0.240ns, 19 <= 0.320ns, 2 <= 0.360ns, 1 <= 0.380ns, 0 <= 0.400ns}
[11/15 15:46:29   1859s]       Leaf  : target=0.400ns count=363 avg=0.142ns sd=0.066ns min=0.031ns max=0.389ns {335 <= 0.240ns, 18 <= 0.320ns, 6 <= 0.360ns, 3 <= 0.380ns, 1 <= 0.400ns}
[11/15 15:46:29   1859s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 2 {count}:
[11/15 15:46:29   1859s]        Invs: INVX16BA10TH: 15 INVX13BA10TH: 3 INVX11BA10TH: 3 INVX9BA10TH: 2 INVX7P5BA10TH: 4 INVX6BA10TH: 4 INVX5BA10TH: 9 INVX4BA10TH: 5 INVX3BA10TH: 18 INVX2BA10TH: 25 INVX1BA10TH: 65 
[11/15 15:46:29   1859s]        ICGs: PREICGX16BA10TH: 4 PREICGX13BA10TH: 4 PREICGX11BA10TH: 3 PREICGX9BA10TH: 5 PREICGX7P5BA10TH: 5 PREICGX6BA10TH: 6 PREICGX5BA10TH: 10 PREICGX4BA10TH: 20 PREICGX3BA10TH: 51 PREICGX2BA10TH: 95 PREICGX1BA10TH: 109 PREICGX0P5BA10TH: 48 
[11/15 15:46:29   1859s]      Logics: AOI21X8MA10TH: 1 OAI21X8MA10TH: 2 AO22X4MA10TH: 1 AOI2XB1X6MA10TH: 1 OAI2XB1X6MA10TH: 2 XOR2X4MA10TH: 1 XOR2X3MA10TH: 1 OAI21X3MA10TH: 1 AOI221X4MA10TH: 2 OAI21X2MA10TH: 1 OR4X0P7MA10TH: 2 OAI21X0P7MA10TH: 1 NAND2X0P5AA10TH: 14 AOI31X0P5MA10TH: 4 NOR2BX0P5MA10TH: 4 OAI21X0P5MA10TH: 3 
[11/15 15:46:29   1859s]     Primary reporting skew groups after reducing clock tree power 1 iteration 2:
[11/15 15:46:29   1859s]       skew_group mclk/prelayout_constraint_mode: insertion delay [min=0.781, max=0.901], skew [0.119 vs 0.154]
[11/15 15:46:29   1859s]           min path sink: core/irq_handler_inst/highest_priority_irq_reg_reg[6]/CK
[11/15 15:46:29   1859s]           max path sink: npu0/CurrWAddr_reg[11]/CK
[11/15 15:46:29   1859s]     Skew group summary after reducing clock tree power 1 iteration 2:
[11/15 15:46:29   1859s]       skew_group clk_cpu/prelayout_constraint_mode: insertion delay [min=0.375, max=0.505], skew [0.130 vs 0.154]
[11/15 15:46:29   1859s]       skew_group clk_hfxt/prelayout_constraint_mode: insertion delay [min=0.360, max=0.805], skew [0.445 vs 0.154*]
[11/15 15:46:29   1859s]       skew_group clk_lfxt/prelayout_constraint_mode: insertion delay [min=0.368, max=0.808], skew [0.439 vs 0.154*]
[11/15 15:46:29   1859s]       skew_group clk_sck0/prelayout_constraint_mode: insertion delay [min=0.436, max=0.444], skew [0.007 vs 0.154]
[11/15 15:46:29   1859s]       skew_group clk_sck1/prelayout_constraint_mode: insertion delay [min=0.364, max=0.365], skew [0.001 vs 0.154]
[11/15 15:46:29   1859s]       skew_group mclk/prelayout_constraint_mode: insertion delay [min=0.781, max=0.901], skew [0.119 vs 0.154]
[11/15 15:46:29   1859s]       skew_group smclk/prelayout_constraint_mode: insertion delay [min=0.545, max=0.804], skew [0.258 vs 0.154*]
[11/15 15:46:29   1859s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[11/15 15:46:29   1861s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 15:46:29   1861s]     100% 
[11/15 15:46:29   1861s]     Clock DAG stats after 'Reducing clock tree power 1':
[11/15 15:46:29   1861s]       cell counts      : b=0, i=153, icg=360, nicg=0, l=41, total=554
[11/15 15:46:29   1861s]       cell areas       : b=0.000um^2, i=423.600um^2, icg=2892.400um^2, nicg=0.000um^2, l=198.800um^2, total=3514.800um^2
[11/15 15:46:29   1861s]       cell capacitance : b=0.000pF, i=0.962pF, icg=1.193pF, nicg=0.000pF, l=0.132pF, total=2.287pF
[11/15 15:46:29   1861s]       sink capacitance : count=4549, total=7.811pF, avg=0.002pF, sd=0.022pF, min=0.001pF, max=0.600pF
[11/15 15:46:29   1861s]       wire capacitance : top=0.000pF, trunk=3.411pF, leaf=5.459pF, total=8.870pF
[11/15 15:46:29   1861s]       wire lengths     : top=0.000um, trunk=19286.091um, leaf=25983.297um, total=45269.388um
[11/15 15:46:29   1861s]       hp wire lengths  : top=0.000um, trunk=16251.600um, leaf=17331.620um, total=33583.220um
[11/15 15:46:29   1861s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[11/15 15:46:29   1861s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[11/15 15:46:29   1861s]       Trunk : target=0.400ns count=197 avg=0.108ns sd=0.077ns min=0.024ns max=0.389ns {175 <= 0.240ns, 18 <= 0.320ns, 2 <= 0.360ns, 1 <= 0.380ns, 1 <= 0.400ns}
[11/15 15:46:29   1861s]       Leaf  : target=0.400ns count=363 avg=0.144ns sd=0.066ns min=0.031ns max=0.389ns {334 <= 0.240ns, 19 <= 0.320ns, 6 <= 0.360ns, 3 <= 0.380ns, 1 <= 0.400ns}
[11/15 15:46:29   1861s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[11/15 15:46:29   1861s]        Invs: INVX16BA10TH: 14 INVX13BA10TH: 4 INVX11BA10TH: 2 INVX9BA10TH: 2 INVX7P5BA10TH: 5 INVX6BA10TH: 2 INVX5BA10TH: 10 INVX4BA10TH: 6 INVX3BA10TH: 17 INVX2BA10TH: 26 INVX1BA10TH: 65 
[11/15 15:46:29   1861s]        ICGs: PREICGX16BA10TH: 3 PREICGX13BA10TH: 5 PREICGX11BA10TH: 2 PREICGX9BA10TH: 5 PREICGX7P5BA10TH: 5 PREICGX6BA10TH: 5 PREICGX5BA10TH: 8 PREICGX4BA10TH: 20 PREICGX3BA10TH: 54 PREICGX2BA10TH: 88 PREICGX1BA10TH: 116 PREICGX0P5BA10TH: 49 
[11/15 15:46:29   1861s]      Logics: AOI21X8MA10TH: 1 OAI21X8MA10TH: 2 AO22X4MA10TH: 1 AOI2XB1X6MA10TH: 1 OAI2XB1X6MA10TH: 2 XOR2X4MA10TH: 1 XOR2X3MA10TH: 1 OAI21X3MA10TH: 1 AOI221X4MA10TH: 2 OAI21X2MA10TH: 1 OR4X0P7MA10TH: 2 NAND2X0P5AA10TH: 14 AOI31X0P5MA10TH: 4 NOR2BX0P5MA10TH: 4 OAI21X0P5MA10TH: 4 
[11/15 15:46:29   1861s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[11/15 15:46:29   1861s]       skew_group mclk/prelayout_constraint_mode: insertion delay [min=0.778, max=0.901], skew [0.123 vs 0.154]
[11/15 15:46:29   1862s]           min path sink: core/irq_restore_ack_reg/CK
[11/15 15:46:29   1862s]           max path sink: core/datapath_inst/rf/registers_reg[7][27]/CK
[11/15 15:46:29   1862s]     Skew group summary after 'Reducing clock tree power 1':
[11/15 15:46:29   1862s]       skew_group clk_cpu/prelayout_constraint_mode: insertion delay [min=0.372, max=0.504], skew [0.132 vs 0.154]
[11/15 15:46:29   1862s]       skew_group clk_hfxt/prelayout_constraint_mode: insertion delay [min=0.360, max=0.805], skew [0.445 vs 0.154*]
[11/15 15:46:29   1862s]       skew_group clk_lfxt/prelayout_constraint_mode: insertion delay [min=0.368, max=0.808], skew [0.439 vs 0.154*]
[11/15 15:46:29   1862s]       skew_group clk_sck0/prelayout_constraint_mode: insertion delay [min=0.436, max=0.444], skew [0.007 vs 0.154]
[11/15 15:46:29   1862s]       skew_group clk_sck1/prelayout_constraint_mode: insertion delay [min=0.364, max=0.365], skew [0.001 vs 0.154]
[11/15 15:46:29   1862s]       skew_group mclk/prelayout_constraint_mode: insertion delay [min=0.778, max=0.901], skew [0.123 vs 0.154]
[11/15 15:46:29   1862s]       skew_group smclk/prelayout_constraint_mode: insertion delay [min=0.554, max=0.813], skew [0.258 vs 0.154*]
[11/15 15:46:29   1862s]     Legalizer API calls during this step: 5031 succeeded with high effort: 5031 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/15 15:46:29   1862s]   Reducing clock tree power 1 done. (took cpu=0:00:12.5 real=0:00:03.1)
[11/15 15:46:29   1862s]   Reducing clock tree power 2...
[11/15 15:46:29   1862s]     Path optimization required 704 stage delay updates 
[11/15 15:46:29   1862s]     Clock DAG stats after 'Reducing clock tree power 2':
[11/15 15:46:29   1862s]       cell counts      : b=0, i=153, icg=360, nicg=0, l=41, total=554
[11/15 15:46:29   1862s]       cell areas       : b=0.000um^2, i=423.600um^2, icg=2892.400um^2, nicg=0.000um^2, l=198.800um^2, total=3514.800um^2
[11/15 15:46:29   1862s]       cell capacitance : b=0.000pF, i=0.962pF, icg=1.193pF, nicg=0.000pF, l=0.132pF, total=2.287pF
[11/15 15:46:29   1862s]       sink capacitance : count=4549, total=7.811pF, avg=0.002pF, sd=0.022pF, min=0.001pF, max=0.600pF
[11/15 15:46:29   1862s]       wire capacitance : top=0.000pF, trunk=3.449pF, leaf=5.467pF, total=8.917pF
[11/15 15:46:29   1862s]       wire lengths     : top=0.000um, trunk=19518.190um, leaf=26036.795um, total=45554.985um
[11/15 15:46:29   1862s]       hp wire lengths  : top=0.000um, trunk=16480.400um, leaf=17391.020um, total=33871.420um
[11/15 15:46:29   1862s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[11/15 15:46:29   1862s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[11/15 15:46:29   1862s]       Trunk : target=0.400ns count=197 avg=0.109ns sd=0.081ns min=0.024ns max=0.397ns {175 <= 0.240ns, 16 <= 0.320ns, 2 <= 0.360ns, 1 <= 0.380ns, 3 <= 0.400ns}
[11/15 15:46:29   1862s]       Leaf  : target=0.400ns count=363 avg=0.144ns sd=0.066ns min=0.031ns max=0.389ns {334 <= 0.240ns, 19 <= 0.320ns, 6 <= 0.360ns, 3 <= 0.380ns, 1 <= 0.400ns}
[11/15 15:46:29   1862s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[11/15 15:46:29   1862s]        Invs: INVX16BA10TH: 14 INVX13BA10TH: 4 INVX11BA10TH: 2 INVX9BA10TH: 2 INVX7P5BA10TH: 5 INVX6BA10TH: 2 INVX5BA10TH: 10 INVX4BA10TH: 6 INVX3BA10TH: 17 INVX2BA10TH: 26 INVX1BA10TH: 65 
[11/15 15:46:29   1862s]        ICGs: PREICGX16BA10TH: 3 PREICGX13BA10TH: 5 PREICGX11BA10TH: 2 PREICGX9BA10TH: 5 PREICGX7P5BA10TH: 5 PREICGX6BA10TH: 5 PREICGX5BA10TH: 8 PREICGX4BA10TH: 20 PREICGX3BA10TH: 54 PREICGX2BA10TH: 88 PREICGX1BA10TH: 116 PREICGX0P5BA10TH: 49 
[11/15 15:46:29   1862s]      Logics: AOI21X8MA10TH: 1 OAI21X8MA10TH: 2 AO22X4MA10TH: 1 AOI2XB1X6MA10TH: 1 OAI2XB1X6MA10TH: 2 XOR2X4MA10TH: 1 XOR2X3MA10TH: 1 OAI21X3MA10TH: 1 AOI221X4MA10TH: 2 OAI21X2MA10TH: 1 OR4X0P7MA10TH: 2 NAND2X0P5AA10TH: 14 AOI31X0P5MA10TH: 4 NOR2BX0P5MA10TH: 4 OAI21X0P5MA10TH: 4 
[11/15 15:46:30   1862s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[11/15 15:46:30   1862s]       skew_group mclk/prelayout_constraint_mode: insertion delay [min=0.778, max=0.901, avg=0.876, sd=0.017], skew [0.123 vs 0.154], 100% {0.778, 0.901} (wid=0.037 ws=0.034) (gid=0.885 gs=0.117)
[11/15 15:46:30   1862s]           min path sink: core/irq_restore_ack_reg/CK
[11/15 15:46:30   1862s]           max path sink: core/datapath_inst/rf/registers_reg[7][27]/CK
[11/15 15:46:30   1862s]     Skew group summary after 'Reducing clock tree power 2':
[11/15 15:46:30   1862s]       skew_group clk_cpu/prelayout_constraint_mode: insertion delay [min=0.372, max=0.504, avg=0.485, sd=0.013], skew [0.132 vs 0.154], 100% {0.372, 0.504} (wid=0.040 ws=0.033) (gid=0.493 gs=0.142)
[11/15 15:46:30   1862s]       skew_group clk_hfxt/prelayout_constraint_mode: insertion delay [min=0.423, max=0.805, avg=0.779, sd=0.086], skew [0.382 vs 0.154*], 94.6% {0.736, 0.805} (wid=0.011 ws=0.008) (gid=0.795 gs=0.373)
[11/15 15:46:30   1862s]       skew_group clk_lfxt/prelayout_constraint_mode: insertion delay [min=0.437, max=0.808, avg=0.781, sd=0.083], skew [0.370 vs 0.154*], 94.6% {0.738, 0.808} (wid=0.011 ws=0.008) (gid=0.797 gs=0.362)
[11/15 15:46:30   1862s]       skew_group clk_sck0/prelayout_constraint_mode: insertion delay [min=0.436, max=0.444, avg=0.438, sd=0.002], skew [0.007 vs 0.154], 100% {0.436, 0.444} (wid=0.016 ws=0.003) (gid=0.431 gs=0.007)
[11/15 15:46:30   1862s]       skew_group clk_sck1/prelayout_constraint_mode: insertion delay [min=0.364, max=0.365, avg=0.364, sd=0.000], skew [0.001 vs 0.154], 100% {0.364, 0.365} (wid=0.009 ws=0.001) (gid=0.357 gs=0.001)
[11/15 15:46:30   1862s]       skew_group mclk/prelayout_constraint_mode: insertion delay [min=0.778, max=0.901, avg=0.876, sd=0.017], skew [0.123 vs 0.154], 100% {0.778, 0.901} (wid=0.037 ws=0.034) (gid=0.885 gs=0.117)
[11/15 15:46:30   1862s]       skew_group smclk/prelayout_constraint_mode: insertion delay [min=0.577, max=0.813, avg=0.781, sd=0.035], skew [0.236 vs 0.154*], 99.4% {0.663, 0.813} (wid=0.011 ws=0.009) (gid=0.810 gs=0.236)
[11/15 15:46:30   1862s]     Legalizer API calls during this step: 329 succeeded with high effort: 329 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/15 15:46:30   1862s]   Reducing clock tree power 2 done. (took cpu=0:00:00.4 real=0:00:00.4)
[11/15 15:46:30   1862s]   Stage::Reducing Power done. (took cpu=0:00:13.1 real=0:00:03.7)
[11/15 15:46:30   1862s]   Stage::Balancing...
[11/15 15:46:30   1862s]   Approximately balancing fragments step...
[11/15 15:46:30   1862s]     Resolve constraints - Approximately balancing fragments...
[11/15 15:46:30   1862s]     Resolving skew group constraints...
[11/15 15:46:32   1865s]       Solving LP: 7 skew groups; 34 fragments, 69 fraglets and 69 vertices; 475 variables and 1452 constraints; tolerance 1
[11/15 15:46:32   1865s]     Resolving skew group constraints done.
[11/15 15:46:32   1865s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:02.8 real=0:00:02.8)
[11/15 15:46:32   1865s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[11/15 15:46:32   1865s]     Trial balancer estimated the amount of delay to be added in balancing: 0.688ns
[11/15 15:46:32   1865s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/15 15:46:32   1865s]     Approximately balancing fragments...
[11/15 15:46:32   1865s]       Moving gates to improve sub-tree skew...
[11/15 15:46:32   1865s]         Tried: 561 Succeeded: 0
[11/15 15:46:32   1865s]         Topology Tried: 0 Succeeded: 0
[11/15 15:46:32   1865s]         0 Succeeded with SS ratio
[11/15 15:46:32   1865s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[11/15 15:46:32   1865s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[11/15 15:46:33   1865s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[11/15 15:46:33   1865s]           cell counts      : b=0, i=153, icg=360, nicg=0, l=41, total=554
[11/15 15:46:33   1865s]           cell areas       : b=0.000um^2, i=423.600um^2, icg=2892.400um^2, nicg=0.000um^2, l=198.800um^2, total=3514.800um^2
[11/15 15:46:33   1865s]           cell capacitance : b=0.000pF, i=0.962pF, icg=1.193pF, nicg=0.000pF, l=0.132pF, total=2.287pF
[11/15 15:46:33   1865s]           sink capacitance : count=4549, total=7.811pF, avg=0.002pF, sd=0.022pF, min=0.001pF, max=0.600pF
[11/15 15:46:33   1865s]           wire capacitance : top=0.000pF, trunk=3.449pF, leaf=5.467pF, total=8.917pF
[11/15 15:46:33   1865s]           wire lengths     : top=0.000um, trunk=19518.190um, leaf=26036.795um, total=45554.985um
[11/15 15:46:33   1865s]           hp wire lengths  : top=0.000um, trunk=16480.400um, leaf=17391.020um, total=33871.420um
[11/15 15:46:33   1865s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[11/15 15:46:33   1865s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[11/15 15:46:33   1865s]           Trunk : target=0.400ns count=197 avg=0.109ns sd=0.081ns min=0.024ns max=0.397ns {175 <= 0.240ns, 16 <= 0.320ns, 2 <= 0.360ns, 1 <= 0.380ns, 3 <= 0.400ns}
[11/15 15:46:33   1865s]           Leaf  : target=0.400ns count=363 avg=0.144ns sd=0.066ns min=0.031ns max=0.389ns {334 <= 0.240ns, 19 <= 0.320ns, 6 <= 0.360ns, 3 <= 0.380ns, 1 <= 0.400ns}
[11/15 15:46:33   1865s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[11/15 15:46:33   1865s]            Invs: INVX16BA10TH: 14 INVX13BA10TH: 4 INVX11BA10TH: 2 INVX9BA10TH: 2 INVX7P5BA10TH: 5 INVX6BA10TH: 2 INVX5BA10TH: 10 INVX4BA10TH: 6 INVX3BA10TH: 17 INVX2BA10TH: 26 INVX1BA10TH: 65 
[11/15 15:46:33   1865s]            ICGs: PREICGX16BA10TH: 3 PREICGX13BA10TH: 5 PREICGX11BA10TH: 2 PREICGX9BA10TH: 5 PREICGX7P5BA10TH: 5 PREICGX6BA10TH: 5 PREICGX5BA10TH: 8 PREICGX4BA10TH: 20 PREICGX3BA10TH: 54 PREICGX2BA10TH: 88 PREICGX1BA10TH: 116 PREICGX0P5BA10TH: 49 
[11/15 15:46:33   1865s]          Logics: AOI21X8MA10TH: 1 OAI21X8MA10TH: 2 AO22X4MA10TH: 1 AOI2XB1X6MA10TH: 1 OAI2XB1X6MA10TH: 2 XOR2X4MA10TH: 1 XOR2X3MA10TH: 1 OAI21X3MA10TH: 1 AOI221X4MA10TH: 2 OAI21X2MA10TH: 1 OR4X0P7MA10TH: 2 NAND2X0P5AA10TH: 14 AOI31X0P5MA10TH: 4 NOR2BX0P5MA10TH: 4 OAI21X0P5MA10TH: 4 
[11/15 15:46:33   1865s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/15 15:46:33   1865s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/15 15:46:33   1865s]       Approximately balancing fragments bottom up...
[11/15 15:46:33   1865s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[11/15 15:46:34   1866s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[11/15 15:46:34   1866s]           cell counts      : b=0, i=157, icg=360, nicg=0, l=41, total=558
[11/15 15:46:34   1866s]           cell areas       : b=0.000um^2, i=397.200um^2, icg=2880.800um^2, nicg=0.000um^2, l=198.800um^2, total=3476.800um^2
[11/15 15:46:34   1866s]           cell capacitance : b=0.000pF, i=0.877pF, icg=1.184pF, nicg=0.000pF, l=0.132pF, total=2.194pF
[11/15 15:46:34   1866s]           sink capacitance : count=4549, total=7.811pF, avg=0.002pF, sd=0.022pF, min=0.001pF, max=0.600pF
[11/15 15:46:34   1866s]           wire capacitance : top=0.000pF, trunk=3.462pF, leaf=5.478pF, total=8.940pF
[11/15 15:46:34   1866s]           wire lengths     : top=0.000um, trunk=19584.390um, leaf=26105.197um, total=45689.587um
[11/15 15:46:34   1866s]           hp wire lengths  : top=0.000um, trunk=16542.400um, leaf=17391.020um, total=33933.420um
[11/15 15:46:34   1866s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[11/15 15:46:34   1866s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[11/15 15:46:34   1866s]           Trunk : target=0.400ns count=201 avg=0.108ns sd=0.076ns min=0.024ns max=0.389ns {180 <= 0.240ns, 17 <= 0.320ns, 2 <= 0.360ns, 1 <= 0.380ns, 1 <= 0.400ns}
[11/15 15:46:34   1866s]           Leaf  : target=0.400ns count=363 avg=0.144ns sd=0.066ns min=0.031ns max=0.389ns {334 <= 0.240ns, 19 <= 0.320ns, 6 <= 0.360ns, 3 <= 0.380ns, 1 <= 0.400ns}
[11/15 15:46:34   1866s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[11/15 15:46:34   1866s]            Invs: INVX16BA10TH: 10 INVX13BA10TH: 2 INVX11BA10TH: 4 INVX9BA10TH: 2 INVX7P5BA10TH: 5 INVX6BA10TH: 2 INVX5BA10TH: 10 INVX4BA10TH: 8 INVX3BA10TH: 17 INVX2BA10TH: 26 INVX1BA10TH: 71 
[11/15 15:46:34   1866s]            ICGs: PREICGX16BA10TH: 1 PREICGX13BA10TH: 6 PREICGX11BA10TH: 3 PREICGX9BA10TH: 5 PREICGX7P5BA10TH: 4 PREICGX6BA10TH: 5 PREICGX5BA10TH: 6 PREICGX4BA10TH: 22 PREICGX3BA10TH: 55 PREICGX2BA10TH: 88 PREICGX1BA10TH: 116 PREICGX0P5BA10TH: 49 
[11/15 15:46:34   1866s]          Logics: AOI21X8MA10TH: 1 OAI21X8MA10TH: 2 AO22X4MA10TH: 1 AOI2XB1X6MA10TH: 1 OAI2XB1X6MA10TH: 2 XOR2X4MA10TH: 1 XOR2X3MA10TH: 1 OAI21X3MA10TH: 1 AOI221X4MA10TH: 2 OAI21X2MA10TH: 1 OR4X0P7MA10TH: 2 NAND2X0P5AA10TH: 14 AOI31X0P5MA10TH: 4 NOR2BX0P5MA10TH: 4 OAI21X0P5MA10TH: 4 
[11/15 15:46:34   1866s]         Legalizer API calls during this step: 191 succeeded with high effort: 191 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/15 15:46:34   1866s]       Approximately balancing fragments bottom up done. (took cpu=0:00:01.2 real=0:00:01.2)
[11/15 15:46:34   1866s]       Approximately balancing fragments, wire and cell delays...
[11/15 15:46:34   1866s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[11/15 15:46:34   1866s]           Accumulated time to calculate placeable region: 0.119
[11/15 15:46:34   1867s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[11/15 15:46:34   1867s]           cell counts      : b=3, i=159, icg=360, nicg=0, l=41, total=563
[11/15 15:46:34   1867s]           cell areas       : b=9.200um^2, i=398.000um^2, icg=2880.800um^2, nicg=0.000um^2, l=198.800um^2, total=3486.800um^2
[11/15 15:46:34   1867s]           cell capacitance : b=0.004pF, i=0.876pF, icg=1.184pF, nicg=0.000pF, l=0.132pF, total=2.197pF
[11/15 15:46:34   1867s]           sink capacitance : count=4549, total=7.811pF, avg=0.002pF, sd=0.022pF, min=0.001pF, max=0.600pF
[11/15 15:46:34   1867s]           wire capacitance : top=0.000pF, trunk=3.524pF, leaf=5.469pF, total=8.993pF
[11/15 15:46:34   1867s]           wire lengths     : top=0.000um, trunk=19981.291um, leaf=26049.497um, total=46030.787um
[11/15 15:46:34   1867s]           hp wire lengths  : top=0.000um, trunk=16873.400um, leaf=17393.020um, total=34266.420um
[11/15 15:46:34   1867s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[11/15 15:46:34   1867s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[11/15 15:46:34   1867s]           Trunk : target=0.400ns count=206 avg=0.108ns sd=0.076ns min=0.024ns max=0.389ns {185 <= 0.240ns, 16 <= 0.320ns, 2 <= 0.360ns, 1 <= 0.380ns, 2 <= 0.400ns}
[11/15 15:46:34   1867s]           Leaf  : target=0.400ns count=363 avg=0.144ns sd=0.066ns min=0.031ns max=0.389ns {334 <= 0.240ns, 19 <= 0.320ns, 6 <= 0.360ns, 3 <= 0.380ns, 1 <= 0.400ns}
[11/15 15:46:34   1867s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[11/15 15:46:34   1867s]            Bufs: DLY4X0P5MA10TH: 1 DLY2X0P5MA10TH: 2 
[11/15 15:46:34   1867s]            Invs: INVX16BA10TH: 10 INVX13BA10TH: 2 INVX11BA10TH: 4 INVX9BA10TH: 2 INVX7P5BA10TH: 4 INVX6BA10TH: 2 INVX5BA10TH: 11 INVX4BA10TH: 8 INVX3BA10TH: 17 INVX2BA10TH: 26 INVX1BA10TH: 73 
[11/15 15:46:34   1867s]            ICGs: PREICGX16BA10TH: 1 PREICGX13BA10TH: 6 PREICGX11BA10TH: 3 PREICGX9BA10TH: 5 PREICGX7P5BA10TH: 4 PREICGX6BA10TH: 5 PREICGX5BA10TH: 6 PREICGX4BA10TH: 22 PREICGX3BA10TH: 55 PREICGX2BA10TH: 88 PREICGX1BA10TH: 116 PREICGX0P5BA10TH: 49 
[11/15 15:46:34   1867s]          Logics: AOI21X8MA10TH: 1 OAI21X8MA10TH: 2 AO22X4MA10TH: 1 AOI2XB1X6MA10TH: 1 OAI2XB1X6MA10TH: 2 XOR2X4MA10TH: 1 XOR2X3MA10TH: 1 OAI21X3MA10TH: 1 AOI221X4MA10TH: 2 OAI21X2MA10TH: 1 OR4X0P7MA10TH: 2 NAND2X0P5AA10TH: 14 AOI31X0P5MA10TH: 4 NOR2BX0P5MA10TH: 4 OAI21X0P5MA10TH: 4 
[11/15 15:46:34   1867s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[11/15 15:46:34   1867s]       Approximately balancing fragments, wire and cell delays, iteration 2...
[11/15 15:46:34   1867s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
[11/15 15:46:34   1867s]           cell counts      : b=3, i=159, icg=360, nicg=0, l=41, total=563
[11/15 15:46:34   1867s]           cell areas       : b=9.200um^2, i=398.000um^2, icg=2880.800um^2, nicg=0.000um^2, l=198.800um^2, total=3486.800um^2
[11/15 15:46:34   1867s]           cell capacitance : b=0.004pF, i=0.876pF, icg=1.184pF, nicg=0.000pF, l=0.132pF, total=2.197pF
[11/15 15:46:34   1867s]           sink capacitance : count=4549, total=7.811pF, avg=0.002pF, sd=0.022pF, min=0.001pF, max=0.600pF
[11/15 15:46:34   1867s]           wire capacitance : top=0.000pF, trunk=3.524pF, leaf=5.469pF, total=8.993pF
[11/15 15:46:34   1867s]           wire lengths     : top=0.000um, trunk=19981.291um, leaf=26049.497um, total=46030.787um
[11/15 15:46:34   1867s]           hp wire lengths  : top=0.000um, trunk=16873.400um, leaf=17393.020um, total=34266.420um
[11/15 15:46:34   1867s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2: none
[11/15 15:46:34   1867s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 2:
[11/15 15:46:34   1867s]           Trunk : target=0.400ns count=206 avg=0.108ns sd=0.076ns min=0.024ns max=0.389ns {185 <= 0.240ns, 16 <= 0.320ns, 2 <= 0.360ns, 1 <= 0.380ns, 2 <= 0.400ns}
[11/15 15:46:34   1867s]           Leaf  : target=0.400ns count=363 avg=0.144ns sd=0.066ns min=0.031ns max=0.389ns {334 <= 0.240ns, 19 <= 0.320ns, 6 <= 0.360ns, 3 <= 0.380ns, 1 <= 0.400ns}
[11/15 15:46:34   1867s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 2 {count}:
[11/15 15:46:34   1867s]            Bufs: DLY4X0P5MA10TH: 1 DLY2X0P5MA10TH: 2 
[11/15 15:46:34   1867s]            Invs: INVX16BA10TH: 10 INVX13BA10TH: 2 INVX11BA10TH: 4 INVX9BA10TH: 2 INVX7P5BA10TH: 4 INVX6BA10TH: 2 INVX5BA10TH: 11 INVX4BA10TH: 8 INVX3BA10TH: 17 INVX2BA10TH: 26 INVX1BA10TH: 73 
[11/15 15:46:34   1867s]            ICGs: PREICGX16BA10TH: 1 PREICGX13BA10TH: 6 PREICGX11BA10TH: 3 PREICGX9BA10TH: 5 PREICGX7P5BA10TH: 4 PREICGX6BA10TH: 5 PREICGX5BA10TH: 6 PREICGX4BA10TH: 22 PREICGX3BA10TH: 55 PREICGX2BA10TH: 88 PREICGX1BA10TH: 116 PREICGX0P5BA10TH: 49 
[11/15 15:46:34   1867s]          Logics: AOI21X8MA10TH: 1 OAI21X8MA10TH: 2 AO22X4MA10TH: 1 AOI2XB1X6MA10TH: 1 OAI2XB1X6MA10TH: 2 XOR2X4MA10TH: 1 XOR2X3MA10TH: 1 OAI21X3MA10TH: 1 AOI221X4MA10TH: 2 OAI21X2MA10TH: 1 OR4X0P7MA10TH: 2 NAND2X0P5AA10TH: 14 AOI31X0P5MA10TH: 4 NOR2BX0P5MA10TH: 4 OAI21X0P5MA10TH: 4 
[11/15 15:46:34   1867s]       Approximately balancing fragments, wire and cell delays, iteration 2 done.
[11/15 15:46:34   1867s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.7 real=0:00:00.7)
[11/15 15:46:34   1867s]     Approximately balancing fragments done.
[11/15 15:46:34   1867s]     Clock DAG stats after 'Approximately balancing fragments step':
[11/15 15:46:34   1867s]       cell counts      : b=3, i=159, icg=360, nicg=0, l=41, total=563
[11/15 15:46:34   1867s]       cell areas       : b=9.200um^2, i=398.000um^2, icg=2880.800um^2, nicg=0.000um^2, l=198.800um^2, total=3486.800um^2
[11/15 15:46:34   1867s]       cell capacitance : b=0.004pF, i=0.876pF, icg=1.184pF, nicg=0.000pF, l=0.132pF, total=2.197pF
[11/15 15:46:34   1867s]       sink capacitance : count=4549, total=7.811pF, avg=0.002pF, sd=0.022pF, min=0.001pF, max=0.600pF
[11/15 15:46:34   1867s]       wire capacitance : top=0.000pF, trunk=3.524pF, leaf=5.469pF, total=8.993pF
[11/15 15:46:34   1867s]       wire lengths     : top=0.000um, trunk=19981.291um, leaf=26049.497um, total=46030.787um
[11/15 15:46:34   1867s]       hp wire lengths  : top=0.000um, trunk=16873.400um, leaf=17393.020um, total=34266.420um
[11/15 15:46:34   1867s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[11/15 15:46:34   1867s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[11/15 15:46:34   1867s]       Trunk : target=0.400ns count=206 avg=0.108ns sd=0.076ns min=0.024ns max=0.389ns {185 <= 0.240ns, 16 <= 0.320ns, 2 <= 0.360ns, 1 <= 0.380ns, 2 <= 0.400ns}
[11/15 15:46:34   1867s]       Leaf  : target=0.400ns count=363 avg=0.144ns sd=0.066ns min=0.031ns max=0.389ns {334 <= 0.240ns, 19 <= 0.320ns, 6 <= 0.360ns, 3 <= 0.380ns, 1 <= 0.400ns}
[11/15 15:46:34   1867s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[11/15 15:46:34   1867s]        Bufs: DLY4X0P5MA10TH: 1 DLY2X0P5MA10TH: 2 
[11/15 15:46:34   1867s]        Invs: INVX16BA10TH: 10 INVX13BA10TH: 2 INVX11BA10TH: 4 INVX9BA10TH: 2 INVX7P5BA10TH: 4 INVX6BA10TH: 2 INVX5BA10TH: 11 INVX4BA10TH: 8 INVX3BA10TH: 17 INVX2BA10TH: 26 INVX1BA10TH: 73 
[11/15 15:46:34   1867s]        ICGs: PREICGX16BA10TH: 1 PREICGX13BA10TH: 6 PREICGX11BA10TH: 3 PREICGX9BA10TH: 5 PREICGX7P5BA10TH: 4 PREICGX6BA10TH: 5 PREICGX5BA10TH: 6 PREICGX4BA10TH: 22 PREICGX3BA10TH: 55 PREICGX2BA10TH: 88 PREICGX1BA10TH: 116 PREICGX0P5BA10TH: 49 
[11/15 15:46:34   1867s]      Logics: AOI21X8MA10TH: 1 OAI21X8MA10TH: 2 AO22X4MA10TH: 1 AOI2XB1X6MA10TH: 1 OAI2XB1X6MA10TH: 2 XOR2X4MA10TH: 1 XOR2X3MA10TH: 1 OAI21X3MA10TH: 1 AOI221X4MA10TH: 2 OAI21X2MA10TH: 1 OR4X0P7MA10TH: 2 NAND2X0P5AA10TH: 14 AOI31X0P5MA10TH: 4 NOR2BX0P5MA10TH: 4 OAI21X0P5MA10TH: 4 
[11/15 15:46:34   1867s]     Legalizer API calls during this step: 753 succeeded with high effort: 753 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/15 15:46:34   1867s]   Approximately balancing fragments step done. (took cpu=0:00:04.9 real=0:00:04.9)
[11/15 15:46:34   1867s]   Clock DAG stats after Approximately balancing fragments:
[11/15 15:46:34   1867s]     cell counts      : b=3, i=159, icg=360, nicg=0, l=41, total=563
[11/15 15:46:34   1867s]     cell areas       : b=9.200um^2, i=398.000um^2, icg=2880.800um^2, nicg=0.000um^2, l=198.800um^2, total=3486.800um^2
[11/15 15:46:34   1867s]     cell capacitance : b=0.004pF, i=0.876pF, icg=1.184pF, nicg=0.000pF, l=0.132pF, total=2.197pF
[11/15 15:46:34   1867s]     sink capacitance : count=4549, total=7.811pF, avg=0.002pF, sd=0.022pF, min=0.001pF, max=0.600pF
[11/15 15:46:34   1867s]     wire capacitance : top=0.000pF, trunk=3.524pF, leaf=5.469pF, total=8.993pF
[11/15 15:46:34   1867s]     wire lengths     : top=0.000um, trunk=19981.291um, leaf=26049.497um, total=46030.787um
[11/15 15:46:34   1867s]     hp wire lengths  : top=0.000um, trunk=16873.400um, leaf=17393.020um, total=34266.420um
[11/15 15:46:34   1867s]   Clock DAG net violations after Approximately balancing fragments: none
[11/15 15:46:34   1867s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[11/15 15:46:34   1867s]     Trunk : target=0.400ns count=206 avg=0.108ns sd=0.076ns min=0.024ns max=0.389ns {185 <= 0.240ns, 16 <= 0.320ns, 2 <= 0.360ns, 1 <= 0.380ns, 2 <= 0.400ns}
[11/15 15:46:34   1867s]     Leaf  : target=0.400ns count=363 avg=0.144ns sd=0.066ns min=0.031ns max=0.389ns {334 <= 0.240ns, 19 <= 0.320ns, 6 <= 0.360ns, 3 <= 0.380ns, 1 <= 0.400ns}
[11/15 15:46:35   1867s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[11/15 15:46:35   1867s]      Bufs: DLY4X0P5MA10TH: 1 DLY2X0P5MA10TH: 2 
[11/15 15:46:35   1867s]      Invs: INVX16BA10TH: 10 INVX13BA10TH: 2 INVX11BA10TH: 4 INVX9BA10TH: 2 INVX7P5BA10TH: 4 INVX6BA10TH: 2 INVX5BA10TH: 11 INVX4BA10TH: 8 INVX3BA10TH: 17 INVX2BA10TH: 26 INVX1BA10TH: 73 
[11/15 15:46:35   1867s]      ICGs: PREICGX16BA10TH: 1 PREICGX13BA10TH: 6 PREICGX11BA10TH: 3 PREICGX9BA10TH: 5 PREICGX7P5BA10TH: 4 PREICGX6BA10TH: 5 PREICGX5BA10TH: 6 PREICGX4BA10TH: 22 PREICGX3BA10TH: 55 PREICGX2BA10TH: 88 PREICGX1BA10TH: 116 PREICGX0P5BA10TH: 49 
[11/15 15:46:35   1867s]    Logics: AOI21X8MA10TH: 1 OAI21X8MA10TH: 2 AO22X4MA10TH: 1 AOI2XB1X6MA10TH: 1 OAI2XB1X6MA10TH: 2 XOR2X4MA10TH: 1 XOR2X3MA10TH: 1 OAI21X3MA10TH: 1 AOI221X4MA10TH: 2 OAI21X2MA10TH: 1 OR4X0P7MA10TH: 2 NAND2X0P5AA10TH: 14 AOI31X0P5MA10TH: 4 NOR2BX0P5MA10TH: 4 OAI21X0P5MA10TH: 4 
[11/15 15:46:35   1867s]   Primary reporting skew groups after Approximately balancing fragments:
[11/15 15:46:35   1867s]     skew_group mclk/prelayout_constraint_mode: insertion delay [min=0.777, max=0.914], skew [0.137 vs 0.154]
[11/15 15:46:35   1867s]         min path sink: core/irq_restore_ack_reg/CK
[11/15 15:46:35   1867s]         max path sink: npu0/AccOutLtchd_reg[24]/CK
[11/15 15:46:35   1867s]   Skew group summary after Approximately balancing fragments:
[11/15 15:46:35   1867s]     skew_group clk_cpu/prelayout_constraint_mode: insertion delay [min=0.366, max=0.514], skew [0.147 vs 0.154]
[11/15 15:46:35   1867s]     skew_group clk_hfxt/prelayout_constraint_mode: insertion delay [min=0.733, max=0.805], skew [0.072 vs 0.154]
[11/15 15:46:35   1867s]     skew_group clk_lfxt/prelayout_constraint_mode: insertion delay [min=0.660, max=0.807], skew [0.147 vs 0.154]
[11/15 15:46:35   1867s]     skew_group clk_sck0/prelayout_constraint_mode: insertion delay [min=0.436, max=0.444], skew [0.007 vs 0.154]
[11/15 15:46:35   1867s]     skew_group clk_sck1/prelayout_constraint_mode: insertion delay [min=0.364, max=0.365], skew [0.001 vs 0.154]
[11/15 15:46:35   1867s]     skew_group mclk/prelayout_constraint_mode: insertion delay [min=0.777, max=0.914], skew [0.137 vs 0.154]
[11/15 15:46:35   1867s]     skew_group smclk/prelayout_constraint_mode: insertion delay [min=0.663, max=0.812], skew [0.149 vs 0.154]
[11/15 15:46:35   1867s]   Improving fragments clock skew...
[11/15 15:46:35   1867s]     Clock DAG stats after 'Improving fragments clock skew':
[11/15 15:46:35   1867s]       cell counts      : b=3, i=159, icg=360, nicg=0, l=41, total=563
[11/15 15:46:35   1867s]       cell areas       : b=9.200um^2, i=398.000um^2, icg=2880.800um^2, nicg=0.000um^2, l=198.800um^2, total=3486.800um^2
[11/15 15:46:35   1867s]       cell capacitance : b=0.004pF, i=0.876pF, icg=1.184pF, nicg=0.000pF, l=0.132pF, total=2.197pF
[11/15 15:46:35   1867s]       sink capacitance : count=4549, total=7.811pF, avg=0.002pF, sd=0.022pF, min=0.001pF, max=0.600pF
[11/15 15:46:35   1867s]       wire capacitance : top=0.000pF, trunk=3.524pF, leaf=5.469pF, total=8.993pF
[11/15 15:46:35   1867s]       wire lengths     : top=0.000um, trunk=19981.291um, leaf=26049.497um, total=46030.787um
[11/15 15:46:35   1867s]       hp wire lengths  : top=0.000um, trunk=16873.400um, leaf=17393.020um, total=34266.420um
[11/15 15:46:35   1867s]     Clock DAG net violations after 'Improving fragments clock skew': none
[11/15 15:46:35   1867s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[11/15 15:46:35   1867s]       Trunk : target=0.400ns count=206 avg=0.108ns sd=0.076ns min=0.024ns max=0.389ns {185 <= 0.240ns, 16 <= 0.320ns, 2 <= 0.360ns, 1 <= 0.380ns, 2 <= 0.400ns}
[11/15 15:46:35   1867s]       Leaf  : target=0.400ns count=363 avg=0.144ns sd=0.066ns min=0.031ns max=0.389ns {334 <= 0.240ns, 19 <= 0.320ns, 6 <= 0.360ns, 3 <= 0.380ns, 1 <= 0.400ns}
[11/15 15:46:35   1867s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[11/15 15:46:35   1867s]        Bufs: DLY4X0P5MA10TH: 1 DLY2X0P5MA10TH: 2 
[11/15 15:46:35   1867s]        Invs: INVX16BA10TH: 10 INVX13BA10TH: 2 INVX11BA10TH: 4 INVX9BA10TH: 2 INVX7P5BA10TH: 4 INVX6BA10TH: 2 INVX5BA10TH: 11 INVX4BA10TH: 8 INVX3BA10TH: 17 INVX2BA10TH: 26 INVX1BA10TH: 73 
[11/15 15:46:35   1867s]        ICGs: PREICGX16BA10TH: 1 PREICGX13BA10TH: 6 PREICGX11BA10TH: 3 PREICGX9BA10TH: 5 PREICGX7P5BA10TH: 4 PREICGX6BA10TH: 5 PREICGX5BA10TH: 6 PREICGX4BA10TH: 22 PREICGX3BA10TH: 55 PREICGX2BA10TH: 88 PREICGX1BA10TH: 116 PREICGX0P5BA10TH: 49 
[11/15 15:46:35   1867s]      Logics: AOI21X8MA10TH: 1 OAI21X8MA10TH: 2 AO22X4MA10TH: 1 AOI2XB1X6MA10TH: 1 OAI2XB1X6MA10TH: 2 XOR2X4MA10TH: 1 XOR2X3MA10TH: 1 OAI21X3MA10TH: 1 AOI221X4MA10TH: 2 OAI21X2MA10TH: 1 OR4X0P7MA10TH: 2 NAND2X0P5AA10TH: 14 AOI31X0P5MA10TH: 4 NOR2BX0P5MA10TH: 4 OAI21X0P5MA10TH: 4 
[11/15 15:46:35   1867s]     Primary reporting skew groups after 'Improving fragments clock skew':
[11/15 15:46:35   1867s]       skew_group mclk/prelayout_constraint_mode: insertion delay [min=0.777, max=0.914], skew [0.137 vs 0.154]
[11/15 15:46:35   1867s]           min path sink: core/irq_restore_ack_reg/CK
[11/15 15:46:35   1867s]           max path sink: npu0/AccOutLtchd_reg[24]/CK
[11/15 15:46:35   1867s]     Skew group summary after 'Improving fragments clock skew':
[11/15 15:46:35   1867s]       skew_group clk_cpu/prelayout_constraint_mode: insertion delay [min=0.366, max=0.514], skew [0.147 vs 0.154]
[11/15 15:46:35   1867s]       skew_group clk_hfxt/prelayout_constraint_mode: insertion delay [min=0.733, max=0.805], skew [0.072 vs 0.154]
[11/15 15:46:35   1867s]       skew_group clk_lfxt/prelayout_constraint_mode: insertion delay [min=0.660, max=0.807], skew [0.147 vs 0.154]
[11/15 15:46:35   1867s]       skew_group clk_sck0/prelayout_constraint_mode: insertion delay [min=0.436, max=0.444], skew [0.007 vs 0.154]
[11/15 15:46:35   1867s]       skew_group clk_sck1/prelayout_constraint_mode: insertion delay [min=0.364, max=0.365], skew [0.001 vs 0.154]
[11/15 15:46:35   1867s]       skew_group mclk/prelayout_constraint_mode: insertion delay [min=0.777, max=0.914], skew [0.137 vs 0.154]
[11/15 15:46:35   1867s]       skew_group smclk/prelayout_constraint_mode: insertion delay [min=0.663, max=0.812], skew [0.149 vs 0.154]
[11/15 15:46:35   1867s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/15 15:46:35   1867s]   Improving fragments clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/15 15:46:35   1867s]   Approximately balancing step...
[11/15 15:46:35   1867s]     Resolve constraints - Approximately balancing...
[11/15 15:46:35   1867s]     Resolving skew group constraints...
[11/15 15:46:35   1867s]       Solving LP: 7 skew groups; 34 fragments, 69 fraglets and 69 vertices; 475 variables and 1452 constraints; tolerance 1
[11/15 15:46:35   1867s]     Resolving skew group constraints done.
[11/15 15:46:35   1867s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/15 15:46:35   1867s]     Approximately balancing...
[11/15 15:46:35   1867s]       Approximately balancing, wire and cell delays...
[11/15 15:46:35   1867s]       Approximately balancing, wire and cell delays, iteration 1...
[11/15 15:46:35   1867s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[11/15 15:46:35   1867s]           cell counts      : b=3, i=159, icg=360, nicg=0, l=41, total=563
[11/15 15:46:35   1867s]           cell areas       : b=9.200um^2, i=398.000um^2, icg=2880.800um^2, nicg=0.000um^2, l=198.800um^2, total=3486.800um^2
[11/15 15:46:35   1867s]           cell capacitance : b=0.004pF, i=0.876pF, icg=1.184pF, nicg=0.000pF, l=0.132pF, total=2.197pF
[11/15 15:46:35   1867s]           sink capacitance : count=4549, total=7.811pF, avg=0.002pF, sd=0.022pF, min=0.001pF, max=0.600pF
[11/15 15:46:35   1867s]           wire capacitance : top=0.000pF, trunk=3.524pF, leaf=5.469pF, total=8.993pF
[11/15 15:46:35   1867s]           wire lengths     : top=0.000um, trunk=19981.291um, leaf=26049.497um, total=46030.787um
[11/15 15:46:35   1867s]           hp wire lengths  : top=0.000um, trunk=16873.400um, leaf=17393.020um, total=34266.420um
[11/15 15:46:35   1867s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[11/15 15:46:35   1867s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[11/15 15:46:35   1867s]           Trunk : target=0.400ns count=206 avg=0.108ns sd=0.076ns min=0.024ns max=0.389ns {185 <= 0.240ns, 16 <= 0.320ns, 2 <= 0.360ns, 1 <= 0.380ns, 2 <= 0.400ns}
[11/15 15:46:35   1867s]           Leaf  : target=0.400ns count=363 avg=0.144ns sd=0.066ns min=0.031ns max=0.389ns {334 <= 0.240ns, 19 <= 0.320ns, 6 <= 0.360ns, 3 <= 0.380ns, 1 <= 0.400ns}
[11/15 15:46:35   1867s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[11/15 15:46:35   1867s]            Bufs: DLY4X0P5MA10TH: 1 DLY2X0P5MA10TH: 2 
[11/15 15:46:35   1867s]            Invs: INVX16BA10TH: 10 INVX13BA10TH: 2 INVX11BA10TH: 4 INVX9BA10TH: 2 INVX7P5BA10TH: 4 INVX6BA10TH: 2 INVX5BA10TH: 11 INVX4BA10TH: 8 INVX3BA10TH: 17 INVX2BA10TH: 26 INVX1BA10TH: 73 
[11/15 15:46:35   1867s]            ICGs: PREICGX16BA10TH: 1 PREICGX13BA10TH: 6 PREICGX11BA10TH: 3 PREICGX9BA10TH: 5 PREICGX7P5BA10TH: 4 PREICGX6BA10TH: 5 PREICGX5BA10TH: 6 PREICGX4BA10TH: 22 PREICGX3BA10TH: 55 PREICGX2BA10TH: 88 PREICGX1BA10TH: 116 PREICGX0P5BA10TH: 49 
[11/15 15:46:35   1867s]          Logics: AOI21X8MA10TH: 1 OAI21X8MA10TH: 2 AO22X4MA10TH: 1 AOI2XB1X6MA10TH: 1 OAI2XB1X6MA10TH: 2 XOR2X4MA10TH: 1 XOR2X3MA10TH: 1 OAI21X3MA10TH: 1 AOI221X4MA10TH: 2 OAI21X2MA10TH: 1 OR4X0P7MA10TH: 2 NAND2X0P5AA10TH: 14 AOI31X0P5MA10TH: 4 NOR2BX0P5MA10TH: 4 OAI21X0P5MA10TH: 4 
[11/15 15:46:35   1867s]       Approximately balancing, wire and cell delays, iteration 1 done.
[11/15 15:46:35   1867s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/15 15:46:35   1867s]     Approximately balancing done.
[11/15 15:46:35   1867s]     Clock DAG stats after 'Approximately balancing step':
[11/15 15:46:35   1867s]       cell counts      : b=3, i=159, icg=360, nicg=0, l=41, total=563
[11/15 15:46:35   1867s]       cell areas       : b=9.200um^2, i=398.000um^2, icg=2880.800um^2, nicg=0.000um^2, l=198.800um^2, total=3486.800um^2
[11/15 15:46:35   1867s]       cell capacitance : b=0.004pF, i=0.876pF, icg=1.184pF, nicg=0.000pF, l=0.132pF, total=2.197pF
[11/15 15:46:35   1867s]       sink capacitance : count=4549, total=7.811pF, avg=0.002pF, sd=0.022pF, min=0.001pF, max=0.600pF
[11/15 15:46:35   1867s]       wire capacitance : top=0.000pF, trunk=3.524pF, leaf=5.469pF, total=8.993pF
[11/15 15:46:35   1867s]       wire lengths     : top=0.000um, trunk=19981.291um, leaf=26049.497um, total=46030.787um
[11/15 15:46:35   1867s]       hp wire lengths  : top=0.000um, trunk=16873.400um, leaf=17393.020um, total=34266.420um
[11/15 15:46:35   1867s]     Clock DAG net violations after 'Approximately balancing step': none
[11/15 15:46:35   1867s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[11/15 15:46:35   1867s]       Trunk : target=0.400ns count=206 avg=0.108ns sd=0.076ns min=0.024ns max=0.389ns {185 <= 0.240ns, 16 <= 0.320ns, 2 <= 0.360ns, 1 <= 0.380ns, 2 <= 0.400ns}
[11/15 15:46:35   1867s]       Leaf  : target=0.400ns count=363 avg=0.144ns sd=0.066ns min=0.031ns max=0.389ns {334 <= 0.240ns, 19 <= 0.320ns, 6 <= 0.360ns, 3 <= 0.380ns, 1 <= 0.400ns}
[11/15 15:46:35   1867s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[11/15 15:46:35   1867s]        Bufs: DLY4X0P5MA10TH: 1 DLY2X0P5MA10TH: 2 
[11/15 15:46:35   1867s]        Invs: INVX16BA10TH: 10 INVX13BA10TH: 2 INVX11BA10TH: 4 INVX9BA10TH: 2 INVX7P5BA10TH: 4 INVX6BA10TH: 2 INVX5BA10TH: 11 INVX4BA10TH: 8 INVX3BA10TH: 17 INVX2BA10TH: 26 INVX1BA10TH: 73 
[11/15 15:46:35   1867s]        ICGs: PREICGX16BA10TH: 1 PREICGX13BA10TH: 6 PREICGX11BA10TH: 3 PREICGX9BA10TH: 5 PREICGX7P5BA10TH: 4 PREICGX6BA10TH: 5 PREICGX5BA10TH: 6 PREICGX4BA10TH: 22 PREICGX3BA10TH: 55 PREICGX2BA10TH: 88 PREICGX1BA10TH: 116 PREICGX0P5BA10TH: 49 
[11/15 15:46:35   1867s]      Logics: AOI21X8MA10TH: 1 OAI21X8MA10TH: 2 AO22X4MA10TH: 1 AOI2XB1X6MA10TH: 1 OAI2XB1X6MA10TH: 2 XOR2X4MA10TH: 1 XOR2X3MA10TH: 1 OAI21X3MA10TH: 1 AOI221X4MA10TH: 2 OAI21X2MA10TH: 1 OR4X0P7MA10TH: 2 NAND2X0P5AA10TH: 14 AOI31X0P5MA10TH: 4 NOR2BX0P5MA10TH: 4 OAI21X0P5MA10TH: 4 
[11/15 15:46:35   1867s]     Primary reporting skew groups after 'Approximately balancing step':
[11/15 15:46:35   1867s]       skew_group mclk/prelayout_constraint_mode: insertion delay [min=0.777, max=0.914], skew [0.137 vs 0.154]
[11/15 15:46:35   1867s]           min path sink: core/irq_restore_ack_reg/CK
[11/15 15:46:35   1867s]           max path sink: npu0/AccOutLtchd_reg[24]/CK
[11/15 15:46:35   1867s]     Skew group summary after 'Approximately balancing step':
[11/15 15:46:35   1867s]       skew_group clk_cpu/prelayout_constraint_mode: insertion delay [min=0.366, max=0.514], skew [0.147 vs 0.154]
[11/15 15:46:35   1867s]       skew_group clk_hfxt/prelayout_constraint_mode: insertion delay [min=0.733, max=0.805], skew [0.072 vs 0.154]
[11/15 15:46:35   1867s]       skew_group clk_lfxt/prelayout_constraint_mode: insertion delay [min=0.660, max=0.807], skew [0.147 vs 0.154]
[11/15 15:46:35   1867s]       skew_group clk_sck0/prelayout_constraint_mode: insertion delay [min=0.436, max=0.444], skew [0.007 vs 0.154]
[11/15 15:46:35   1867s]       skew_group clk_sck1/prelayout_constraint_mode: insertion delay [min=0.364, max=0.365], skew [0.001 vs 0.154]
[11/15 15:46:35   1867s]       skew_group mclk/prelayout_constraint_mode: insertion delay [min=0.777, max=0.914], skew [0.137 vs 0.154]
[11/15 15:46:35   1867s]       skew_group smclk/prelayout_constraint_mode: insertion delay [min=0.663, max=0.812], skew [0.149 vs 0.154]
[11/15 15:46:35   1867s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/15 15:46:35   1867s]   Approximately balancing step done. (took cpu=0:00:00.3 real=0:00:00.3)
[11/15 15:46:35   1867s]   Fixing clock tree overload...
[11/15 15:46:35   1867s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[11/15 15:46:35   1867s]     Clock DAG stats after 'Fixing clock tree overload':
[11/15 15:46:35   1867s]       cell counts      : b=3, i=159, icg=360, nicg=0, l=41, total=563
[11/15 15:46:35   1867s]       cell areas       : b=9.200um^2, i=398.000um^2, icg=2880.800um^2, nicg=0.000um^2, l=198.800um^2, total=3486.800um^2
[11/15 15:46:35   1867s]       cell capacitance : b=0.004pF, i=0.876pF, icg=1.184pF, nicg=0.000pF, l=0.132pF, total=2.197pF
[11/15 15:46:35   1867s]       sink capacitance : count=4549, total=7.811pF, avg=0.002pF, sd=0.022pF, min=0.001pF, max=0.600pF
[11/15 15:46:35   1867s]       wire capacitance : top=0.000pF, trunk=3.524pF, leaf=5.469pF, total=8.993pF
[11/15 15:46:35   1867s]       wire lengths     : top=0.000um, trunk=19981.291um, leaf=26049.497um, total=46030.787um
[11/15 15:46:35   1867s]       hp wire lengths  : top=0.000um, trunk=16873.400um, leaf=17393.020um, total=34266.420um
[11/15 15:46:35   1867s]     Clock DAG net violations after 'Fixing clock tree overload': none
[11/15 15:46:35   1867s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[11/15 15:46:35   1867s]       Trunk : target=0.400ns count=206 avg=0.108ns sd=0.076ns min=0.024ns max=0.389ns {185 <= 0.240ns, 16 <= 0.320ns, 2 <= 0.360ns, 1 <= 0.380ns, 2 <= 0.400ns}
[11/15 15:46:35   1867s]       Leaf  : target=0.400ns count=363 avg=0.144ns sd=0.066ns min=0.031ns max=0.389ns {334 <= 0.240ns, 19 <= 0.320ns, 6 <= 0.360ns, 3 <= 0.380ns, 1 <= 0.400ns}
[11/15 15:46:35   1867s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[11/15 15:46:35   1867s]        Bufs: DLY4X0P5MA10TH: 1 DLY2X0P5MA10TH: 2 
[11/15 15:46:35   1867s]        Invs: INVX16BA10TH: 10 INVX13BA10TH: 2 INVX11BA10TH: 4 INVX9BA10TH: 2 INVX7P5BA10TH: 4 INVX6BA10TH: 2 INVX5BA10TH: 11 INVX4BA10TH: 8 INVX3BA10TH: 17 INVX2BA10TH: 26 INVX1BA10TH: 73 
[11/15 15:46:35   1867s]        ICGs: PREICGX16BA10TH: 1 PREICGX13BA10TH: 6 PREICGX11BA10TH: 3 PREICGX9BA10TH: 5 PREICGX7P5BA10TH: 4 PREICGX6BA10TH: 5 PREICGX5BA10TH: 6 PREICGX4BA10TH: 22 PREICGX3BA10TH: 55 PREICGX2BA10TH: 88 PREICGX1BA10TH: 116 PREICGX0P5BA10TH: 49 
[11/15 15:46:35   1867s]      Logics: AOI21X8MA10TH: 1 OAI21X8MA10TH: 2 AO22X4MA10TH: 1 AOI2XB1X6MA10TH: 1 OAI2XB1X6MA10TH: 2 XOR2X4MA10TH: 1 XOR2X3MA10TH: 1 OAI21X3MA10TH: 1 AOI221X4MA10TH: 2 OAI21X2MA10TH: 1 OR4X0P7MA10TH: 2 NAND2X0P5AA10TH: 14 AOI31X0P5MA10TH: 4 NOR2BX0P5MA10TH: 4 OAI21X0P5MA10TH: 4 
[11/15 15:46:35   1867s]     Primary reporting skew groups after 'Fixing clock tree overload':
[11/15 15:46:35   1867s]       skew_group mclk/prelayout_constraint_mode: insertion delay [min=0.777, max=0.914], skew [0.137 vs 0.154]
[11/15 15:46:35   1867s]           min path sink: core/irq_restore_ack_reg/CK
[11/15 15:46:35   1867s]           max path sink: npu0/AccOutLtchd_reg[24]/CK
[11/15 15:46:35   1867s]     Skew group summary after 'Fixing clock tree overload':
[11/15 15:46:35   1867s]       skew_group clk_cpu/prelayout_constraint_mode: insertion delay [min=0.366, max=0.514], skew [0.147 vs 0.154]
[11/15 15:46:35   1867s]       skew_group clk_hfxt/prelayout_constraint_mode: insertion delay [min=0.733, max=0.805], skew [0.072 vs 0.154]
[11/15 15:46:35   1867s]       skew_group clk_lfxt/prelayout_constraint_mode: insertion delay [min=0.660, max=0.807], skew [0.147 vs 0.154]
[11/15 15:46:35   1867s]       skew_group clk_sck0/prelayout_constraint_mode: insertion delay [min=0.436, max=0.444], skew [0.007 vs 0.154]
[11/15 15:46:35   1867s]       skew_group clk_sck1/prelayout_constraint_mode: insertion delay [min=0.364, max=0.365], skew [0.001 vs 0.154]
[11/15 15:46:35   1867s]       skew_group mclk/prelayout_constraint_mode: insertion delay [min=0.777, max=0.914], skew [0.137 vs 0.154]
[11/15 15:46:35   1867s]       skew_group smclk/prelayout_constraint_mode: insertion delay [min=0.663, max=0.812], skew [0.149 vs 0.154]
[11/15 15:46:35   1867s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/15 15:46:35   1867s]   Fixing clock tree overload done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/15 15:46:35   1867s]   Approximately balancing paths...
[11/15 15:46:35   1867s]     Added 0 buffers.
[11/15 15:46:35   1867s]     Clock DAG stats after 'Approximately balancing paths':
[11/15 15:46:35   1867s]       cell counts      : b=3, i=159, icg=360, nicg=0, l=41, total=563
[11/15 15:46:35   1867s]       cell areas       : b=9.200um^2, i=398.000um^2, icg=2880.800um^2, nicg=0.000um^2, l=198.800um^2, total=3486.800um^2
[11/15 15:46:35   1867s]       cell capacitance : b=0.004pF, i=0.876pF, icg=1.184pF, nicg=0.000pF, l=0.132pF, total=2.197pF
[11/15 15:46:35   1867s]       sink capacitance : count=4549, total=7.811pF, avg=0.002pF, sd=0.022pF, min=0.001pF, max=0.600pF
[11/15 15:46:35   1867s]       wire capacitance : top=0.000pF, trunk=3.524pF, leaf=5.469pF, total=8.993pF
[11/15 15:46:35   1867s]       wire lengths     : top=0.000um, trunk=19981.291um, leaf=26049.497um, total=46030.787um
[11/15 15:46:35   1867s]       hp wire lengths  : top=0.000um, trunk=16873.400um, leaf=17393.020um, total=34266.420um
[11/15 15:46:35   1867s]     Clock DAG net violations after 'Approximately balancing paths': none
[11/15 15:46:35   1867s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[11/15 15:46:35   1867s]       Trunk : target=0.400ns count=206 avg=0.108ns sd=0.076ns min=0.024ns max=0.389ns {185 <= 0.240ns, 16 <= 0.320ns, 2 <= 0.360ns, 1 <= 0.380ns, 2 <= 0.400ns}
[11/15 15:46:35   1867s]       Leaf  : target=0.400ns count=363 avg=0.144ns sd=0.066ns min=0.031ns max=0.389ns {334 <= 0.240ns, 19 <= 0.320ns, 6 <= 0.360ns, 3 <= 0.380ns, 1 <= 0.400ns}
[11/15 15:46:35   1867s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[11/15 15:46:35   1867s]        Bufs: DLY4X0P5MA10TH: 1 DLY2X0P5MA10TH: 2 
[11/15 15:46:35   1867s]        Invs: INVX16BA10TH: 10 INVX13BA10TH: 2 INVX11BA10TH: 4 INVX9BA10TH: 2 INVX7P5BA10TH: 4 INVX6BA10TH: 2 INVX5BA10TH: 11 INVX4BA10TH: 8 INVX3BA10TH: 17 INVX2BA10TH: 26 INVX1BA10TH: 73 
[11/15 15:46:35   1867s]        ICGs: PREICGX16BA10TH: 1 PREICGX13BA10TH: 6 PREICGX11BA10TH: 3 PREICGX9BA10TH: 5 PREICGX7P5BA10TH: 4 PREICGX6BA10TH: 5 PREICGX5BA10TH: 6 PREICGX4BA10TH: 22 PREICGX3BA10TH: 55 PREICGX2BA10TH: 88 PREICGX1BA10TH: 116 PREICGX0P5BA10TH: 49 
[11/15 15:46:35   1867s]      Logics: AOI21X8MA10TH: 1 OAI21X8MA10TH: 2 AO22X4MA10TH: 1 AOI2XB1X6MA10TH: 1 OAI2XB1X6MA10TH: 2 XOR2X4MA10TH: 1 XOR2X3MA10TH: 1 OAI21X3MA10TH: 1 AOI221X4MA10TH: 2 OAI21X2MA10TH: 1 OR4X0P7MA10TH: 2 NAND2X0P5AA10TH: 14 AOI31X0P5MA10TH: 4 NOR2BX0P5MA10TH: 4 OAI21X0P5MA10TH: 4 
[11/15 15:46:35   1868s]     Primary reporting skew groups after 'Approximately balancing paths':
[11/15 15:46:35   1868s]       skew_group mclk/prelayout_constraint_mode: insertion delay [min=0.777, max=0.914, avg=0.886, sd=0.018], skew [0.137 vs 0.154], 100% {0.777, 0.914} (wid=0.036 ws=0.034) (gid=0.898 gs=0.125)
[11/15 15:46:35   1868s]           min path sink: core/irq_restore_ack_reg/CK
[11/15 15:46:35   1868s]           max path sink: npu0/AccOutLtchd_reg[24]/CK
[11/15 15:46:35   1868s]     Skew group summary after 'Approximately balancing paths':
[11/15 15:46:35   1868s]       skew_group clk_cpu/prelayout_constraint_mode: insertion delay [min=0.366, max=0.514, avg=0.490, sd=0.016], skew [0.147 vs 0.154], 100% {0.366, 0.514} (wid=0.039 ws=0.033) (gid=0.503 gs=0.157)
[11/15 15:46:35   1868s]       skew_group clk_hfxt/prelayout_constraint_mode: insertion delay [min=0.733, max=0.805, avg=0.796, sd=0.012], skew [0.072 vs 0.154], 100% {0.733, 0.805} (wid=0.011 ws=0.009) (gid=0.794 gs=0.067)
[11/15 15:46:35   1868s]       skew_group clk_lfxt/prelayout_constraint_mode: insertion delay [min=0.660, max=0.807, avg=0.792, sd=0.033], skew [0.147 vs 0.154], 100% {0.660, 0.807} (wid=0.011 ws=0.007) (gid=0.797 gs=0.140)
[11/15 15:46:35   1868s]       skew_group clk_sck0/prelayout_constraint_mode: insertion delay [min=0.436, max=0.444, avg=0.438, sd=0.002], skew [0.007 vs 0.154], 100% {0.436, 0.444} (wid=0.016 ws=0.003) (gid=0.431 gs=0.007)
[11/15 15:46:35   1868s]       skew_group clk_sck1/prelayout_constraint_mode: insertion delay [min=0.364, max=0.365, avg=0.364, sd=0.000], skew [0.001 vs 0.154], 100% {0.364, 0.365} (wid=0.009 ws=0.001) (gid=0.357 gs=0.001)
[11/15 15:46:35   1868s]       skew_group mclk/prelayout_constraint_mode: insertion delay [min=0.777, max=0.914, avg=0.886, sd=0.018], skew [0.137 vs 0.154], 100% {0.777, 0.914} (wid=0.036 ws=0.034) (gid=0.898 gs=0.125)
[11/15 15:46:35   1868s]       skew_group smclk/prelayout_constraint_mode: insertion delay [min=0.663, max=0.812, avg=0.782, sd=0.032], skew [0.149 vs 0.154], 100% {0.663, 0.812} (wid=0.011 ws=0.009) (gid=0.810 gs=0.151)
[11/15 15:46:35   1868s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/15 15:46:35   1868s]   Approximately balancing paths done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/15 15:46:35   1868s]   Stage::Balancing done. (took cpu=0:00:05.6 real=0:00:05.6)
[11/15 15:46:35   1868s]   Stage::Polishing...
[11/15 15:46:35   1868s]   Merging balancing drivers for power...
[11/15 15:46:35   1868s]     Tried: 570 Succeeded: 0
[11/15 15:46:35   1868s]     Clock tree timing engine global stage delay update for max_delay_corner:setup.late...
[11/15 15:46:35   1868s]     Clock tree timing engine global stage delay update for max_delay_corner:setup.late done. (took cpu=0:00:00.2 real=0:00:00.0)
[11/15 15:46:35   1868s]     Clock DAG stats after 'Merging balancing drivers for power':
[11/15 15:46:35   1868s]       cell counts      : b=3, i=159, icg=360, nicg=0, l=41, total=563
[11/15 15:46:35   1868s]       cell areas       : b=9.200um^2, i=398.000um^2, icg=2880.800um^2, nicg=0.000um^2, l=198.800um^2, total=3486.800um^2
[11/15 15:46:35   1868s]       cell capacitance : b=0.004pF, i=0.876pF, icg=1.184pF, nicg=0.000pF, l=0.132pF, total=2.197pF
[11/15 15:46:35   1868s]       sink capacitance : count=4549, total=7.811pF, avg=0.002pF, sd=0.022pF, min=0.001pF, max=0.600pF
[11/15 15:46:35   1868s]       wire capacitance : top=0.000pF, trunk=3.524pF, leaf=5.469pF, total=8.993pF
[11/15 15:46:35   1868s]       wire lengths     : top=0.000um, trunk=19981.291um, leaf=26049.497um, total=46030.787um
[11/15 15:46:35   1868s]       hp wire lengths  : top=0.000um, trunk=16873.400um, leaf=17393.020um, total=34266.420um
[11/15 15:46:35   1868s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[11/15 15:46:35   1868s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[11/15 15:46:35   1868s]       Trunk : target=0.400ns count=206 avg=0.108ns sd=0.076ns min=0.025ns max=0.389ns {185 <= 0.240ns, 16 <= 0.320ns, 2 <= 0.360ns, 1 <= 0.380ns, 2 <= 0.400ns}
[11/15 15:46:35   1868s]       Leaf  : target=0.400ns count=363 avg=0.144ns sd=0.066ns min=0.031ns max=0.389ns {334 <= 0.240ns, 19 <= 0.320ns, 6 <= 0.360ns, 3 <= 0.380ns, 1 <= 0.400ns}
[11/15 15:46:35   1868s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[11/15 15:46:35   1868s]        Bufs: DLY4X0P5MA10TH: 1 DLY2X0P5MA10TH: 2 
[11/15 15:46:35   1868s]        Invs: INVX16BA10TH: 10 INVX13BA10TH: 2 INVX11BA10TH: 4 INVX9BA10TH: 2 INVX7P5BA10TH: 4 INVX6BA10TH: 2 INVX5BA10TH: 11 INVX4BA10TH: 8 INVX3BA10TH: 17 INVX2BA10TH: 26 INVX1BA10TH: 73 
[11/15 15:46:35   1868s]        ICGs: PREICGX16BA10TH: 1 PREICGX13BA10TH: 6 PREICGX11BA10TH: 3 PREICGX9BA10TH: 5 PREICGX7P5BA10TH: 4 PREICGX6BA10TH: 5 PREICGX5BA10TH: 6 PREICGX4BA10TH: 22 PREICGX3BA10TH: 55 PREICGX2BA10TH: 88 PREICGX1BA10TH: 116 PREICGX0P5BA10TH: 49 
[11/15 15:46:35   1868s]      Logics: AOI21X8MA10TH: 1 OAI21X8MA10TH: 2 AO22X4MA10TH: 1 AOI2XB1X6MA10TH: 1 OAI2XB1X6MA10TH: 2 XOR2X4MA10TH: 1 XOR2X3MA10TH: 1 OAI21X3MA10TH: 1 AOI221X4MA10TH: 2 OAI21X2MA10TH: 1 OR4X0P7MA10TH: 2 NAND2X0P5AA10TH: 14 AOI31X0P5MA10TH: 4 NOR2BX0P5MA10TH: 4 OAI21X0P5MA10TH: 4 
[11/15 15:46:35   1868s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[11/15 15:46:35   1868s]       skew_group mclk/prelayout_constraint_mode: insertion delay [min=0.778, max=0.918], skew [0.140 vs 0.154]
[11/15 15:46:35   1868s]           min path sink: core/irq_restore_ack_reg/CK
[11/15 15:46:35   1868s]           max path sink: npu0/AccOutLtchd_reg[24]/CK
[11/15 15:46:35   1868s]     Skew group summary after 'Merging balancing drivers for power':
[11/15 15:46:35   1868s]       skew_group clk_cpu/prelayout_constraint_mode: insertion delay [min=0.367, max=0.514], skew [0.147 vs 0.154]
[11/15 15:46:35   1868s]       skew_group clk_hfxt/prelayout_constraint_mode: insertion delay [min=0.733, max=0.807], skew [0.074 vs 0.154]
[11/15 15:46:35   1868s]       skew_group clk_lfxt/prelayout_constraint_mode: insertion delay [min=0.661, max=0.812], skew [0.150 vs 0.154]
[11/15 15:46:35   1868s]       skew_group clk_sck0/prelayout_constraint_mode: insertion delay [min=0.436, max=0.444], skew [0.007 vs 0.154]
[11/15 15:46:35   1868s]       skew_group clk_sck1/prelayout_constraint_mode: insertion delay [min=0.365, max=0.366], skew [0.001 vs 0.154]
[11/15 15:46:35   1868s]       skew_group mclk/prelayout_constraint_mode: insertion delay [min=0.778, max=0.918], skew [0.140 vs 0.154]
[11/15 15:46:35   1868s]       skew_group smclk/prelayout_constraint_mode: insertion delay [min=0.663, max=0.814], skew [0.150 vs 0.154]
[11/15 15:46:35   1868s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/15 15:46:35   1868s]   Merging balancing drivers for power done. (took cpu=0:00:00.3 real=0:00:00.1)
[11/15 15:46:35   1868s]   Improving clock skew...
[11/15 15:46:35   1868s]     Clock DAG stats after 'Improving clock skew':
[11/15 15:46:35   1868s]       cell counts      : b=3, i=159, icg=360, nicg=0, l=41, total=563
[11/15 15:46:35   1868s]       cell areas       : b=9.200um^2, i=398.000um^2, icg=2880.800um^2, nicg=0.000um^2, l=198.800um^2, total=3486.800um^2
[11/15 15:46:35   1868s]       cell capacitance : b=0.004pF, i=0.876pF, icg=1.184pF, nicg=0.000pF, l=0.132pF, total=2.197pF
[11/15 15:46:35   1868s]       sink capacitance : count=4549, total=7.811pF, avg=0.002pF, sd=0.022pF, min=0.001pF, max=0.600pF
[11/15 15:46:35   1868s]       wire capacitance : top=0.000pF, trunk=3.524pF, leaf=5.469pF, total=8.993pF
[11/15 15:46:35   1868s]       wire lengths     : top=0.000um, trunk=19981.291um, leaf=26049.497um, total=46030.787um
[11/15 15:46:35   1868s]       hp wire lengths  : top=0.000um, trunk=16873.400um, leaf=17393.020um, total=34266.420um
[11/15 15:46:35   1868s]     Clock DAG net violations after 'Improving clock skew': none
[11/15 15:46:35   1868s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[11/15 15:46:35   1868s]       Trunk : target=0.400ns count=206 avg=0.108ns sd=0.076ns min=0.025ns max=0.389ns {185 <= 0.240ns, 16 <= 0.320ns, 2 <= 0.360ns, 1 <= 0.380ns, 2 <= 0.400ns}
[11/15 15:46:35   1868s]       Leaf  : target=0.400ns count=363 avg=0.144ns sd=0.066ns min=0.031ns max=0.389ns {334 <= 0.240ns, 19 <= 0.320ns, 6 <= 0.360ns, 3 <= 0.380ns, 1 <= 0.400ns}
[11/15 15:46:35   1868s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[11/15 15:46:35   1868s]        Bufs: DLY4X0P5MA10TH: 1 DLY2X0P5MA10TH: 2 
[11/15 15:46:35   1868s]        Invs: INVX16BA10TH: 10 INVX13BA10TH: 2 INVX11BA10TH: 4 INVX9BA10TH: 2 INVX7P5BA10TH: 4 INVX6BA10TH: 2 INVX5BA10TH: 11 INVX4BA10TH: 8 INVX3BA10TH: 17 INVX2BA10TH: 26 INVX1BA10TH: 73 
[11/15 15:46:35   1868s]        ICGs: PREICGX16BA10TH: 1 PREICGX13BA10TH: 6 PREICGX11BA10TH: 3 PREICGX9BA10TH: 5 PREICGX7P5BA10TH: 4 PREICGX6BA10TH: 5 PREICGX5BA10TH: 6 PREICGX4BA10TH: 22 PREICGX3BA10TH: 55 PREICGX2BA10TH: 88 PREICGX1BA10TH: 116 PREICGX0P5BA10TH: 49 
[11/15 15:46:35   1868s]      Logics: AOI21X8MA10TH: 1 OAI21X8MA10TH: 2 AO22X4MA10TH: 1 AOI2XB1X6MA10TH: 1 OAI2XB1X6MA10TH: 2 XOR2X4MA10TH: 1 XOR2X3MA10TH: 1 OAI21X3MA10TH: 1 AOI221X4MA10TH: 2 OAI21X2MA10TH: 1 OR4X0P7MA10TH: 2 NAND2X0P5AA10TH: 14 AOI31X0P5MA10TH: 4 NOR2BX0P5MA10TH: 4 OAI21X0P5MA10TH: 4 
[11/15 15:46:35   1868s]     Primary reporting skew groups after 'Improving clock skew':
[11/15 15:46:35   1868s]       skew_group mclk/prelayout_constraint_mode: insertion delay [min=0.778, max=0.918, avg=0.887, sd=0.018], skew [0.140 vs 0.154], 100% {0.778, 0.918} (wid=0.036 ws=0.034) (gid=0.902 gs=0.129)
[11/15 15:46:35   1868s]           min path sink: core/irq_restore_ack_reg/CK
[11/15 15:46:35   1868s]           max path sink: npu0/AccOutLtchd_reg[24]/CK
[11/15 15:46:35   1868s]     Skew group summary after 'Improving clock skew':
[11/15 15:46:35   1868s]       skew_group clk_cpu/prelayout_constraint_mode: insertion delay [min=0.367, max=0.514, avg=0.490, sd=0.016], skew [0.147 vs 0.154], 100% {0.367, 0.514} (wid=0.039 ws=0.033) (gid=0.503 gs=0.157)
[11/15 15:46:35   1868s]       skew_group clk_hfxt/prelayout_constraint_mode: insertion delay [min=0.733, max=0.807, avg=0.797, sd=0.013], skew [0.074 vs 0.154], 100% {0.733, 0.807} (wid=0.011 ws=0.009) (gid=0.796 gs=0.069)
[11/15 15:46:35   1868s]       skew_group clk_lfxt/prelayout_constraint_mode: insertion delay [min=0.661, max=0.812, avg=0.795, sd=0.034], skew [0.150 vs 0.154], 100% {0.661, 0.812} (wid=0.011 ws=0.007) (gid=0.801 gs=0.143)
[11/15 15:46:35   1868s]       skew_group clk_sck0/prelayout_constraint_mode: insertion delay [min=0.436, max=0.444, avg=0.439, sd=0.002], skew [0.007 vs 0.154], 100% {0.436, 0.444} (wid=0.016 ws=0.003) (gid=0.431 gs=0.007)
[11/15 15:46:35   1868s]       skew_group clk_sck1/prelayout_constraint_mode: insertion delay [min=0.365, max=0.366, avg=0.365, sd=0.000], skew [0.001 vs 0.154], 100% {0.365, 0.366} (wid=0.009 ws=0.001) (gid=0.358 gs=0.001)
[11/15 15:46:35   1868s]       skew_group mclk/prelayout_constraint_mode: insertion delay [min=0.778, max=0.918, avg=0.887, sd=0.018], skew [0.140 vs 0.154], 100% {0.778, 0.918} (wid=0.036 ws=0.034) (gid=0.902 gs=0.129)
[11/15 15:46:35   1868s]       skew_group smclk/prelayout_constraint_mode: insertion delay [min=0.663, max=0.814, avg=0.782, sd=0.032], skew [0.150 vs 0.154], 100% {0.663, 0.814} (wid=0.011 ws=0.009) (gid=0.811 gs=0.152)
[11/15 15:46:35   1868s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/15 15:46:35   1868s]   Improving clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/15 15:46:35   1868s]   Moving gates to reduce wire capacitance...
[11/15 15:46:35   1868s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[11/15 15:46:35   1868s]     Iteration 1...
[11/15 15:46:35   1868s]       Artificially removing short and long paths...
[11/15 15:46:35   1868s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/15 15:46:35   1868s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 15:46:35   1868s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[11/15 15:46:36   1871s]         Legalizing clock trees...
[11/15 15:46:36   1871s]         Legalizing clock trees done. (took cpu=0:00:00.2 real=0:00:00.1)
[11/15 15:46:36   1871s]         Legalizer API calls during this step: 3067 succeeded with high effort: 3067 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/15 15:46:36   1871s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:03.4 real=0:00:01.0)
[11/15 15:46:36   1871s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[11/15 15:46:36   1871s]         Moving gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[11/15 15:46:38   1879s]         Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/15 15:46:38   1879s]         100% 
[11/15 15:46:38   1879s]         Legalizer API calls during this step: 7452 succeeded with high effort: 7452 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/15 15:46:38   1879s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:08.0 real=0:00:01.6)
[11/15 15:46:38   1879s]     Iteration 1 done.
[11/15 15:46:38   1879s]     Iteration 2...
[11/15 15:46:38   1879s]       Artificially removing short and long paths...
[11/15 15:46:38   1880s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/15 15:46:38   1880s]       Artificially removing short and long paths done. (took cpu=0:00:00.2 real=0:00:00.1)
[11/15 15:46:38   1880s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
[11/15 15:46:39   1882s]         Legalizing clock trees...
[11/15 15:46:39   1882s]         Legalizing clock trees done. (took cpu=0:00:00.2 real=0:00:00.1)
[11/15 15:46:39   1882s]         Legalizer API calls during this step: 2769 succeeded with high effort: 2769 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/15 15:46:39   1882s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:02.6 real=0:00:01.0)
[11/15 15:46:39   1882s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates...
[11/15 15:46:39   1882s]         Moving gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[11/15 15:46:40   1889s]         Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/15 15:46:40   1889s]         100% 
[11/15 15:46:40   1889s]         Legalizer API calls during this step: 7480 succeeded with high effort: 7480 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/15 15:46:40   1889s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:06.6 real=0:00:01.2)
[11/15 15:46:40   1889s]     Iteration 2 done.
[11/15 15:46:40   1889s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[11/15 15:46:40   1889s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[11/15 15:46:40   1889s]       cell counts      : b=3, i=159, icg=360, nicg=0, l=41, total=563
[11/15 15:46:40   1889s]       cell areas       : b=9.200um^2, i=398.000um^2, icg=2880.800um^2, nicg=0.000um^2, l=198.800um^2, total=3486.800um^2
[11/15 15:46:40   1889s]       cell capacitance : b=0.004pF, i=0.876pF, icg=1.184pF, nicg=0.000pF, l=0.132pF, total=2.197pF
[11/15 15:46:40   1889s]       sink capacitance : count=4549, total=7.811pF, avg=0.002pF, sd=0.022pF, min=0.001pF, max=0.600pF
[11/15 15:46:40   1889s]       wire capacitance : top=0.000pF, trunk=2.948pF, leaf=5.378pF, total=8.325pF
[11/15 15:46:40   1889s]       wire lengths     : top=0.000um, trunk=16775.689um, leaf=25630.894um, total=42406.582um
[11/15 15:46:40   1889s]       hp wire lengths  : top=0.000um, trunk=14495.400um, leaf=17664.920um, total=32160.320um
[11/15 15:46:40   1889s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
[11/15 15:46:40   1889s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[11/15 15:46:40   1889s]       Trunk : target=0.400ns count=206 avg=0.089ns sd=0.058ns min=0.024ns max=0.389ns {198 <= 0.240ns, 6 <= 0.320ns, 1 <= 0.360ns, 0 <= 0.380ns, 1 <= 0.400ns}
[11/15 15:46:40   1889s]       Leaf  : target=0.400ns count=363 avg=0.143ns sd=0.066ns min=0.026ns max=0.388ns {334 <= 0.240ns, 19 <= 0.320ns, 7 <= 0.360ns, 2 <= 0.380ns, 1 <= 0.400ns}
[11/15 15:46:40   1889s]     Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
[11/15 15:46:40   1889s]        Bufs: DLY4X0P5MA10TH: 1 DLY2X0P5MA10TH: 2 
[11/15 15:46:40   1889s]        Invs: INVX16BA10TH: 10 INVX13BA10TH: 2 INVX11BA10TH: 4 INVX9BA10TH: 2 INVX7P5BA10TH: 4 INVX6BA10TH: 2 INVX5BA10TH: 11 INVX4BA10TH: 8 INVX3BA10TH: 17 INVX2BA10TH: 26 INVX1BA10TH: 73 
[11/15 15:46:40   1889s]        ICGs: PREICGX16BA10TH: 1 PREICGX13BA10TH: 6 PREICGX11BA10TH: 3 PREICGX9BA10TH: 5 PREICGX7P5BA10TH: 4 PREICGX6BA10TH: 5 PREICGX5BA10TH: 6 PREICGX4BA10TH: 22 PREICGX3BA10TH: 55 PREICGX2BA10TH: 88 PREICGX1BA10TH: 116 PREICGX0P5BA10TH: 49 
[11/15 15:46:40   1889s]      Logics: AOI21X8MA10TH: 1 OAI21X8MA10TH: 2 AO22X4MA10TH: 1 AOI2XB1X6MA10TH: 1 OAI2XB1X6MA10TH: 2 XOR2X4MA10TH: 1 XOR2X3MA10TH: 1 OAI21X3MA10TH: 1 AOI221X4MA10TH: 2 OAI21X2MA10TH: 1 OR4X0P7MA10TH: 2 NAND2X0P5AA10TH: 14 AOI31X0P5MA10TH: 4 NOR2BX0P5MA10TH: 4 OAI21X0P5MA10TH: 4 
[11/15 15:46:40   1889s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[11/15 15:46:40   1889s]       skew_group mclk/prelayout_constraint_mode: insertion delay [min=0.760, max=0.901, avg=0.842, sd=0.023], skew [0.141 vs 0.154], 100% {0.760, 0.901} (wid=0.017 ws=0.016) (gid=0.892 gs=0.143)
[11/15 15:46:40   1889s]           min path sink: core/irq_handler_inst/highest_priority_irq_reg_reg[6]/CK
[11/15 15:46:40   1889s]           max path sink: timer0/timer_value_reg[31]/CK
[11/15 15:46:40   1889s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[11/15 15:46:40   1889s]       skew_group clk_cpu/prelayout_constraint_mode: insertion delay [min=0.360, max=0.505, avg=0.469, sd=0.017], skew [0.144 vs 0.154], 100% {0.360, 0.505} (wid=0.041 ws=0.035) (gid=0.492 gs=0.153)
[11/15 15:46:40   1889s]       skew_group clk_hfxt/prelayout_constraint_mode: insertion delay [min=0.671, max=0.782, avg=0.765, sd=0.027], skew [0.111 vs 0.154], 100% {0.671, 0.782} (wid=0.010 ws=0.009) (gid=0.772 gs=0.105)
[11/15 15:46:40   1889s]       skew_group clk_lfxt/prelayout_constraint_mode: insertion delay [min=0.652, max=0.799, avg=0.780, sd=0.034], skew [0.147 vs 0.154], 100% {0.652, 0.799} (wid=0.010 ws=0.006) (gid=0.789 gs=0.140)
[11/15 15:46:40   1889s]       skew_group clk_sck0/prelayout_constraint_mode: insertion delay [min=0.434, max=0.443, avg=0.436, sd=0.002], skew [0.009 vs 0.154], 100% {0.434, 0.443} (wid=0.016 ws=0.004) (gid=0.432 gs=0.010)
[11/15 15:46:40   1889s]       skew_group clk_sck1/prelayout_constraint_mode: insertion delay [min=0.363, max=0.364, avg=0.363, sd=0.000], skew [0.001 vs 0.154], 100% {0.363, 0.364} (wid=0.009 ws=0.001) (gid=0.356 gs=0.001)
[11/15 15:46:40   1889s]       skew_group mclk/prelayout_constraint_mode: insertion delay [min=0.760, max=0.901, avg=0.842, sd=0.023], skew [0.141 vs 0.154], 100% {0.760, 0.901} (wid=0.017 ws=0.016) (gid=0.892 gs=0.143)
[11/15 15:46:40   1889s]       skew_group smclk/prelayout_constraint_mode: insertion delay [min=0.661, max=0.807, avg=0.766, sd=0.035], skew [0.146 vs 0.154], 100% {0.661, 0.807} (wid=0.010 ws=0.008) (gid=0.799 gs=0.141)
[11/15 15:46:40   1889s]     Legalizer API calls during this step: 20768 succeeded with high effort: 20768 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/15 15:46:40   1889s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:21.1 real=0:00:05.0)
[11/15 15:46:40   1889s]   Reducing clock tree power 3...
[11/15 15:46:40   1889s]     Artificially removing short and long paths...
[11/15 15:46:40   1889s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/15 15:46:40   1889s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 15:46:40   1889s]     Initial gate capacitance is (rise=10.009pF fall=10.009pF).
[11/15 15:46:40   1889s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[11/15 15:46:41   1892s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 15:46:41   1892s]     100% 
[11/15 15:46:41   1892s]     Iteration 1: gate capacitance is (rise=9.906pF fall=9.906pF).
[11/15 15:46:41   1892s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[11/15 15:46:42   1894s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 15:46:42   1894s]     100% 
[11/15 15:46:42   1894s]     Stopping in iteration 2: unable to make further power recovery in this step.
[11/15 15:46:42   1894s]     Iteration 2: gate capacitance is (rise=9.896pF fall=9.896pF).
[11/15 15:46:42   1894s]     Clock DAG stats after 'Reducing clock tree power 3':
[11/15 15:46:42   1894s]       cell counts      : b=3, i=159, icg=360, nicg=0, l=41, total=563
[11/15 15:46:42   1894s]       cell areas       : b=9.200um^2, i=376.000um^2, icg=2826.400um^2, nicg=0.000um^2, l=192.400um^2, total=3404.000um^2
[11/15 15:46:42   1894s]       cell capacitance : b=0.004pF, i=0.812pF, icg=1.142pF, nicg=0.000pF, l=0.127pF, total=2.085pF
[11/15 15:46:42   1894s]       sink capacitance : count=4549, total=7.811pF, avg=0.002pF, sd=0.022pF, min=0.001pF, max=0.600pF
[11/15 15:46:42   1894s]       wire capacitance : top=0.000pF, trunk=2.946pF, leaf=5.378pF, total=8.324pF
[11/15 15:46:42   1894s]       wire lengths     : top=0.000um, trunk=16770.990um, leaf=25634.993um, total=42405.983um
[11/15 15:46:42   1894s]       hp wire lengths  : top=0.000um, trunk=14495.400um, leaf=17664.920um, total=32160.320um
[11/15 15:46:42   1894s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[11/15 15:46:42   1894s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[11/15 15:46:42   1894s]       Trunk : target=0.400ns count=206 avg=0.092ns sd=0.057ns min=0.028ns max=0.360ns {198 <= 0.240ns, 6 <= 0.320ns, 2 <= 0.360ns, 0 <= 0.380ns, 0 <= 0.400ns}
[11/15 15:46:42   1894s]       Leaf  : target=0.400ns count=363 avg=0.149ns sd=0.068ns min=0.026ns max=0.388ns {326 <= 0.240ns, 26 <= 0.320ns, 8 <= 0.360ns, 2 <= 0.380ns, 1 <= 0.400ns}
[11/15 15:46:42   1894s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[11/15 15:46:42   1894s]        Bufs: DLY4X0P5MA10TH: 1 DLY2X0P5MA10TH: 2 
[11/15 15:46:42   1894s]        Invs: INVX16BA10TH: 8 INVX13BA10TH: 3 INVX11BA10TH: 4 INVX9BA10TH: 2 INVX7P5BA10TH: 2 INVX6BA10TH: 3 INVX5BA10TH: 6 INVX4BA10TH: 13 INVX3BA10TH: 13 INVX2BA10TH: 23 INVX1BA10TH: 82 
[11/15 15:46:42   1894s]        ICGs: PREICGX16BA10TH: 1 PREICGX13BA10TH: 1 PREICGX11BA10TH: 3 PREICGX9BA10TH: 3 PREICGX7P5BA10TH: 4 PREICGX6BA10TH: 5 PREICGX5BA10TH: 8 PREICGX4BA10TH: 20 PREICGX3BA10TH: 54 PREICGX2BA10TH: 87 PREICGX1BA10TH: 114 PREICGX0P5BA10TH: 60 
[11/15 15:46:42   1894s]      Logics: AOI21X8MA10TH: 1 OAI21X8MA10TH: 2 AOI2XB1X6MA10TH: 1 OAI2XB1X6MA10TH: 2 AO22X3MA10TH: 1 XOR2X4MA10TH: 1 XOR2X3MA10TH: 1 OAI21X3MA10TH: 1 AOI221X3MA10TH: 2 OAI21X2MA10TH: 1 OR4X0P7MA10TH: 2 NAND2X0P5AA10TH: 14 AOI31X0P5MA10TH: 4 NOR2BX0P5MA10TH: 4 OAI21X0P5MA10TH: 4 
[11/15 15:46:42   1894s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[11/15 15:46:42   1894s]       skew_group mclk/prelayout_constraint_mode: insertion delay [min=0.756, max=0.902, avg=0.873, sd=0.020], skew [0.146 vs 0.154], 100% {0.756, 0.902} (wid=0.017 ws=0.015) (gid=0.893 gs=0.140)
[11/15 15:46:42   1894s]           min path sink: core/irq_restore_ack_reg/CK
[11/15 15:46:42   1894s]           max path sink: timer0/timer_value_reg[31]/CK
[11/15 15:46:42   1894s]     Skew group summary after 'Reducing clock tree power 3':
[11/15 15:46:42   1894s]       skew_group clk_cpu/prelayout_constraint_mode: insertion delay [min=0.355, max=0.505, avg=0.481, sd=0.014], skew [0.150 vs 0.154], 100% {0.355, 0.505} (wid=0.041 ws=0.036) (gid=0.497 gs=0.164)
[11/15 15:46:42   1894s]       skew_group clk_hfxt/prelayout_constraint_mode: insertion delay [min=0.703, max=0.814, avg=0.800, sd=0.028], skew [0.111 vs 0.154], 100% {0.703, 0.814} (wid=0.009 ws=0.008) (gid=0.806 gs=0.105)
[11/15 15:46:42   1894s]       skew_group clk_lfxt/prelayout_constraint_mode: insertion delay [min=0.709, max=0.817, avg=0.804, sd=0.023], skew [0.108 vs 0.154], 100% {0.709, 0.817} (wid=0.009 ws=0.006) (gid=0.810 gs=0.105)
[11/15 15:46:42   1894s]       skew_group clk_sck0/prelayout_constraint_mode: insertion delay [min=0.434, max=0.443, avg=0.436, sd=0.002], skew [0.009 vs 0.154], 100% {0.434, 0.443} (wid=0.016 ws=0.004) (gid=0.432 gs=0.010)
[11/15 15:46:42   1894s]       skew_group clk_sck1/prelayout_constraint_mode: insertion delay [min=0.362, max=0.366, avg=0.363, sd=0.001], skew [0.003 vs 0.154], 100% {0.362, 0.366} (wid=0.009 ws=0.001) (gid=0.358 gs=0.003)
[11/15 15:46:42   1894s]       skew_group mclk/prelayout_constraint_mode: insertion delay [min=0.756, max=0.902, avg=0.873, sd=0.020], skew [0.146 vs 0.154], 100% {0.756, 0.902} (wid=0.017 ws=0.015) (gid=0.893 gs=0.140)
[11/15 15:46:42   1894s]       skew_group smclk/prelayout_constraint_mode: insertion delay [min=0.665, max=0.814, avg=0.784, sd=0.035], skew [0.148 vs 0.154], 100% {0.665, 0.814} (wid=0.009 ws=0.008) (gid=0.812 gs=0.151)
[11/15 15:46:42   1894s]     Legalizer API calls during this step: 2670 succeeded with high effort: 2670 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/15 15:46:42   1894s]   Reducing clock tree power 3 done. (took cpu=0:00:05.1 real=0:00:01.3)
[11/15 15:46:42   1894s]   Improving insertion delay...
[11/15 15:46:42   1894s]     Clock DAG stats after 'Improving insertion delay':
[11/15 15:46:42   1894s]       cell counts      : b=3, i=159, icg=360, nicg=0, l=41, total=563
[11/15 15:46:42   1894s]       cell areas       : b=9.200um^2, i=383.600um^2, icg=2826.400um^2, nicg=0.000um^2, l=192.400um^2, total=3411.600um^2
[11/15 15:46:42   1894s]       cell capacitance : b=0.004pF, i=0.833pF, icg=1.142pF, nicg=0.000pF, l=0.127pF, total=2.106pF
[11/15 15:46:42   1894s]       sink capacitance : count=4549, total=7.811pF, avg=0.002pF, sd=0.022pF, min=0.001pF, max=0.600pF
[11/15 15:46:42   1894s]       wire capacitance : top=0.000pF, trunk=2.951pF, leaf=5.378pF, total=8.330pF
[11/15 15:46:42   1894s]       wire lengths     : top=0.000um, trunk=16791.289um, leaf=25634.993um, total=42426.282um
[11/15 15:46:42   1894s]       hp wire lengths  : top=0.000um, trunk=14571.600um, leaf=17664.920um, total=32236.520um
[11/15 15:46:42   1894s]     Clock DAG net violations after 'Improving insertion delay': none
[11/15 15:46:42   1894s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[11/15 15:46:42   1894s]       Trunk : target=0.400ns count=206 avg=0.093ns sd=0.059ns min=0.028ns max=0.360ns {197 <= 0.240ns, 7 <= 0.320ns, 2 <= 0.360ns, 0 <= 0.380ns, 0 <= 0.400ns}
[11/15 15:46:42   1894s]       Leaf  : target=0.400ns count=363 avg=0.149ns sd=0.068ns min=0.026ns max=0.388ns {326 <= 0.240ns, 26 <= 0.320ns, 8 <= 0.360ns, 2 <= 0.380ns, 1 <= 0.400ns}
[11/15 15:46:42   1894s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[11/15 15:46:42   1894s]        Bufs: DLY4X0P5MA10TH: 1 DLY2X0P5MA10TH: 2 
[11/15 15:46:42   1894s]        Invs: INVX16BA10TH: 9 INVX13BA10TH: 3 INVX11BA10TH: 4 INVX9BA10TH: 1 INVX7P5BA10TH: 3 INVX6BA10TH: 3 INVX5BA10TH: 6 INVX4BA10TH: 13 INVX3BA10TH: 13 INVX2BA10TH: 23 INVX1BA10TH: 81 
[11/15 15:46:42   1894s]        ICGs: PREICGX16BA10TH: 1 PREICGX13BA10TH: 1 PREICGX11BA10TH: 3 PREICGX9BA10TH: 3 PREICGX7P5BA10TH: 4 PREICGX6BA10TH: 5 PREICGX5BA10TH: 8 PREICGX4BA10TH: 20 PREICGX3BA10TH: 54 PREICGX2BA10TH: 87 PREICGX1BA10TH: 114 PREICGX0P5BA10TH: 60 
[11/15 15:46:42   1894s]      Logics: AOI21X8MA10TH: 1 OAI21X8MA10TH: 2 AOI2XB1X6MA10TH: 1 OAI2XB1X6MA10TH: 2 AO22X3MA10TH: 1 XOR2X4MA10TH: 1 XOR2X3MA10TH: 1 OAI21X3MA10TH: 1 AOI221X3MA10TH: 2 OAI21X2MA10TH: 1 OR4X0P7MA10TH: 2 NAND2X0P5AA10TH: 14 AOI31X0P5MA10TH: 4 NOR2BX0P5MA10TH: 4 OAI21X0P5MA10TH: 4 
[11/15 15:46:42   1894s]     Primary reporting skew groups after 'Improving insertion delay':
[11/15 15:46:42   1894s]       skew_group mclk/prelayout_constraint_mode: insertion delay [min=0.763, max=0.909, avg=0.881, sd=0.020], skew [0.147 vs 0.154], 100% {0.763, 0.909} (wid=0.019 ws=0.017) (gid=0.895 gs=0.137)
[11/15 15:46:42   1894s]           min path sink: core/irq_restore_ack_reg/CK
[11/15 15:46:42   1894s]           max path sink: core/irq_handler_inst/irqs_in_service_reg[25]/CK
[11/15 15:46:42   1894s]     Skew group summary after 'Improving insertion delay':
[11/15 15:46:42   1894s]       skew_group clk_cpu/prelayout_constraint_mode: insertion delay [min=0.364, max=0.514, avg=0.490, sd=0.014], skew [0.150 vs 0.154], 100% {0.364, 0.514} (wid=0.042 ws=0.036) (gid=0.505 gs=0.163)
[11/15 15:46:42   1894s]       skew_group clk_hfxt/prelayout_constraint_mode: insertion delay [min=0.691, max=0.802, avg=0.788, sd=0.028], skew [0.111 vs 0.154], 100% {0.691, 0.802} (wid=0.009 ws=0.008) (gid=0.793 gs=0.105)
[11/15 15:46:42   1894s]       skew_group clk_lfxt/prelayout_constraint_mode: insertion delay [min=0.691, max=0.799, avg=0.786, sd=0.023], skew [0.108 vs 0.154], 100% {0.691, 0.799} (wid=0.009 ws=0.006) (gid=0.792 gs=0.105)
[11/15 15:46:42   1894s]       skew_group clk_sck0/prelayout_constraint_mode: insertion delay [min=0.434, max=0.443, avg=0.436, sd=0.002], skew [0.009 vs 0.154], 100% {0.434, 0.443} (wid=0.016 ws=0.004) (gid=0.432 gs=0.010)
[11/15 15:46:42   1894s]       skew_group clk_sck1/prelayout_constraint_mode: insertion delay [min=0.362, max=0.366, avg=0.363, sd=0.001], skew [0.003 vs 0.154], 100% {0.362, 0.366} (wid=0.009 ws=0.001) (gid=0.358 gs=0.003)
[11/15 15:46:42   1894s]       skew_group mclk/prelayout_constraint_mode: insertion delay [min=0.763, max=0.909, avg=0.881, sd=0.020], skew [0.147 vs 0.154], 100% {0.763, 0.909} (wid=0.019 ws=0.017) (gid=0.895 gs=0.137)
[11/15 15:46:42   1894s]       skew_group smclk/prelayout_constraint_mode: insertion delay [min=0.665, max=0.813, avg=0.784, sd=0.035], skew [0.148 vs 0.154], 100% {0.665, 0.813} (wid=0.009 ws=0.008) (gid=0.812 gs=0.151)
[11/15 15:46:42   1894s]     Legalizer API calls during this step: 184 succeeded with high effort: 184 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/15 15:46:42   1894s]   Improving insertion delay done. (took cpu=0:00:00.3 real=0:00:00.3)
[11/15 15:46:42   1894s]   Wire Opt OverFix...
[11/15 15:46:42   1894s]     Wire Reduction extra effort...
[11/15 15:46:42   1894s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[11/15 15:46:42   1894s]       Artificially removing short and long paths...
[11/15 15:46:42   1895s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/15 15:46:42   1895s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 15:46:42   1895s]       Global shorten wires A0...
[11/15 15:46:42   1895s]         Legalizer API calls during this step: 320 succeeded with high effort: 320 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/15 15:46:42   1895s]       Global shorten wires A0 done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/15 15:46:42   1895s]       Move For Wirelength - core...
[11/15 15:46:43   1896s]         Move for wirelength. considered=569, filtered=569, permitted=563, cannotCompute=74, computed=489, moveTooSmall=1158, resolved=0, predictFail=115, currentlyIllegal=0, legalizationFail=18, legalizedMoveTooSmall=368, ignoredLeafDriver=0, worse=819, accepted=105
[11/15 15:46:43   1896s]         Max accepted move=368.200um, total accepted move=1755.800um, average move=16.721um
[11/15 15:46:45   1897s]         Move for wirelength. considered=569, filtered=569, permitted=563, cannotCompute=79, computed=484, moveTooSmall=1222, resolved=0, predictFail=121, currentlyIllegal=0, legalizationFail=22, legalizedMoveTooSmall=391, ignoredLeafDriver=0, worse=887, accepted=53
[11/15 15:46:45   1897s]         Max accepted move=49.400um, total accepted move=544.800um, average move=10.279um
[11/15 15:46:46   1899s]         Move for wirelength. considered=569, filtered=569, permitted=563, cannotCompute=78, computed=485, moveTooSmall=1219, resolved=0, predictFail=118, currentlyIllegal=0, legalizationFail=20, legalizedMoveTooSmall=408, ignoredLeafDriver=0, worse=926, accepted=31
[11/15 15:46:46   1899s]         Max accepted move=36.000um, total accepted move=328.600um, average move=10.600um
[11/15 15:46:46   1899s]         Legalizer API calls during this step: 4402 succeeded with high effort: 4402 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/15 15:46:46   1899s]       Move For Wirelength - core done. (took cpu=0:00:03.9 real=0:00:03.9)
[11/15 15:46:46   1899s]       Global shorten wires A1...
[11/15 15:46:46   1899s]         Legalizer API calls during this step: 340 succeeded with high effort: 340 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/15 15:46:46   1899s]       Global shorten wires A1 done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/15 15:46:46   1899s]       Move For Wirelength - core...
[11/15 15:46:46   1899s]         Move for wirelength. considered=569, filtered=569, permitted=563, cannotCompute=478, computed=85, moveTooSmall=954, resolved=0, predictFail=3, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=55, ignoredLeafDriver=0, worse=65, accepted=2
[11/15 15:46:46   1899s]         Max accepted move=3.000um, total accepted move=5.000um, average move=2.500um
[11/15 15:46:47   1899s]         Move for wirelength. considered=569, filtered=569, permitted=563, cannotCompute=479, computed=84, moveTooSmall=953, resolved=0, predictFail=3, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=56, ignoredLeafDriver=0, worse=65, accepted=0
[11/15 15:46:47   1899s]         Max accepted move=0.000um, total accepted move=0.000um
[11/15 15:46:47   1899s]         Legalizer API calls during this step: 249 succeeded with high effort: 249 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/15 15:46:47   1899s]       Move For Wirelength - core done. (took cpu=0:00:00.5 real=0:00:00.5)
[11/15 15:46:47   1899s]       Global shorten wires B...
[11/15 15:46:47   1900s]         Legalizer API calls during this step: 1963 succeeded with high effort: 1963 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/15 15:46:47   1900s]       Global shorten wires B done. (took cpu=0:00:00.7 real=0:00:00.7)
[11/15 15:46:47   1900s]       Move For Wirelength - branch...
[11/15 15:46:48   1900s]         Move for wirelength. considered=569, filtered=569, permitted=563, cannotCompute=2, computed=561, moveTooSmall=0, resolved=0, predictFail=11, currentlyIllegal=0, legalizationFail=4, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=582, accepted=25
[11/15 15:46:48   1900s]         Max accepted move=1.600um, total accepted move=17.000um, average move=0.680um
[11/15 15:46:48   1900s]         Move for wirelength. considered=569, filtered=569, permitted=563, cannotCompute=528, computed=35, moveTooSmall=0, resolved=0, predictFail=1075, currentlyIllegal=0, legalizationFail=2, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=24, accepted=4
[11/15 15:46:48   1900s]         Max accepted move=0.600um, total accepted move=1.400um, average move=0.350um
[11/15 15:46:48   1900s]         Move for wirelength. considered=569, filtered=569, permitted=563, cannotCompute=549, computed=14, moveTooSmall=0, resolved=0, predictFail=1121, currentlyIllegal=0, legalizationFail=2, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=5, accepted=2
[11/15 15:46:48   1900s]         Max accepted move=0.400um, total accepted move=0.600um, average move=0.300um
[11/15 15:46:48   1900s]         Legalizer API calls during this step: 679 succeeded with high effort: 679 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/15 15:46:48   1900s]       Move For Wirelength - branch done. (took cpu=0:00:00.6 real=0:00:00.6)
[11/15 15:46:48   1900s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[11/15 15:46:48   1900s]       Clock DAG stats after 'Wire Reduction extra effort':
[11/15 15:46:48   1900s]         cell counts      : b=3, i=159, icg=360, nicg=0, l=41, total=563
[11/15 15:46:48   1900s]         cell areas       : b=9.200um^2, i=383.600um^2, icg=2826.400um^2, nicg=0.000um^2, l=192.400um^2, total=3411.600um^2
[11/15 15:46:48   1900s]         cell capacitance : b=0.004pF, i=0.833pF, icg=1.142pF, nicg=0.000pF, l=0.127pF, total=2.106pF
[11/15 15:46:48   1900s]         sink capacitance : count=4549, total=7.811pF, avg=0.002pF, sd=0.022pF, min=0.001pF, max=0.600pF
[11/15 15:46:48   1900s]         wire capacitance : top=0.000pF, trunk=2.784pF, leaf=5.316pF, total=8.100pF
[11/15 15:46:48   1900s]         wire lengths     : top=0.000um, trunk=15756.089um, leaf=25290.751um, total=41046.840um
[11/15 15:46:48   1900s]         hp wire lengths  : top=0.000um, trunk=14106.000um, leaf=17421.280um, total=31527.280um
[11/15 15:46:48   1900s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[11/15 15:46:48   1900s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[11/15 15:46:48   1900s]         Trunk : target=0.400ns count=206 avg=0.091ns sd=0.058ns min=0.027ns max=0.360ns {199 <= 0.240ns, 5 <= 0.320ns, 2 <= 0.360ns, 0 <= 0.380ns, 0 <= 0.400ns}
[11/15 15:46:48   1900s]         Leaf  : target=0.400ns count=363 avg=0.149ns sd=0.068ns min=0.026ns max=0.388ns {328 <= 0.240ns, 24 <= 0.320ns, 8 <= 0.360ns, 2 <= 0.380ns, 1 <= 0.400ns}
[11/15 15:46:48   1900s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[11/15 15:46:48   1900s]          Bufs: DLY4X0P5MA10TH: 1 DLY2X0P5MA10TH: 2 
[11/15 15:46:48   1900s]          Invs: INVX16BA10TH: 9 INVX13BA10TH: 3 INVX11BA10TH: 4 INVX9BA10TH: 1 INVX7P5BA10TH: 3 INVX6BA10TH: 3 INVX5BA10TH: 6 INVX4BA10TH: 13 INVX3BA10TH: 13 INVX2BA10TH: 23 INVX1BA10TH: 81 
[11/15 15:46:48   1900s]          ICGs: PREICGX16BA10TH: 1 PREICGX13BA10TH: 1 PREICGX11BA10TH: 3 PREICGX9BA10TH: 3 PREICGX7P5BA10TH: 4 PREICGX6BA10TH: 5 PREICGX5BA10TH: 8 PREICGX4BA10TH: 20 PREICGX3BA10TH: 54 PREICGX2BA10TH: 87 PREICGX1BA10TH: 114 PREICGX0P5BA10TH: 60 
[11/15 15:46:48   1900s]        Logics: AOI21X8MA10TH: 1 OAI21X8MA10TH: 2 AOI2XB1X6MA10TH: 1 OAI2XB1X6MA10TH: 2 AO22X3MA10TH: 1 XOR2X4MA10TH: 1 XOR2X3MA10TH: 1 OAI21X3MA10TH: 1 AOI221X3MA10TH: 2 OAI21X2MA10TH: 1 OR4X0P7MA10TH: 2 NAND2X0P5AA10TH: 14 AOI31X0P5MA10TH: 4 NOR2BX0P5MA10TH: 4 OAI21X0P5MA10TH: 4 
[11/15 15:46:48   1900s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[11/15 15:46:48   1900s]         skew_group mclk/prelayout_constraint_mode: insertion delay [min=0.759, max=0.911, avg=0.875, sd=0.022], skew [0.152 vs 0.154], 100% {0.759, 0.911} (wid=0.019 ws=0.017) (gid=0.898 gs=0.148)
[11/15 15:46:48   1901s]             min path sink: core/cg_insret/CG1/CK
[11/15 15:46:48   1901s]             max path sink: npu0/NpuState_reg[2]/CK
[11/15 15:46:48   1901s]       Skew group summary after 'Wire Reduction extra effort':
[11/15 15:46:48   1901s]         skew_group clk_cpu/prelayout_constraint_mode: insertion delay [min=0.361, max=0.511, avg=0.485, sd=0.014], skew [0.149 vs 0.154], 100% {0.361, 0.511} (wid=0.041 ws=0.035) (gid=0.503 gs=0.164)
[11/15 15:46:48   1901s]         skew_group clk_hfxt/prelayout_constraint_mode: insertion delay [min=0.651, max=0.794, avg=0.779, sd=0.035], skew [0.143 vs 0.154], 100% {0.651, 0.794} (wid=0.009 ws=0.008) (gid=0.788 gs=0.137)
[11/15 15:46:48   1901s]         skew_group clk_lfxt/prelayout_constraint_mode: insertion delay [min=0.654, max=0.795, avg=0.779, sd=0.034], skew [0.141 vs 0.154], 100% {0.654, 0.795} (wid=0.009 ws=0.006) (gid=0.790 gs=0.138)
[11/15 15:46:48   1901s]         skew_group clk_sck0/prelayout_constraint_mode: insertion delay [min=0.433, max=0.443, avg=0.436, sd=0.003], skew [0.011 vs 0.154], 100% {0.433, 0.443} (wid=0.016 ws=0.005) (gid=0.432 gs=0.011)
[11/15 15:46:48   1901s]         skew_group clk_sck1/prelayout_constraint_mode: insertion delay [min=0.362, max=0.366, avg=0.363, sd=0.001], skew [0.003 vs 0.154], 100% {0.362, 0.366} (wid=0.009 ws=0.001) (gid=0.358 gs=0.003)
[11/15 15:46:48   1901s]         skew_group mclk/prelayout_constraint_mode: insertion delay [min=0.759, max=0.911, avg=0.875, sd=0.022], skew [0.152 vs 0.154], 100% {0.759, 0.911} (wid=0.019 ws=0.017) (gid=0.898 gs=0.148)
[11/15 15:46:48   1901s]         skew_group smclk/prelayout_constraint_mode: insertion delay [min=0.658, max=0.811, avg=0.778, sd=0.036], skew [0.153 vs 0.154], 100% {0.658, 0.811} (wid=0.009 ws=0.008) (gid=0.810 gs=0.155)
[11/15 15:46:48   1901s]       Legalizer API calls during this step: 7953 succeeded with high effort: 7953 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/15 15:46:48   1901s]     Wire Reduction extra effort done. (took cpu=0:00:06.1 real=0:00:06.1)
[11/15 15:46:48   1901s]     Optimizing orientation...
[11/15 15:46:48   1901s]     FlipOpt...
[11/15 15:46:48   1901s]     Disconnecting clock tree from netlist...
[11/15 15:46:48   1901s]     Disconnecting clock tree from netlist done.
[11/15 15:46:48   1901s]     Performing Single Threaded FlipOpt
[11/15 15:46:48   1901s]     Optimizing orientation on clock cells...
[11/15 15:46:48   1901s]       Orientation Wirelength Optimization: Attempted = 570 , Succeeded = 110 , Constraints Broken = 453 , CannotMove = 7 , Illegal = 0 , Other = 0
[11/15 15:46:48   1901s]     Optimizing orientation on clock cells done.
[11/15 15:46:48   1901s]     Resynthesising clock tree into netlist...
[11/15 15:46:48   1901s]       Reset timing graph...
[11/15 15:46:48   1901s] Ignoring AAE DB Resetting ...
[11/15 15:46:48   1901s]       Reset timing graph done.
[11/15 15:46:49   1901s]     Resynthesising clock tree into netlist done.
[11/15 15:46:49   1901s]     FlipOpt done. (took cpu=0:00:00.4 real=0:00:00.4)
[11/15 15:46:49   1901s]     Optimizing orientation done. (took cpu=0:00:00.4 real=0:00:00.4)
[11/15 15:46:49   1901s]     Initializing Timing Graph...
[11/15 15:46:49   1901s]     Initializing Timing Graph done.
[11/15 15:46:49   1901s] End AAE Lib Interpolated Model. (MEM=4958.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 15:46:49   1901s]     Clock DAG stats after 'Wire Opt OverFix':
[11/15 15:46:49   1901s]       cell counts      : b=3, i=159, icg=360, nicg=0, l=41, total=563
[11/15 15:46:49   1901s]       cell areas       : b=9.200um^2, i=383.600um^2, icg=2826.400um^2, nicg=0.000um^2, l=192.400um^2, total=3411.600um^2
[11/15 15:46:49   1901s]       cell capacitance : b=0.004pF, i=0.833pF, icg=1.142pF, nicg=0.000pF, l=0.127pF, total=2.106pF
[11/15 15:46:49   1901s]       sink capacitance : count=4549, total=7.811pF, avg=0.002pF, sd=0.022pF, min=0.001pF, max=0.600pF
[11/15 15:46:49   1901s]       wire capacitance : top=0.000pF, trunk=2.775pF, leaf=5.304pF, total=8.079pF
[11/15 15:46:49   1901s]       wire lengths     : top=0.000um, trunk=15673.690um, leaf=25200.251um, total=40873.941um
[11/15 15:46:49   1901s]       hp wire lengths  : top=0.000um, trunk=14106.000um, leaf=17421.280um, total=31527.280um
[11/15 15:46:49   1901s]     Clock DAG net violations after 'Wire Opt OverFix': none
[11/15 15:46:49   1901s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[11/15 15:46:49   1901s]       Trunk : target=0.400ns count=206 avg=0.091ns sd=0.058ns min=0.027ns max=0.359ns {199 <= 0.240ns, 5 <= 0.320ns, 2 <= 0.360ns, 0 <= 0.380ns, 0 <= 0.400ns}
[11/15 15:46:49   1901s]       Leaf  : target=0.400ns count=363 avg=0.148ns sd=0.068ns min=0.025ns max=0.388ns {328 <= 0.240ns, 24 <= 0.320ns, 8 <= 0.360ns, 2 <= 0.380ns, 1 <= 0.400ns}
[11/15 15:46:49   1901s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[11/15 15:46:49   1901s]        Bufs: DLY4X0P5MA10TH: 1 DLY2X0P5MA10TH: 2 
[11/15 15:46:49   1901s]        Invs: INVX16BA10TH: 9 INVX13BA10TH: 3 INVX11BA10TH: 4 INVX9BA10TH: 1 INVX7P5BA10TH: 3 INVX6BA10TH: 3 INVX5BA10TH: 6 INVX4BA10TH: 13 INVX3BA10TH: 13 INVX2BA10TH: 23 INVX1BA10TH: 81 
[11/15 15:46:49   1901s]        ICGs: PREICGX16BA10TH: 1 PREICGX13BA10TH: 1 PREICGX11BA10TH: 3 PREICGX9BA10TH: 3 PREICGX7P5BA10TH: 4 PREICGX6BA10TH: 5 PREICGX5BA10TH: 8 PREICGX4BA10TH: 20 PREICGX3BA10TH: 54 PREICGX2BA10TH: 87 PREICGX1BA10TH: 114 PREICGX0P5BA10TH: 60 
[11/15 15:46:49   1901s]      Logics: AOI21X8MA10TH: 1 OAI21X8MA10TH: 2 AOI2XB1X6MA10TH: 1 OAI2XB1X6MA10TH: 2 AO22X3MA10TH: 1 XOR2X4MA10TH: 1 XOR2X3MA10TH: 1 OAI21X3MA10TH: 1 AOI221X3MA10TH: 2 OAI21X2MA10TH: 1 OR4X0P7MA10TH: 2 NAND2X0P5AA10TH: 14 AOI31X0P5MA10TH: 4 NOR2BX0P5MA10TH: 4 OAI21X0P5MA10TH: 4 
[11/15 15:46:49   1901s]     Primary reporting skew groups after 'Wire Opt OverFix':
[11/15 15:46:49   1901s]       skew_group mclk/prelayout_constraint_mode: insertion delay [min=0.759, max=0.911, avg=0.874, sd=0.022], skew [0.152 vs 0.154], 100% {0.759, 0.911} (wid=0.019 ws=0.017) (gid=0.898 gs=0.148)
[11/15 15:46:49   1901s]           min path sink: core/irq_restore_ack_reg/CK
[11/15 15:46:49   1901s]           max path sink: npu0/NpuState_reg[2]/CK
[11/15 15:46:49   1901s]     Skew group summary after 'Wire Opt OverFix':
[11/15 15:46:49   1901s]       skew_group clk_cpu/prelayout_constraint_mode: insertion delay [min=0.361, max=0.510, avg=0.484, sd=0.014], skew [0.149 vs 0.154], 100% {0.361, 0.510} (wid=0.041 ws=0.036) (gid=0.503 gs=0.164)
[11/15 15:46:49   1901s]       skew_group clk_hfxt/prelayout_constraint_mode: insertion delay [min=0.651, max=0.794, avg=0.778, sd=0.035], skew [0.143 vs 0.154], 100% {0.651, 0.794} (wid=0.009 ws=0.008) (gid=0.787 gs=0.137)
[11/15 15:46:49   1901s]       skew_group clk_lfxt/prelayout_constraint_mode: insertion delay [min=0.653, max=0.795, avg=0.778, sd=0.034], skew [0.141 vs 0.154], 100% {0.653, 0.795} (wid=0.009 ws=0.006) (gid=0.789 gs=0.138)
[11/15 15:46:49   1901s]       skew_group clk_sck0/prelayout_constraint_mode: insertion delay [min=0.433, max=0.443, avg=0.436, sd=0.003], skew [0.011 vs 0.154], 100% {0.433, 0.443} (wid=0.016 ws=0.005) (gid=0.432 gs=0.011)
[11/15 15:46:49   1901s]       skew_group clk_sck1/prelayout_constraint_mode: insertion delay [min=0.362, max=0.366, avg=0.363, sd=0.001], skew [0.003 vs 0.154], 100% {0.362, 0.366} (wid=0.009 ws=0.001) (gid=0.358 gs=0.003)
[11/15 15:46:49   1901s]       skew_group mclk/prelayout_constraint_mode: insertion delay [min=0.759, max=0.911, avg=0.874, sd=0.022], skew [0.152 vs 0.154], 100% {0.759, 0.911} (wid=0.019 ws=0.017) (gid=0.898 gs=0.148)
[11/15 15:46:49   1901s]       skew_group smclk/prelayout_constraint_mode: insertion delay [min=0.656, max=0.810, avg=0.776, sd=0.036], skew [0.155 vs 0.154*], 99.4% {0.656, 0.810} (wid=0.009 ws=0.008) (gid=0.805 gs=0.153)
[11/15 15:46:49   1901s]     Legalizer API calls during this step: 7953 succeeded with high effort: 7953 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/15 15:46:49   1901s]   Wire Opt OverFix done. (took cpu=0:00:06.9 real=0:00:06.7)
[11/15 15:46:49   1901s]   Total capacitance is (rise=17.996pF fall=17.996pF), of which (rise=8.079pF fall=8.079pF) is wire, and (rise=9.917pF fall=9.917pF) is gate.
[11/15 15:46:49   1901s]   Stage::Polishing done. (took cpu=0:00:33.8 real=0:00:13.6)
[11/15 15:46:49   1901s]   Stage::Updating netlist...
[11/15 15:46:49   1901s]   Reset timing graph...
[11/15 15:46:49   1901s] Ignoring AAE DB Resetting ...
[11/15 15:46:49   1901s]   Reset timing graph done.
[11/15 15:46:49   1901s]   Setting non-default rules before calling refine place.
[11/15 15:46:49   1901s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:4958.3M
[11/15 15:46:49   1902s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.062, REAL:0.023, MEM:4958.3M
[11/15 15:46:49   1902s]   Leaving CCOpt scope - ClockRefiner...
[11/15 15:46:49   1902s]   Assigned high priority to 160 instances.
[11/15 15:46:49   1902s]   Performing Clock Only Refine Place.
[11/15 15:46:49   1902s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[11/15 15:46:49   1902s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:4958.3M
[11/15 15:46:49   1902s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4958.3M
[11/15 15:46:49   1902s] z: 2, totalTracks: 1
[11/15 15:46:49   1902s] z: 4, totalTracks: 1
[11/15 15:46:49   1902s] z: 6, totalTracks: 1
[11/15 15:46:49   1902s] z: 8, totalTracks: 1
[11/15 15:46:49   1902s] #spOpts: N=65 mergeVia=F 
[11/15 15:46:49   1902s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:4958.3M
[11/15 15:46:49   1902s] Info: 563 insts are soft-fixed.
[11/15 15:46:49   1902s] OPERPROF:       Starting CMU at level 4, MEM:4958.3M
[11/15 15:46:49   1902s] OPERPROF:       Finished CMU at level 4, CPU:0.011, REAL:0.006, MEM:4958.3M
[11/15 15:46:49   1902s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.067, REAL:0.061, MEM:4958.3M
[11/15 15:46:49   1902s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4958.3MB).
[11/15 15:46:49   1902s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.095, REAL:0.090, MEM:4958.3M
[11/15 15:46:49   1902s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.095, REAL:0.090, MEM:4958.3M
[11/15 15:46:49   1902s] TDRefine: refinePlace mode spiral search
[11/15 15:46:49   1902s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.89100.11
[11/15 15:46:49   1902s] OPERPROF: Starting RefinePlace at level 1, MEM:4958.3M
[11/15 15:46:49   1902s] *** Starting refinePlace (0:31:42 mem=4958.3M) ***
[11/15 15:46:49   1902s] Total net bbox length = 8.959e+05 (5.365e+05 3.594e+05) (ext = 5.153e+04)
[11/15 15:46:49   1902s] Info: 563 insts are soft-fixed.
[11/15 15:46:49   1902s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 15:46:49   1902s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 15:46:49   1902s] OPERPROF:   Starting CellHaloInit at level 2, MEM:4958.3M
[11/15 15:46:49   1902s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.002, REAL:0.002, MEM:4958.3M
[11/15 15:46:49   1902s] OPERPROF:   Starting CellHaloInit at level 2, MEM:4958.3M
[11/15 15:46:49   1902s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.002, REAL:0.002, MEM:4958.3M
[11/15 15:46:49   1902s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:4958.3M
[11/15 15:46:49   1902s] Starting refinePlace ...
[11/15 15:46:49   1902s] One DDP V2 for no tweak run.
[11/15 15:46:49   1902s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 15:46:49   1902s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 4958.3MB
[11/15 15:46:49   1902s] Statistics of distance of Instance movement in refine placement:
[11/15 15:46:49   1902s]   maximum (X+Y) =         0.00 um
[11/15 15:46:49   1902s]   mean    (X+Y) =         0.00 um
[11/15 15:46:49   1902s] Summary Report:
[11/15 15:46:49   1902s] Instances move: 0 (out of 29585 movable)
[11/15 15:46:49   1902s] Instances flipped: 0
[11/15 15:46:49   1902s] Mean displacement: 0.00 um
[11/15 15:46:49   1902s] Max displacement: 0.00 um 
[11/15 15:46:49   1902s] Total instances moved : 0
[11/15 15:46:49   1902s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.014, REAL:0.014, MEM:4958.3M
[11/15 15:46:49   1902s] Total net bbox length = 8.959e+05 (5.365e+05 3.594e+05) (ext = 5.153e+04)
[11/15 15:46:49   1902s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 4958.3MB
[11/15 15:46:49   1902s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=4958.3MB) @(0:31:42 - 0:31:42).
[11/15 15:46:49   1902s] *** Finished refinePlace (0:31:42 mem=4958.3M) ***
[11/15 15:46:49   1902s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.89100.11
[11/15 15:46:49   1902s] OPERPROF: Finished RefinePlace at level 1, CPU:0.104, REAL:0.104, MEM:4958.3M
[11/15 15:46:49   1902s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:4958.3M
[11/15 15:46:49   1902s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.072, REAL:0.027, MEM:4958.3M
[11/15 15:46:49   1902s]   ClockRefiner summary
[11/15 15:46:49   1902s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 5106).
[11/15 15:46:49   1902s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 563).
[11/15 15:46:49   1902s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 4543).
[11/15 15:46:49   1902s]   Revert refine place priority changes on 0 instances.
[11/15 15:46:49   1902s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.3 real=0:00:00.2)
[11/15 15:46:49   1902s]   Stage::Updating netlist done. (took cpu=0:00:00.5 real=0:00:00.4)
[11/15 15:46:49   1902s]   CCOpt::Phase::Implementation done. (took cpu=0:00:53.0 real=0:00:23.3)
[11/15 15:46:49   1902s]   CCOpt::Phase::eGRPC...
[11/15 15:46:49   1902s]   eGR Post Conditioning loop iteration 0...
[11/15 15:46:49   1902s]     Clock implementation routing...
[11/15 15:46:49   1902s]       Leaving CCOpt scope - Routing Tools...
[11/15 15:46:49   1902s] Net route status summary:
[11/15 15:46:49   1902s]   Clock:       569 (unrouted=569, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/15 15:46:49   1902s]   Non-clock: 38418 (unrouted=8050, trialRouted=30368, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=7279, (crossesIlmBoundary AND tooFewTerms=0)])
[11/15 15:46:49   1902s]       Routing using eGR only...
[11/15 15:46:49   1902s]         Early Global Route - eGR only step...
[11/15 15:46:49   1902s] (ccopt eGR): There are 569 nets for routing of which 569 have one or more fixed wires.
[11/15 15:46:49   1902s] (ccopt eGR): Start to route 569 all nets
[11/15 15:46:49   1902s] [PSP]    Started Early Global Route kernel ( Curr Mem: 4958.32 MB )
[11/15 15:46:49   1902s] (I)       Started Import and model ( Curr Mem: 4958.32 MB )
[11/15 15:46:49   1902s] (I)       Started Create place DB ( Curr Mem: 4958.32 MB )
[11/15 15:46:49   1902s] (I)       Started Import place data ( Curr Mem: 4958.32 MB )
[11/15 15:46:49   1902s] (I)       Started Read instances and placement ( Curr Mem: 4958.32 MB )
[11/15 15:46:49   1902s] (I)       Finished Read instances and placement ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 4958.32 MB )
[11/15 15:46:49   1902s] (I)       Started Read nets ( Curr Mem: 4958.32 MB )
[11/15 15:46:49   1902s] (I)       Finished Read nets ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 4958.32 MB )
[11/15 15:46:49   1902s] (I)       Finished Import place data ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 4958.32 MB )
[11/15 15:46:49   1902s] (I)       Finished Create place DB ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 4958.32 MB )
[11/15 15:46:49   1902s] (I)       Started Create route DB ( Curr Mem: 4958.32 MB )
[11/15 15:46:49   1902s] (I)       == Non-default Options ==
[11/15 15:46:49   1902s] (I)       Clean congestion better                            : true
[11/15 15:46:49   1902s] (I)       Estimate vias on DPT layer                         : true
[11/15 15:46:49   1902s] (I)       Clean congestion layer assignment rounds           : 3
[11/15 15:46:49   1902s] (I)       Layer constraints as soft constraints              : true
[11/15 15:46:49   1902s] (I)       Soft top layer                                     : true
[11/15 15:46:49   1902s] (I)       Skip prospective layer relax nets                  : true
[11/15 15:46:49   1902s] (I)       Better NDR handling                                : true
[11/15 15:46:49   1902s] (I)       Improved NDR modeling in LA                        : true
[11/15 15:46:49   1902s] (I)       Routing cost fix for NDR handling                  : true
[11/15 15:46:49   1902s] (I)       Update initial WL after Phase 1a                   : true
[11/15 15:46:49   1902s] (I)       Block tracks for preroutes                         : true
[11/15 15:46:49   1902s] (I)       Assign IRoute by net group key                     : true
[11/15 15:46:49   1902s] (I)       Block unroutable channels                          : true
[11/15 15:46:49   1902s] (I)       Block unroutable channel fix                       : true
[11/15 15:46:49   1902s] (I)       Block unroutable channels 3D                       : true
[11/15 15:46:49   1902s] (I)       Bound layer relaxed segment wl                     : true
[11/15 15:46:49   1902s] (I)       Bound layer relaxed segment wl fix                 : true
[11/15 15:46:49   1902s] (I)       Blocked pin reach length threshold                 : 2
[11/15 15:46:49   1902s] (I)       Check blockage within NDR space in TA              : true
[11/15 15:46:49   1902s] (I)       Skip must join for term with via pillar            : true
[11/15 15:46:49   1902s] (I)       Model find APA for IO pin                          : true
[11/15 15:46:49   1902s] (I)       On pin location for off pin term                   : true
[11/15 15:46:49   1902s] (I)       Handle EOL spacing                                 : true
[11/15 15:46:49   1902s] (I)       Merge PG vias by gap                               : true
[11/15 15:46:49   1902s] (I)       Maximum routing layer                              : 8
[11/15 15:46:49   1902s] (I)       Route selected nets only                           : true
[11/15 15:46:49   1902s] (I)       Refine MST                                         : true
[11/15 15:46:49   1902s] (I)       Honor PRL                                          : true
[11/15 15:46:49   1902s] (I)       Strong congestion aware                            : true
[11/15 15:46:49   1902s] (I)       Improved initial location for IRoutes              : true
[11/15 15:46:49   1902s] (I)       Multi panel TA                                     : true
[11/15 15:46:49   1902s] (I)       Penalize wire overlap                              : true
[11/15 15:46:49   1902s] (I)       Expand small instance blockage                     : true
[11/15 15:46:49   1902s] (I)       Reduce via in TA                                   : true
[11/15 15:46:49   1902s] (I)       SS-aware routing                                   : true
[11/15 15:46:49   1902s] (I)       Improve tree edge sharing                          : true
[11/15 15:46:49   1902s] (I)       Improve 2D via estimation                          : true
[11/15 15:46:49   1902s] (I)       Refine Steiner tree                                : true
[11/15 15:46:49   1902s] (I)       Build spine tree                                   : true
[11/15 15:46:49   1902s] (I)       Model pass through capacity                        : true
[11/15 15:46:49   1902s] (I)       Extend blockages by a half GCell                   : true
[11/15 15:46:49   1902s] (I)       Consider pin shapes                                : true
[11/15 15:46:49   1902s] (I)       Consider pin shapes for all nodes                  : true
[11/15 15:46:49   1902s] (I)       Consider NR APA                                    : true
[11/15 15:46:49   1902s] (I)       Consider IO pin shape                              : true
[11/15 15:46:49   1902s] (I)       Fix pin connection bug                             : true
[11/15 15:46:49   1902s] (I)       Consider layer RC for local wires                  : true
[11/15 15:46:49   1902s] (I)       LA-aware pin escape length                         : 2
[11/15 15:46:49   1902s] (I)       Connect multiple ports                             : true
[11/15 15:46:49   1902s] (I)       Split for must join                                : true
[11/15 15:46:49   1902s] (I)       Number of threads                                  : 8
[11/15 15:46:49   1902s] (I)       Routing effort level                               : 10000
[11/15 15:46:49   1902s] (I)       Special modeling for N7                            : 0
[11/15 15:46:49   1902s] (I)       Special modeling for N6                            : 0
[11/15 15:46:49   1902s] (I)       Special modeling for N3 v9                         : 0
[11/15 15:46:49   1902s] (I)       Special modeling for N5 v6                         : 0
[11/15 15:46:49   1902s] (I)       Special modeling for N5PPv2                        : 0
[11/15 15:46:49   1902s] (I)       Special settings for S3                            : 0
[11/15 15:46:49   1902s] (I)       Special settings for S4                            : 0
[11/15 15:46:49   1902s] (I)       Special settings for S5 v2                         : 0
[11/15 15:46:49   1902s] (I)       Special settings for S7                            : 0
[11/15 15:46:49   1902s] (I)       Special settings for S8                            : 0
[11/15 15:46:49   1902s] (I)       Prefer layer length threshold                      : 8
[11/15 15:46:49   1902s] (I)       Overflow penalty cost                              : 10
[11/15 15:46:49   1902s] (I)       A-star cost                                        : 0.300000
[11/15 15:46:49   1902s] (I)       Misalignment cost                                  : 10.000000
[11/15 15:46:49   1902s] (I)       Threshold for short IRoute                         : 6
[11/15 15:46:49   1902s] (I)       Via cost during post routing                       : 1.000000
[11/15 15:46:49   1902s] (I)       Layer congestion ratios                            : { { 1.0 } }
[11/15 15:46:49   1902s] (I)       Source-to-sink ratio                               : 0.300000
[11/15 15:46:49   1902s] (I)       Scenic ratio bound                                 : 3.000000
[11/15 15:46:49   1902s] (I)       Segment layer relax scenic ratio                   : 1.250000
[11/15 15:46:49   1902s] (I)       Source-sink aware LA ratio                         : 0.500000
[11/15 15:46:49   1902s] (I)       PG-aware similar topology routing                  : true
[11/15 15:46:49   1902s] (I)       Maze routing via cost fix                          : true
[11/15 15:46:49   1902s] (I)       Apply PRL on PG terms                              : true
[11/15 15:46:49   1902s] (I)       Apply PRL on obs objects                           : true
[11/15 15:46:49   1902s] (I)       Handle range-type spacing rules                    : true
[11/15 15:46:49   1902s] (I)       PG gap threshold multiplier                        : 10.000000
[11/15 15:46:49   1902s] (I)       Parallel spacing query fix                         : true
[11/15 15:46:49   1902s] (I)       Force source to root IR                            : true
[11/15 15:46:49   1902s] (I)       Layer Weights                                      : L2:4 L3:2.5
[11/15 15:46:49   1902s] (I)       Do not relax to DPT layer                          : true
[11/15 15:46:49   1902s] (I)       No DPT in post routing                             : true
[11/15 15:46:49   1902s] (I)       Modeling PG via merging fix                        : true
[11/15 15:46:49   1902s] (I)       Shield aware TA                                    : true
[11/15 15:46:49   1902s] (I)       Strong shield aware TA                             : true
[11/15 15:46:49   1902s] (I)       Overflow calculation fix in LA                     : true
[11/15 15:46:49   1902s] (I)       Post routing fix                                   : true
[11/15 15:46:49   1902s] (I)       Strong post routing                                : true
[11/15 15:46:49   1902s] (I)       NDR via pillar fix                                 : true
[11/15 15:46:49   1902s] (I)       Violation on path threshold                        : 1
[11/15 15:46:49   1902s] (I)       Pass through capacity modeling                     : true
[11/15 15:46:49   1902s] (I)       Select the non-relaxed segments in post routing stage : true
[11/15 15:46:49   1902s] (I)       Select term pin box for io pin                     : true
[11/15 15:46:49   1902s] (I)       Penalize NDR sharing                               : true
[11/15 15:46:49   1902s] (I)       Keep fixed segments                                : true
[11/15 15:46:49   1902s] (I)       Reorder net groups by key                          : true
[11/15 15:46:49   1902s] (I)       Increase net scenic ratio                          : true
[11/15 15:46:49   1902s] (I)       Method to set GCell size                           : row
[11/15 15:46:49   1902s] (I)       Avoid high resistance layers                       : true
[11/15 15:46:49   1902s] (I)       Connect multiple ports and must join fix           : true
[11/15 15:46:49   1902s] (I)       Fix unreachable term connection                    : true
[11/15 15:46:49   1902s] (I)       Model find APA for IO pin fix                      : true
[11/15 15:46:49   1902s] (I)       Avoid connecting non-metal layers                  : true
[11/15 15:46:49   1902s] (I)       Use track pitch for NDR                            : true
[11/15 15:46:49   1902s] (I)       Counted 25427 PG shapes. We will not process PG shapes layer by layer.
[11/15 15:46:49   1902s] (I)       Started Import route data (8T) ( Curr Mem: 4958.32 MB )
[11/15 15:46:49   1902s] (I)       Use row-based GCell size
[11/15 15:46:49   1902s] (I)       Use row-based GCell align
[11/15 15:46:49   1902s] (I)       GCell unit size   : 4000
[11/15 15:46:49   1902s] (I)       GCell multiplier  : 1
[11/15 15:46:49   1902s] (I)       GCell row height  : 4000
[11/15 15:46:49   1902s] (I)       Actual row height : 4000
[11/15 15:46:49   1902s] (I)       GCell align ref   : 2000 4000
[11/15 15:46:49   1902s] [NR-eGR] Track table information for default rule: 
[11/15 15:46:49   1902s] [NR-eGR] M1 has no routable track
[11/15 15:46:49   1902s] [NR-eGR] M2 has single uniform track structure
[11/15 15:46:49   1902s] [NR-eGR] M3 has single uniform track structure
[11/15 15:46:49   1902s] [NR-eGR] M4 has single uniform track structure
[11/15 15:46:49   1902s] [NR-eGR] M5 has single uniform track structure
[11/15 15:46:49   1902s] [NR-eGR] M6 has single uniform track structure
[11/15 15:46:49   1902s] [NR-eGR] M7 has single uniform track structure
[11/15 15:46:49   1902s] [NR-eGR] M8 has single uniform track structure
[11/15 15:46:49   1902s] (I)       ===========================================================================
[11/15 15:46:49   1902s] (I)       == Report All Rule Vias ==
[11/15 15:46:49   1902s] (I)       ===========================================================================
[11/15 15:46:49   1902s] (I)        Via Rule : (Default)
[11/15 15:46:49   1902s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/15 15:46:49   1902s] (I)       ---------------------------------------------------------------------------
[11/15 15:46:49   1902s] (I)        1    3 : VIA1_X                     30 : VIA1_2CUT_W              
[11/15 15:46:49   1902s] (I)        2    7 : VIA2_X                     35 : VIA2_2CUT_N              
[11/15 15:46:49   1902s] (I)        3   11 : VIA3_X                     37 : VIA3_2CUT_E              
[11/15 15:46:49   1902s] (I)        4   15 : VIA4_X                     42 : VIA4_2CUT_W              
[11/15 15:46:49   1902s] (I)        5   19 : VIA5_X                     46 : VIA5_2CUT_W              
[11/15 15:46:49   1902s] (I)        6   23 : VIA6_X                     51 : VIA6_2CUT_N              
[11/15 15:46:49   1902s] (I)        7   27 : VIA7_X                     54 : VIA7_2CUT_W              
[11/15 15:46:49   1902s] (I)       ===========================================================================
[11/15 15:46:49   1902s] (I)        Via Rule : CTS_2W2S
[11/15 15:46:49   1902s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/15 15:46:49   1902s] (I)       ---------------------------------------------------------------------------
[11/15 15:46:49   1902s] (I)        1  154 : CTS_2W2S_via1Array_2x1_HV_C 154 : CTS_2W2S_via1Array_2x1_HV_C
[11/15 15:46:49   1902s] (I)        2  157 : CTS_2W2S_via2Array_1x2_HH_C 157 : CTS_2W2S_via2Array_1x2_HH_C
[11/15 15:46:49   1902s] (I)        3  158 : CTS_2W2S_via3Array_2x1_VV_C 158 : CTS_2W2S_via3Array_2x1_VV_C
[11/15 15:46:49   1902s] (I)        4  161 : CTS_2W2S_via4Array_1x2_HH_C 161 : CTS_2W2S_via4Array_1x2_HH_C
[11/15 15:46:49   1902s] (I)        5  162 : CTS_2W2S_via5Array_2x1_VV_C 162 : CTS_2W2S_via5Array_2x1_VV_C
[11/15 15:46:49   1902s] (I)        6  164 : CTS_2W2S_via6Array_2x1_VH_C 164 : CTS_2W2S_via6Array_2x1_VH_C
[11/15 15:46:49   1902s] (I)        7   27 : VIA7_X                    168 : CTS_2W2S_via7Array_2x1_HV_E_S
[11/15 15:46:49   1902s] (I)       ===========================================================================
[11/15 15:46:49   1902s] (I)        Via Rule : CTS_2W1S
[11/15 15:46:49   1902s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/15 15:46:49   1902s] (I)       ---------------------------------------------------------------------------
[11/15 15:46:49   1902s] (I)        1  176 : CTS_2W1S_via1Array_2x1_HV_C 176 : CTS_2W1S_via1Array_2x1_HV_C
[11/15 15:46:49   1902s] (I)        2  179 : CTS_2W1S_via2Array_1x2_HH_C 179 : CTS_2W1S_via2Array_1x2_HH_C
[11/15 15:46:49   1902s] (I)        3  180 : CTS_2W1S_via3Array_2x1_VV_C 180 : CTS_2W1S_via3Array_2x1_VV_C
[11/15 15:46:49   1902s] (I)        4  183 : CTS_2W1S_via4Array_1x2_HH_C 183 : CTS_2W1S_via4Array_1x2_HH_C
[11/15 15:46:49   1902s] (I)        5  184 : CTS_2W1S_via5Array_2x1_VV_C 184 : CTS_2W1S_via5Array_2x1_VV_C
[11/15 15:46:49   1902s] (I)        6  186 : CTS_2W1S_via6Array_2x1_VH_C 186 : CTS_2W1S_via6Array_2x1_VH_C
[11/15 15:46:49   1902s] (I)        7   27 : VIA7_X                    190 : CTS_2W1S_via7Array_2x1_HV_E_S
[11/15 15:46:49   1902s] (I)       ===========================================================================
[11/15 15:46:49   1902s] (I)       Started Read blockages ( Layer 2-8 ) ( Curr Mem: 4958.32 MB )
[11/15 15:46:49   1902s] (I)       Started Read routing blockages ( Curr Mem: 4958.32 MB )
[11/15 15:46:49   1902s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4958.32 MB )
[11/15 15:46:49   1902s] (I)       Started Read instance blockages ( Curr Mem: 4958.32 MB )
[11/15 15:46:49   1902s] (I)       Finished Read instance blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4958.32 MB )
[11/15 15:46:49   1902s] (I)       Started Read PG blockages ( Curr Mem: 4958.32 MB )
[11/15 15:46:49   1902s] [NR-eGR] Read 52405 PG shapes
[11/15 15:46:49   1902s] (I)       Finished Read PG blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4958.32 MB )
[11/15 15:46:49   1902s] (I)       Started Read boundary cut boxes ( Curr Mem: 4958.32 MB )
[11/15 15:46:49   1902s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4958.32 MB )
[11/15 15:46:49   1902s] [NR-eGR] #Routing Blockages  : 20
[11/15 15:46:49   1902s] [NR-eGR] #Instance Blockages : 6526
[11/15 15:46:49   1902s] [NR-eGR] #PG Blockages       : 52405
[11/15 15:46:49   1902s] [NR-eGR] #Halo Blockages     : 0
[11/15 15:46:49   1902s] [NR-eGR] #Boundary Blockages : 21
[11/15 15:46:49   1902s] (I)       Finished Read blockages ( Layer 2-8 ) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4958.32 MB )
[11/15 15:46:49   1902s] (I)       Started Read blackboxes ( Curr Mem: 4958.32 MB )
[11/15 15:46:49   1902s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/15 15:46:49   1902s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4958.32 MB )
[11/15 15:46:49   1902s] (I)       Started Read prerouted ( Curr Mem: 4958.32 MB )
[11/15 15:46:49   1902s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/15 15:46:49   1902s] (I)       Finished Read prerouted ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4958.32 MB )
[11/15 15:46:49   1902s] (I)       Started Read unlegalized nets ( Curr Mem: 4958.32 MB )
[11/15 15:46:49   1902s] (I)       Finished Read unlegalized nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4958.32 MB )
[11/15 15:46:49   1902s] (I)       Started Read nets ( Curr Mem: 4958.32 MB )
[11/15 15:46:49   1902s] [NR-eGR] Read numTotalNets=31708  numIgnoredNets=31139
[11/15 15:46:49   1902s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4958.32 MB )
[11/15 15:46:49   1902s] [NR-eGR] Connected 0 must-join pins/ports
[11/15 15:46:49   1902s] (I)       Started Set up via pillars ( Curr Mem: 4958.32 MB )
[11/15 15:46:49   1902s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4958.32 MB )
[11/15 15:46:49   1902s] (I)       early_global_route_priority property id does not exist.
[11/15 15:46:49   1902s] (I)       Started Initialize 3D grid graph ( Curr Mem: 4958.32 MB )
[11/15 15:46:49   1902s] (I)       Finished Initialize 3D grid graph ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4958.32 MB )
[11/15 15:46:49   1902s] (I)       Model blockages into capacity
[11/15 15:46:49   1902s] (I)       Read Num Blocks=73994  Num Prerouted Wires=0  Num CS=0
[11/15 15:46:49   1902s] (I)       Started Initialize 3D capacity ( Curr Mem: 4958.32 MB )
[11/15 15:46:50   1902s] (I)       Layer 1 (V) : #blockages 1814 : #preroutes 0
[11/15 15:46:50   1902s] (I)       Layer 2 (H) : #blockages 18817 : #preroutes 0
[11/15 15:46:50   1902s] (I)       Layer 3 (V) : #blockages 4319 : #preroutes 0
[11/15 15:46:50   1902s] (I)       Layer 4 (H) : #blockages 23586 : #preroutes 0
[11/15 15:46:50   1902s] (I)       Layer 5 (V) : #blockages 3799 : #preroutes 0
[11/15 15:46:50   1902s] (I)       Layer 6 (H) : #blockages 17675 : #preroutes 0
[11/15 15:46:50   1902s] (I)       Layer 7 (V) : #blockages 3842 : #preroutes 0
[11/15 15:46:50   1902s] (I)       Finished Initialize 3D capacity ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 4958.32 MB )
[11/15 15:46:50   1902s] (I)       -- layer congestion ratio --
[11/15 15:46:50   1902s] (I)       Layer 1 : 0.100000
[11/15 15:46:50   1902s] (I)       Layer 2 : 0.700000
[11/15 15:46:50   1902s] (I)       Layer 3 : 0.700000
[11/15 15:46:50   1902s] (I)       Layer 4 : 1.000000
[11/15 15:46:50   1902s] (I)       Layer 5 : 1.000000
[11/15 15:46:50   1902s] (I)       Layer 6 : 1.000000
[11/15 15:46:50   1902s] (I)       Layer 7 : 1.000000
[11/15 15:46:50   1902s] (I)       Layer 8 : 1.000000
[11/15 15:46:50   1902s] (I)       ----------------------------
[11/15 15:46:50   1902s] (I)       Started Move terms for access (8T) ( Curr Mem: 4958.32 MB )
[11/15 15:46:50   1902s] (I)       Moved 11 terms for better access 
[11/15 15:46:50   1902s] (I)       Finished Move terms for access (8T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4958.32 MB )
[11/15 15:46:50   1902s] (I)       Number of ignored nets                =      0
[11/15 15:46:50   1902s] (I)       Number of connected nets              =      0
[11/15 15:46:50   1902s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[11/15 15:46:50   1902s] (I)       Number of clock nets                  =    569.  Ignored: No
[11/15 15:46:50   1902s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[11/15 15:46:50   1902s] (I)       Number of special nets                =      0.  Ignored: Yes
[11/15 15:46:50   1902s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[11/15 15:46:50   1902s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[11/15 15:46:50   1902s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[11/15 15:46:50   1902s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[11/15 15:46:50   1902s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/15 15:46:50   1902s] (I)       Finished Import route data (8T) ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 4958.32 MB )
[11/15 15:46:50   1902s] (I)       Finished Create route DB ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 4958.32 MB )
[11/15 15:46:50   1902s] (I)       Started Read aux data ( Curr Mem: 4958.32 MB )
[11/15 15:46:50   1902s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4958.32 MB )
[11/15 15:46:50   1902s] (I)       Started Others data preparation ( Curr Mem: 4958.32 MB )
[11/15 15:46:50   1902s] [NR-eGR] There are 569 clock nets ( 569 with NDR ).
[11/15 15:46:50   1902s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4958.32 MB )
[11/15 15:46:50   1902s] (I)       Started Create route kernel ( Curr Mem: 4958.32 MB )
[11/15 15:46:50   1902s] (I)       Ndr track 0 does not exist
[11/15 15:46:50   1902s] (I)       Ndr track 0 does not exist
[11/15 15:46:50   1902s] (I)       Ndr track 0 does not exist
[11/15 15:46:50   1902s] (I)       ---------------------Grid Graph Info--------------------
[11/15 15:46:50   1902s] (I)       Routing area        : (0, 0) - (2372000, 1372000)
[11/15 15:46:50   1902s] (I)       Core area           : (2000, 4000) - (2370000, 1370000)
[11/15 15:46:50   1902s] (I)       Site width          :   400  (dbu)
[11/15 15:46:50   1902s] (I)       Row height          :  4000  (dbu)
[11/15 15:46:50   1902s] (I)       GCell row height    :  4000  (dbu)
[11/15 15:46:50   1902s] (I)       GCell width         :  4000  (dbu)
[11/15 15:46:50   1902s] (I)       GCell height        :  4000  (dbu)
[11/15 15:46:50   1902s] (I)       Grid                :   593   343     8
[11/15 15:46:50   1902s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[11/15 15:46:50   1902s] (I)       Vertical capacity   :     0  4000     0  4000     0  4000     0  4000
[11/15 15:46:50   1902s] (I)       Horizontal capacity :     0     0  4000     0  4000     0  4000     0
[11/15 15:46:50   1902s] (I)       Default wire width  :   180   200   200   200   200   200   200   800
[11/15 15:46:50   1902s] (I)       Default wire space  :   180   200   200   200   200   200   200   800
[11/15 15:46:50   1902s] (I)       Default wire pitch  :   360   400   400   400   400   400   400  1600
[11/15 15:46:50   1902s] (I)       Default pitch size  :   360   400   400   400   400   400   400  1600
[11/15 15:46:50   1902s] (I)       First track coord   :     0   200   200   200   200   200   200  1200
[11/15 15:46:50   1902s] (I)       Num tracks per GCell: 11.11 10.00 10.00 10.00 10.00 10.00 10.00  2.50
[11/15 15:46:50   1902s] (I)       Total num of tracks :     0  5930  3430  5930  3430  5930  3430  1482
[11/15 15:46:50   1902s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[11/15 15:46:50   1902s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[11/15 15:46:50   1902s] (I)       --------------------------------------------------------
[11/15 15:46:50   1902s] 
[11/15 15:46:50   1902s] [NR-eGR] ============ Routing rule table ============
[11/15 15:46:50   1902s] [NR-eGR] Rule id: 0  Rule name: CTS_2W2S  Nets: 206 
[11/15 15:46:50   1902s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:2 Max Demand(H):9 Max Demand(V):9
[11/15 15:46:50   1902s] (I)       Pitch:  L1=1080  L2=3600  L3=3600  L4=3600  L5=3600  L6=3600  L7=1200  L8=4800
[11/15 15:46:50   1902s] (I)       NumUsedTracks:  L1=3  L2=9  L3=9  L4=9  L5=9  L6=9  L7=3  L8=3
[11/15 15:46:50   1902s] (I)       NumFullyUsedTracks:  L1=1  L2=7  L3=7  L4=7  L5=7  L6=7  L7=1  L8=1
[11/15 15:46:50   1902s] [NR-eGR] Rule id: 1  Rule name: CTS_2W1S  Nets: 363 
[11/15 15:46:50   1902s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):5 Max Demand(V):5
[11/15 15:46:50   1902s] (I)       Pitch:  L1=360  L2=2000  L3=2000  L4=2000  L5=2000  L6=2000  L7=400  L8=1600
[11/15 15:46:50   1902s] (I)       NumUsedTracks:  L1=1  L2=5  L3=5  L4=5  L5=5  L6=5  L7=1  L8=1
[11/15 15:46:50   1902s] (I)       NumFullyUsedTracks:  L1=1  L2=5  L3=5  L4=5  L5=5  L6=5  L7=1  L8=1
[11/15 15:46:50   1902s] [NR-eGR] Rule id: 2  Nets: 0 
[11/15 15:46:50   1902s] (I)       ID:2  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/15 15:46:50   1902s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=400  L8=1600
[11/15 15:46:50   1902s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[11/15 15:46:50   1902s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[11/15 15:46:50   1902s] [NR-eGR] ========================================
[11/15 15:46:50   1902s] [NR-eGR] 
[11/15 15:46:50   1902s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/15 15:46:50   1902s] (I)       blocked tracks on layer2 : = 1424865 / 2033990 (70.05%)
[11/15 15:46:50   1902s] (I)       blocked tracks on layer3 : = 1268566 / 2033990 (62.37%)
[11/15 15:46:50   1902s] (I)       blocked tracks on layer4 : = 1419650 / 2033990 (69.80%)
[11/15 15:46:50   1902s] (I)       blocked tracks on layer5 : = 465156 / 2033990 (22.87%)
[11/15 15:46:50   1902s] (I)       blocked tracks on layer6 : = 643714 / 2033990 (31.65%)
[11/15 15:46:50   1902s] (I)       blocked tracks on layer7 : = 963223 / 2033990 (47.36%)
[11/15 15:46:50   1902s] (I)       blocked tracks on layer8 : = 508326 / 508326 (100.00%)
[11/15 15:46:50   1902s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4958.32 MB )
[11/15 15:46:50   1902s] (I)       Finished Import and model ( CPU: 0.32 sec, Real: 0.32 sec, Curr Mem: 4958.32 MB )
[11/15 15:46:50   1902s] (I)       Reset routing kernel
[11/15 15:46:50   1902s] (I)       Started Global Routing ( Curr Mem: 4958.32 MB )
[11/15 15:46:50   1902s] (I)       Started Initialization ( Curr Mem: 4958.32 MB )
[11/15 15:46:50   1902s] (I)       Started Free existing wires ( Curr Mem: 4958.32 MB )
[11/15 15:46:50   1902s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4958.32 MB )
[11/15 15:46:50   1902s] (I)       totalPins=5688  totalGlobalPin=5540 (97.40%)
[11/15 15:46:50   1902s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4958.32 MB )
[11/15 15:46:50   1902s] (I)       Started Net group 1 ( Curr Mem: 4958.32 MB )
[11/15 15:46:50   1902s] (I)       Started Generate topology (8T) ( Curr Mem: 4958.32 MB )
[11/15 15:46:50   1902s] (I)       Finished Generate topology (8T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1902s] (I)       total 2D Cap : 1393122 = (767697 H, 625425 V)
[11/15 15:46:50   1902s] [NR-eGR] Layer group 1: route 206 net(s) in layer range [3, 4]
[11/15 15:46:50   1902s] (I)       
[11/15 15:46:50   1902s] (I)       ============  Phase 1a Route ============
[11/15 15:46:50   1902s] (I)       Started Phase 1a ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1902s] (I)       Started Pattern routing ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1902s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1902s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1902s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 27
[11/15 15:46:50   1902s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1902s] (I)       Usage: 8399 = (6132 H, 2267 V) = (0.80% H, 0.36% V) = (1.226e+04um H, 4.534e+03um V)
[11/15 15:46:50   1902s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1902s] (I)       
[11/15 15:46:50   1902s] (I)       ============  Phase 1b Route ============
[11/15 15:46:50   1902s] (I)       Started Phase 1b ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1902s] (I)       Started Monotonic routing ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1902s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1902s] (I)       Usage: 8429 = (6159 H, 2270 V) = (0.80% H, 0.36% V) = (1.232e+04um H, 4.540e+03um V)
[11/15 15:46:50   1902s] (I)       Overflow of layer group 1: 3.08% H + 1.20% V. EstWL: 1.685800e+04um
[11/15 15:46:50   1902s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1902s] (I)       
[11/15 15:46:50   1902s] (I)       ============  Phase 1c Route ============
[11/15 15:46:50   1902s] (I)       Started Phase 1c ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1902s] (I)       Started Two level routing ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1902s] (I)       Level2 Grid: 119 x 69
[11/15 15:46:50   1902s] (I)       Started Two Level Routing ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1902s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1902s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1902s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1902s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1902s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1902s] (I)       Usage: 8607 = (6242 H, 2365 V) = (0.81% H, 0.38% V) = (1.248e+04um H, 4.730e+03um V)
[11/15 15:46:50   1902s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1902s] (I)       
[11/15 15:46:50   1902s] (I)       ============  Phase 1d Route ============
[11/15 15:46:50   1902s] (I)       Started Phase 1d ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1902s] (I)       Started Detoured routing ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Finished Detoured routing ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Usage: 9053 = (6411 H, 2642 V) = (0.84% H, 0.42% V) = (1.282e+04um H, 5.284e+03um V)
[11/15 15:46:50   1903s] (I)       Finished Phase 1d ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       
[11/15 15:46:50   1903s] (I)       ============  Phase 1e Route ============
[11/15 15:46:50   1903s] (I)       Started Phase 1e ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Started Route legalization ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Started Legalize Blockage Violations ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Usage: 9053 = (6411 H, 2642 V) = (0.84% H, 0.42% V) = (1.282e+04um H, 5.284e+03um V)
[11/15 15:46:50   1903s] [NR-eGR] Early Global Route overflow of layer group 1: 2.12% H + 0.81% V. EstWL: 1.810600e+04um
[11/15 15:46:50   1903s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       
[11/15 15:46:50   1903s] (I)       ============  Phase 1f Route ============
[11/15 15:46:50   1903s] (I)       Started Phase 1f ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Started Congestion clean ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Finished Congestion clean ( CPU: 0.25 sec, Real: 0.25 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Usage: 10182 = (6595 H, 3587 V) = (0.86% H, 0.57% V) = (1.319e+04um H, 7.174e+03um V)
[11/15 15:46:50   1903s] (I)       Finished Phase 1f ( CPU: 0.25 sec, Real: 0.25 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       
[11/15 15:46:50   1903s] (I)       ============  Phase 1g Route ============
[11/15 15:46:50   1903s] (I)       Started Phase 1g ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Started Post Routing ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Finished Post Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Usage: 6855 = (4954 H, 1901 V) = (0.65% H, 0.30% V) = (9.908e+03um H, 3.802e+03um V)
[11/15 15:46:50   1903s] (I)       Finished Phase 1g ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       numNets=206  numFullyRipUpNets=40  numPartialRipUpNets=63 routedWL=3802
[11/15 15:46:50   1903s] [NR-eGR] Create a new net group with 63 nets and layer range [3, 6]
[11/15 15:46:50   1903s] (I)       
[11/15 15:46:50   1903s] (I)       ============  Phase 1h Route ============
[11/15 15:46:50   1903s] (I)       Started Phase 1h ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Started Post Routing ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Usage: 6677 = (4863 H, 1814 V) = (0.63% H, 0.29% V) = (9.726e+03um H, 3.628e+03um V)
[11/15 15:46:50   1903s] (I)       Finished Phase 1h ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Started Layer assignment (8T) ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Current Layer assignment (8T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Finished Layer assignment (8T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Finished Net group 1 ( CPU: 0.40 sec, Real: 0.40 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Started Net group 2 ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Started Generate topology (8T) ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Finished Generate topology (8T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       total 2D Cap : 1393230 = (767697 H, 625533 V)
[11/15 15:46:50   1903s] [NR-eGR] Layer group 2: route 363 net(s) in layer range [2, 3]
[11/15 15:46:50   1903s] (I)       
[11/15 15:46:50   1903s] (I)       ============  Phase 1a Route ============
[11/15 15:46:50   1903s] (I)       Started Phase 1a ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Started Pattern routing ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 392
[11/15 15:46:50   1903s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Usage: 20021 = (11704 H, 8317 V) = (1.52% H, 1.33% V) = (2.341e+04um H, 1.663e+04um V)
[11/15 15:46:50   1903s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       
[11/15 15:46:50   1903s] (I)       ============  Phase 1b Route ============
[11/15 15:46:50   1903s] (I)       Started Phase 1b ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Started Monotonic routing ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Usage: 19982 = (11683 H, 8299 V) = (1.52% H, 1.33% V) = (2.337e+04um H, 1.660e+04um V)
[11/15 15:46:50   1903s] (I)       Overflow of layer group 2: 0.32% H + 1.61% V. EstWL: 3.996400e+04um
[11/15 15:46:50   1903s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       
[11/15 15:46:50   1903s] (I)       ============  Phase 1c Route ============
[11/15 15:46:50   1903s] (I)       Started Phase 1c ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Started Two level routing ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Level2 Grid: 119 x 69
[11/15 15:46:50   1903s] (I)       Started Two Level Routing ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Usage: 19989 = (11686 H, 8303 V) = (1.52% H, 1.33% V) = (2.337e+04um H, 1.661e+04um V)
[11/15 15:46:50   1903s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       
[11/15 15:46:50   1903s] (I)       ============  Phase 1d Route ============
[11/15 15:46:50   1903s] (I)       Started Phase 1d ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Started Detoured routing ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Finished Detoured routing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Usage: 20294 = (11837 H, 8457 V) = (1.54% H, 1.35% V) = (2.367e+04um H, 1.691e+04um V)
[11/15 15:46:50   1903s] (I)       Finished Phase 1d ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       
[11/15 15:46:50   1903s] (I)       ============  Phase 1e Route ============
[11/15 15:46:50   1903s] (I)       Started Phase 1e ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Started Route legalization ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Started Legalize Blockage Violations ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Usage: 20294 = (11837 H, 8457 V) = (1.54% H, 1.35% V) = (2.367e+04um H, 1.691e+04um V)
[11/15 15:46:50   1903s] [NR-eGR] Early Global Route overflow of layer group 2: 0.20% H + 0.90% V. EstWL: 4.058800e+04um
[11/15 15:46:50   1903s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       
[11/15 15:46:50   1903s] (I)       ============  Phase 1f Route ============
[11/15 15:46:50   1903s] (I)       Started Phase 1f ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Started Congestion clean ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Finished Congestion clean ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Usage: 20551 = (12087 H, 8464 V) = (1.57% H, 1.35% V) = (2.417e+04um H, 1.693e+04um V)
[11/15 15:46:50   1903s] (I)       Finished Phase 1f ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       
[11/15 15:46:50   1903s] (I)       ============  Phase 1g Route ============
[11/15 15:46:50   1903s] (I)       Started Phase 1g ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Started Post Routing ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Finished Post Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Usage: 17597 = (10293 H, 7304 V) = (1.34% H, 1.17% V) = (2.059e+04um H, 1.461e+04um V)
[11/15 15:46:50   1903s] (I)       Finished Phase 1g ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       numNets=363  numFullyRipUpNets=157  numPartialRipUpNets=160 routedWL=3529
[11/15 15:46:50   1903s] [NR-eGR] Create a new net group with 160 nets and layer range [2, 5]
[11/15 15:46:50   1903s] (I)       
[11/15 15:46:50   1903s] (I)       ============  Phase 1h Route ============
[11/15 15:46:50   1903s] (I)       Started Phase 1h ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Started Post Routing ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Usage: 16694 = (9786 H, 6908 V) = (1.27% H, 1.10% V) = (1.957e+04um H, 1.382e+04um V)
[11/15 15:46:50   1903s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Started Layer assignment (8T) ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Current Layer assignment (8T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Finished Layer assignment (8T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Finished Net group 2 ( CPU: 0.15 sec, Real: 0.14 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Started Net group 3 ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Started Generate topology (8T) ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Finished Generate topology (8T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       total 2D Cap : 4366228 = (2342114 H, 2024114 V)
[11/15 15:46:50   1903s] [NR-eGR] Layer group 3: route 63 net(s) in layer range [3, 6]
[11/15 15:46:50   1903s] (I)       
[11/15 15:46:50   1903s] (I)       ============  Phase 1a Route ============
[11/15 15:46:50   1903s] (I)       Started Phase 1a ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Started Pattern routing ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 40
[11/15 15:46:50   1903s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Usage: 20939 = (12412 H, 8527 V) = (0.53% H, 0.42% V) = (2.482e+04um H, 1.705e+04um V)
[11/15 15:46:50   1903s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       
[11/15 15:46:50   1903s] (I)       ============  Phase 1b Route ============
[11/15 15:46:50   1903s] (I)       Started Phase 1b ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Started Monotonic routing ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Usage: 20938 = (12411 H, 8527 V) = (0.53% H, 0.42% V) = (2.482e+04um H, 1.705e+04um V)
[11/15 15:46:50   1903s] (I)       Overflow of layer group 3: 0.07% H + 0.10% V. EstWL: 4.187600e+04um
[11/15 15:46:50   1903s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       
[11/15 15:46:50   1903s] (I)       ============  Phase 1c Route ============
[11/15 15:46:50   1903s] (I)       Started Phase 1c ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Started Two level routing ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Level2 Grid: 119 x 69
[11/15 15:46:50   1903s] (I)       Started Two Level Routing ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Usage: 20941 = (12413 H, 8528 V) = (0.53% H, 0.42% V) = (2.483e+04um H, 1.706e+04um V)
[11/15 15:46:50   1903s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       
[11/15 15:46:50   1903s] (I)       ============  Phase 1d Route ============
[11/15 15:46:50   1903s] (I)       Started Phase 1d ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Started Detoured routing ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Finished Detoured routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Usage: 21139 = (12576 H, 8563 V) = (0.54% H, 0.42% V) = (2.515e+04um H, 1.713e+04um V)
[11/15 15:46:50   1903s] (I)       Finished Phase 1d ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       
[11/15 15:46:50   1903s] (I)       ============  Phase 1e Route ============
[11/15 15:46:50   1903s] (I)       Started Phase 1e ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Started Route legalization ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Started Legalize Blockage Violations ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Usage: 21159 = (12596 H, 8563 V) = (0.54% H, 0.42% V) = (2.519e+04um H, 1.713e+04um V)
[11/15 15:46:50   1903s] [NR-eGR] Early Global Route overflow of layer group 3: 0.04% H + 0.02% V. EstWL: 4.231800e+04um
[11/15 15:46:50   1903s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       
[11/15 15:46:50   1903s] (I)       ============  Phase 1f Route ============
[11/15 15:46:50   1903s] (I)       Started Phase 1f ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Started Congestion clean ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Finished Congestion clean ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Usage: 21141 = (12543 H, 8598 V) = (0.54% H, 0.42% V) = (2.509e+04um H, 1.720e+04um V)
[11/15 15:46:50   1903s] (I)       Finished Phase 1f ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       
[11/15 15:46:50   1903s] (I)       ============  Phase 1g Route ============
[11/15 15:46:50   1903s] (I)       Started Phase 1g ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Started Post Routing ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Usage: 20499 = (12191 H, 8308 V) = (0.52% H, 0.41% V) = (2.438e+04um H, 1.662e+04um V)
[11/15 15:46:50   1903s] (I)       Finished Phase 1g ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       numNets=63  numFullyRipUpNets=23  numPartialRipUpNets=31 routedWL=1518
[11/15 15:46:50   1903s] [NR-eGR] Create a new net group with 31 nets and layer range [3, 8]
[11/15 15:46:50   1903s] (I)       
[11/15 15:46:50   1903s] (I)       ============  Phase 1h Route ============
[11/15 15:46:50   1903s] (I)       Started Phase 1h ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Started Post Routing ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Usage: 20100 = (11944 H, 8156 V) = (0.51% H, 0.40% V) = (2.389e+04um H, 1.631e+04um V)
[11/15 15:46:50   1903s] (I)       Finished Phase 1h ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Started Layer assignment (8T) ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Current Layer assignment (8T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Finished Layer assignment (8T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Finished Net group 3 ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Started Net group 4 ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Started Generate topology (8T) ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Finished Generate topology (8T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       total 2D Cap : 3596848 = (2343993 H, 1252855 V)
[11/15 15:46:50   1903s] [NR-eGR] Layer group 4: route 160 net(s) in layer range [2, 5]
[11/15 15:46:50   1903s] (I)       
[11/15 15:46:50   1903s] (I)       ============  Phase 1a Route ============
[11/15 15:46:50   1903s] (I)       Started Phase 1a ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Started Pattern routing ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 371
[11/15 15:46:50   1903s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Usage: 29860 = (17027 H, 12833 V) = (0.73% H, 1.02% V) = (3.405e+04um H, 2.567e+04um V)
[11/15 15:46:50   1903s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       
[11/15 15:46:50   1903s] (I)       ============  Phase 1b Route ============
[11/15 15:46:50   1903s] (I)       Started Phase 1b ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Started Monotonic routing ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Usage: 29858 = (17030 H, 12828 V) = (0.73% H, 1.02% V) = (3.406e+04um H, 2.566e+04um V)
[11/15 15:46:50   1903s] (I)       Overflow of layer group 4: 0.01% H + 0.20% V. EstWL: 5.971600e+04um
[11/15 15:46:50   1903s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       
[11/15 15:46:50   1903s] (I)       ============  Phase 1c Route ============
[11/15 15:46:50   1903s] (I)       Started Phase 1c ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Started Two level routing ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Level2 Grid: 119 x 69
[11/15 15:46:50   1903s] (I)       Started Two Level Routing ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Usage: 29858 = (17030 H, 12828 V) = (0.73% H, 1.02% V) = (3.406e+04um H, 2.566e+04um V)
[11/15 15:46:50   1903s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       
[11/15 15:46:50   1903s] (I)       ============  Phase 1d Route ============
[11/15 15:46:50   1903s] (I)       Started Phase 1d ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Started Detoured routing ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Usage: 29937 = (17071 H, 12866 V) = (0.73% H, 1.03% V) = (3.414e+04um H, 2.573e+04um V)
[11/15 15:46:50   1903s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       
[11/15 15:46:50   1903s] (I)       ============  Phase 1e Route ============
[11/15 15:46:50   1903s] (I)       Started Phase 1e ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Started Route legalization ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Started Legalize Blockage Violations ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Usage: 29937 = (17071 H, 12866 V) = (0.73% H, 1.03% V) = (3.414e+04um H, 2.573e+04um V)
[11/15 15:46:50   1903s] [NR-eGR] Early Global Route overflow of layer group 4: 0.01% H + 0.06% V. EstWL: 5.987400e+04um
[11/15 15:46:50   1903s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       
[11/15 15:46:50   1903s] (I)       ============  Phase 1f Route ============
[11/15 15:46:50   1903s] (I)       Started Phase 1f ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Started Congestion clean ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Finished Congestion clean ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Usage: 29949 = (17087 H, 12862 V) = (0.73% H, 1.03% V) = (3.417e+04um H, 2.572e+04um V)
[11/15 15:46:50   1903s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       
[11/15 15:46:50   1903s] (I)       ============  Phase 1g Route ============
[11/15 15:46:50   1903s] (I)       Started Phase 1g ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Started Post Routing ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Usage: 28162 = (15906 H, 12256 V) = (0.68% H, 0.98% V) = (3.181e+04um H, 2.451e+04um V)
[11/15 15:46:50   1903s] (I)       Finished Phase 1g ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       numNets=160  numFullyRipUpNets=121  numPartialRipUpNets=122 routedWL=1498
[11/15 15:46:50   1903s] [NR-eGR] Create a new net group with 122 nets and layer range [2, 7]
[11/15 15:46:50   1903s] (I)       
[11/15 15:46:50   1903s] (I)       ============  Phase 1h Route ============
[11/15 15:46:50   1903s] (I)       Started Phase 1h ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Started Post Routing ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Usage: 26844 = (15217 H, 11627 V) = (0.65% H, 0.93% V) = (3.043e+04um H, 2.325e+04um V)
[11/15 15:46:50   1903s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Started Layer assignment (8T) ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Current Layer assignment (8T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Finished Layer assignment (8T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Finished Net group 4 ( CPU: 0.07 sec, Real: 0.06 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Started Net group 5 ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Started Generate topology (8T) ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Finished Generate topology (8T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       total 2D Cap : 5571932 = (3547818 H, 2024114 V)
[11/15 15:46:50   1903s] [NR-eGR] Layer group 5: route 31 net(s) in layer range [3, 8]
[11/15 15:46:50   1903s] (I)       
[11/15 15:46:50   1903s] (I)       ============  Phase 1a Route ============
[11/15 15:46:50   1903s] (I)       Started Phase 1a ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Started Pattern routing ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 25
[11/15 15:46:50   1903s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Usage: 29590 = (17016 H, 12574 V) = (0.48% H, 0.62% V) = (3.403e+04um H, 2.515e+04um V)
[11/15 15:46:50   1903s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       
[11/15 15:46:50   1903s] (I)       ============  Phase 1b Route ============
[11/15 15:46:50   1903s] (I)       Started Phase 1b ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Started Monotonic routing ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Usage: 29590 = (17016 H, 12574 V) = (0.48% H, 0.62% V) = (3.403e+04um H, 2.515e+04um V)
[11/15 15:46:50   1903s] (I)       Overflow of layer group 5: 0.04% H + 0.09% V. EstWL: 5.918000e+04um
[11/15 15:46:50   1903s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       
[11/15 15:46:50   1903s] (I)       ============  Phase 1c Route ============
[11/15 15:46:50   1903s] (I)       Started Phase 1c ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Started Two level routing ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Level2 Grid: 119 x 69
[11/15 15:46:50   1903s] (I)       Started Two Level Routing ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Usage: 29590 = (17016 H, 12574 V) = (0.48% H, 0.62% V) = (3.403e+04um H, 2.515e+04um V)
[11/15 15:46:50   1903s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       
[11/15 15:46:50   1903s] (I)       ============  Phase 1d Route ============
[11/15 15:46:50   1903s] (I)       Started Phase 1d ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Started Detoured routing ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Usage: 29614 = (17037 H, 12577 V) = (0.48% H, 0.62% V) = (3.407e+04um H, 2.515e+04um V)
[11/15 15:46:50   1903s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       
[11/15 15:46:50   1903s] (I)       ============  Phase 1e Route ============
[11/15 15:46:50   1903s] (I)       Started Phase 1e ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Started Route legalization ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Started Legalize Blockage Violations ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Usage: 29614 = (17037 H, 12577 V) = (0.48% H, 0.62% V) = (3.407e+04um H, 2.515e+04um V)
[11/15 15:46:50   1903s] [NR-eGR] Early Global Route overflow of layer group 5: 0.03% H + 0.08% V. EstWL: 5.922800e+04um
[11/15 15:46:50   1903s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       
[11/15 15:46:50   1903s] (I)       ============  Phase 1f Route ============
[11/15 15:46:50   1903s] (I)       Started Phase 1f ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Started Congestion clean ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Finished Congestion clean ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Usage: 29763 = (17148 H, 12615 V) = (0.48% H, 0.62% V) = (3.430e+04um H, 2.523e+04um V)
[11/15 15:46:50   1903s] (I)       Finished Phase 1f ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       
[11/15 15:46:50   1903s] (I)       ============  Phase 1g Route ============
[11/15 15:46:50   1903s] (I)       Started Phase 1g ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Started Post Routing ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Usage: 28916 = (16661 H, 12255 V) = (0.47% H, 0.61% V) = (3.332e+04um H, 2.451e+04um V)
[11/15 15:46:50   1903s] (I)       Finished Phase 1g ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       numNets=31  numFullyRipUpNets=1  numPartialRipUpNets=26 routedWL=182
[11/15 15:46:50   1903s] [NR-eGR] Create a new net group with 26 nets and layer range [2, 8]
[11/15 15:46:50   1903s] (I)       
[11/15 15:46:50   1903s] (I)       ============  Phase 1h Route ============
[11/15 15:46:50   1903s] (I)       Started Phase 1h ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Started Post Routing ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Usage: 28916 = (16661 H, 12255 V) = (0.47% H, 0.61% V) = (3.332e+04um H, 2.451e+04um V)
[11/15 15:46:50   1903s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Started Layer assignment (8T) ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Current Layer assignment (8T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Finished Layer assignment (8T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Finished Net group 5 ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Started Net group 6 ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Started Generate topology (8T) ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Finished Generate topology (8T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       total 2D Cap : 6200329 = (3549697 H, 2650632 V)
[11/15 15:46:50   1903s] [NR-eGR] Layer group 6: route 122 net(s) in layer range [2, 7]
[11/15 15:46:50   1903s] (I)       
[11/15 15:46:50   1903s] (I)       ============  Phase 1a Route ============
[11/15 15:46:50   1903s] (I)       Started Phase 1a ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Started Pattern routing ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 348
[11/15 15:46:50   1903s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Usage: 36624 = (20429 H, 16195 V) = (0.58% H, 0.61% V) = (4.086e+04um H, 3.239e+04um V)
[11/15 15:46:50   1903s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       
[11/15 15:46:50   1903s] (I)       ============  Phase 1b Route ============
[11/15 15:46:50   1903s] (I)       Started Phase 1b ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Started Monotonic routing ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Usage: 36624 = (20429 H, 16195 V) = (0.58% H, 0.61% V) = (4.086e+04um H, 3.239e+04um V)
[11/15 15:46:50   1903s] (I)       Overflow of layer group 6: 0.01% H + 0.02% V. EstWL: 7.324800e+04um
[11/15 15:46:50   1903s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       
[11/15 15:46:50   1903s] (I)       ============  Phase 1c Route ============
[11/15 15:46:50   1903s] (I)       Started Phase 1c ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Started Two level routing ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Level2 Grid: 119 x 69
[11/15 15:46:50   1903s] (I)       Started Two Level Routing ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Usage: 36624 = (20429 H, 16195 V) = (0.58% H, 0.61% V) = (4.086e+04um H, 3.239e+04um V)
[11/15 15:46:50   1903s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       
[11/15 15:46:50   1903s] (I)       ============  Phase 1d Route ============
[11/15 15:46:50   1903s] (I)       Started Phase 1d ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Started Detoured routing ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Usage: 36642 = (20438 H, 16204 V) = (0.58% H, 0.61% V) = (4.088e+04um H, 3.241e+04um V)
[11/15 15:46:50   1903s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       
[11/15 15:46:50   1903s] (I)       ============  Phase 1e Route ============
[11/15 15:46:50   1903s] (I)       Started Phase 1e ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Started Route legalization ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Started Legalize Blockage Violations ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Usage: 36642 = (20438 H, 16204 V) = (0.58% H, 0.61% V) = (4.088e+04um H, 3.241e+04um V)
[11/15 15:46:50   1903s] [NR-eGR] Early Global Route overflow of layer group 6: 0.01% H + 0.00% V. EstWL: 7.328400e+04um
[11/15 15:46:50   1903s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       
[11/15 15:46:50   1903s] (I)       ============  Phase 1f Route ============
[11/15 15:46:50   1903s] (I)       Started Phase 1f ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Started Congestion clean ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Finished Congestion clean ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Usage: 36642 = (20439 H, 16203 V) = (0.58% H, 0.61% V) = (4.088e+04um H, 3.241e+04um V)
[11/15 15:46:50   1903s] (I)       Finished Phase 1f ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       
[11/15 15:46:50   1903s] (I)       ============  Phase 1g Route ============
[11/15 15:46:50   1903s] (I)       Started Phase 1g ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Started Post Routing ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Usage: 35625 = (19906 H, 15719 V) = (0.56% H, 0.59% V) = (3.981e+04um H, 3.144e+04um V)
[11/15 15:46:50   1903s] (I)       Finished Phase 1g ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       numNets=122  numFullyRipUpNets=115  numPartialRipUpNets=115 routedWL=181
[11/15 15:46:50   1903s] [NR-eGR] Create a new net group with 115 nets and layer range [2, 8]
[11/15 15:46:50   1903s] (I)       
[11/15 15:46:50   1903s] (I)       ============  Phase 1h Route ============
[11/15 15:46:50   1903s] (I)       Started Phase 1h ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Started Post Routing ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Usage: 34422 = (19254 H, 15168 V) = (0.54% H, 0.57% V) = (3.851e+04um H, 3.034e+04um V)
[11/15 15:46:50   1903s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Started Layer assignment (8T) ( Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Current Layer assignment (8T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:50   1903s] (I)       Finished Layer assignment (8T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Finished Net group 6 ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Started Net group 7 ( Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Started Generate topology (8T) ( Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Finished Generate topology (8T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       total 2D Cap : 6198450 = (3547818 H, 2650632 V)
[11/15 15:46:51   1903s] [NR-eGR] Layer group 7: route 26 net(s) in layer range [2, 8]
[11/15 15:46:51   1903s] (I)       
[11/15 15:46:51   1903s] (I)       ============  Phase 1a Route ============
[11/15 15:46:51   1903s] (I)       Started Phase 1a ( Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Started Pattern routing ( Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 41
[11/15 15:46:51   1903s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Usage: 38933 = (22361 H, 16572 V) = (0.63% H, 0.63% V) = (4.472e+04um H, 3.314e+04um V)
[11/15 15:46:51   1903s] (I)       Started Add via demand to 2D ( Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       
[11/15 15:46:51   1903s] (I)       ============  Phase 1b Route ============
[11/15 15:46:51   1903s] (I)       Started Phase 1b ( Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Started Monotonic routing ( Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Usage: 38933 = (22361 H, 16572 V) = (0.63% H, 0.63% V) = (4.472e+04um H, 3.314e+04um V)
[11/15 15:46:51   1903s] (I)       Overflow of layer group 7: 0.02% H + 0.01% V. EstWL: 7.786600e+04um
[11/15 15:46:51   1903s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       
[11/15 15:46:51   1903s] (I)       ============  Phase 1c Route ============
[11/15 15:46:51   1903s] (I)       Started Phase 1c ( Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Started Two level routing ( Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Level2 Grid: 119 x 69
[11/15 15:46:51   1903s] (I)       Started Two Level Routing ( Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Usage: 38979 = (22407 H, 16572 V) = (0.63% H, 0.63% V) = (4.481e+04um H, 3.314e+04um V)
[11/15 15:46:51   1903s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       
[11/15 15:46:51   1903s] (I)       ============  Phase 1d Route ============
[11/15 15:46:51   1903s] (I)       Started Phase 1d ( Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Started Detoured routing ( Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Usage: 38941 = (22346 H, 16595 V) = (0.63% H, 0.63% V) = (4.469e+04um H, 3.319e+04um V)
[11/15 15:46:51   1903s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       
[11/15 15:46:51   1903s] (I)       ============  Phase 1e Route ============
[11/15 15:46:51   1903s] (I)       Started Phase 1e ( Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Started Route legalization ( Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Started Legalize Blockage Violations ( Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Usage: 38941 = (22346 H, 16595 V) = (0.63% H, 0.63% V) = (4.469e+04um H, 3.319e+04um V)
[11/15 15:46:51   1903s] [NR-eGR] Early Global Route overflow of layer group 7: 0.01% H + 0.00% V. EstWL: 7.788200e+04um
[11/15 15:46:51   1903s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       
[11/15 15:46:51   1903s] (I)       ============  Phase 1f Route ============
[11/15 15:46:51   1903s] (I)       Started Phase 1f ( Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Started Congestion clean ( Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Finished Congestion clean ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Usage: 38958 = (22361 H, 16597 V) = (0.63% H, 0.63% V) = (4.472e+04um H, 3.319e+04um V)
[11/15 15:46:51   1903s] (I)       Finished Phase 1f ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       
[11/15 15:46:51   1903s] (I)       ============  Phase 1g Route ============
[11/15 15:46:51   1903s] (I)       Started Phase 1g ( Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Started Post Routing ( Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Usage: 38945 = (22353 H, 16592 V) = (0.63% H, 0.63% V) = (4.471e+04um H, 3.318e+04um V)
[11/15 15:46:51   1903s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       
[11/15 15:46:51   1903s] (I)       ============  Phase 1h Route ============
[11/15 15:46:51   1903s] (I)       Started Phase 1h ( Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Started Post Routing ( Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Usage: 38943 = (22352 H, 16591 V) = (0.63% H, 0.63% V) = (4.470e+04um H, 3.318e+04um V)
[11/15 15:46:51   1903s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Started Layer assignment (8T) ( Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Current Layer assignment (8T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Finished Layer assignment (8T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Finished Net group 7 ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Started Net group 8 ( Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Started Generate topology (8T) ( Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Finished Generate topology (8T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       total 2D Cap : 6200329 = (3549697 H, 2650632 V)
[11/15 15:46:51   1903s] [NR-eGR] Layer group 8: route 115 net(s) in layer range [2, 8]
[11/15 15:46:51   1903s] (I)       
[11/15 15:46:51   1903s] (I)       ============  Phase 1a Route ============
[11/15 15:46:51   1903s] (I)       Started Phase 1a ( Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Started Pattern routing ( Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 344
[11/15 15:46:51   1903s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Usage: 46465 = (26050 H, 20415 V) = (0.73% H, 0.77% V) = (5.210e+04um H, 4.083e+04um V)
[11/15 15:46:51   1903s] (I)       Started Add via demand to 2D ( Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       
[11/15 15:46:51   1903s] (I)       ============  Phase 1b Route ============
[11/15 15:46:51   1903s] (I)       Started Phase 1b ( Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Started Monotonic routing ( Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Usage: 46465 = (26050 H, 20415 V) = (0.73% H, 0.77% V) = (5.210e+04um H, 4.083e+04um V)
[11/15 15:46:51   1903s] (I)       Overflow of layer group 8: 0.01% H + 0.04% V. EstWL: 9.293000e+04um
[11/15 15:46:51   1903s] (I)       Congestion metric : 0.01%H 0.04%V, 0.05%HV
[11/15 15:46:51   1903s] (I)       Congestion threshold : each 60.00, sum 90.00
[11/15 15:46:51   1903s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       
[11/15 15:46:51   1903s] (I)       ============  Phase 1c Route ============
[11/15 15:46:51   1903s] (I)       Started Phase 1c ( Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Started Two level routing ( Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Level2 Grid: 119 x 69
[11/15 15:46:51   1903s] (I)       Started Two Level Routing ( Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Usage: 46465 = (26050 H, 20415 V) = (0.73% H, 0.77% V) = (5.210e+04um H, 4.083e+04um V)
[11/15 15:46:51   1903s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       
[11/15 15:46:51   1903s] (I)       ============  Phase 1d Route ============
[11/15 15:46:51   1903s] (I)       Started Phase 1d ( Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Started Detoured routing ( Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Usage: 46487 = (26069 H, 20418 V) = (0.73% H, 0.77% V) = (5.214e+04um H, 4.084e+04um V)
[11/15 15:46:51   1903s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       
[11/15 15:46:51   1903s] (I)       ============  Phase 1e Route ============
[11/15 15:46:51   1903s] (I)       Started Phase 1e ( Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Started Route legalization ( Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Started Legalize Blockage Violations ( Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Usage: 46487 = (26069 H, 20418 V) = (0.73% H, 0.77% V) = (5.214e+04um H, 4.084e+04um V)
[11/15 15:46:51   1903s] [NR-eGR] Early Global Route overflow of layer group 8: 0.01% H + 0.01% V. EstWL: 9.297400e+04um
[11/15 15:46:51   1903s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       
[11/15 15:46:51   1903s] (I)       ============  Phase 1f Route ============
[11/15 15:46:51   1903s] (I)       Started Phase 1f ( Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Started Congestion clean ( Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Finished Congestion clean ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Usage: 46495 = (26077 H, 20418 V) = (0.73% H, 0.77% V) = (5.215e+04um H, 4.084e+04um V)
[11/15 15:46:51   1903s] (I)       Finished Phase 1f ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       
[11/15 15:46:51   1903s] (I)       ============  Phase 1g Route ============
[11/15 15:46:51   1903s] (I)       Started Phase 1g ( Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Started Post Routing ( Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Usage: 46428 = (26049 H, 20379 V) = (0.73% H, 0.77% V) = (5.210e+04um H, 4.076e+04um V)
[11/15 15:46:51   1903s] (I)       Finished Phase 1g ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       
[11/15 15:46:51   1903s] (I)       ============  Phase 1h Route ============
[11/15 15:46:51   1903s] (I)       Started Phase 1h ( Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Started Post Routing ( Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Usage: 46431 = (26068 H, 20363 V) = (0.73% H, 0.77% V) = (5.214e+04um H, 4.073e+04um V)
[11/15 15:46:51   1903s] (I)       Finished Phase 1h ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Started Layer assignment (8T) ( Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Current Layer assignment (8T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Finished Layer assignment (8T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Finished Net group 8 ( CPU: 0.11 sec, Real: 0.10 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       
[11/15 15:46:51   1903s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/15 15:46:51   1903s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[11/15 15:46:51   1903s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[11/15 15:46:51   1903s] [NR-eGR]       Layer              (1-4)             (5-9)           (10-14)           (15-19)    OverCon 
[11/15 15:46:51   1903s] [NR-eGR] -------------------------------------------------------------------------------------------------
[11/15 15:46:51   1903s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/15 15:46:51   1903s] [NR-eGR]      M2  (2)         7( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[11/15 15:46:51   1903s] [NR-eGR]      M3  (3)       155( 0.19%)        18( 0.02%)         5( 0.01%)         1( 0.00%)   ( 0.22%) 
[11/15 15:46:51   1903s] [NR-eGR]      M4  (4)       637( 0.93%)        64( 0.09%)         0( 0.00%)         0( 0.00%)   ( 1.02%) 
[11/15 15:46:51   1903s] [NR-eGR]      M5  (5)      1245( 0.76%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.76%) 
[11/15 15:46:51   1903s] [NR-eGR]      M6  (6)        81( 0.06%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[11/15 15:46:51   1903s] [NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/15 15:46:51   1903s] [NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/15 15:46:51   1903s] [NR-eGR] -------------------------------------------------------------------------------------------------
[11/15 15:46:51   1903s] [NR-eGR] Total             2125( 0.32%)        84( 0.01%)         5( 0.00%)         1( 0.00%)   ( 0.33%) 
[11/15 15:46:51   1903s] [NR-eGR] 
[11/15 15:46:51   1903s] (I)       Finished Global Routing ( CPU: 1.06 sec, Real: 1.03 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Started Export 3D cong map ( Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       total 2D Cap : 6223656 = (3564986 H, 2658670 V)
[11/15 15:46:51   1903s] (I)       Started Export 2D cong map ( Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.01% H + 0.00% V
[11/15 15:46:51   1903s] [NR-eGR] Overflow after Early Global Route 0.01% H + 0.00% V
[11/15 15:46:51   1903s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Finished Export 3D cong map ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       ============= Track Assignment ============
[11/15 15:46:51   1903s] (I)       Started Extract Global 3D Wires ( Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Started Track Assignment (8T) ( Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Initialize Track Assignment ( max pin layer : 9 )
[11/15 15:46:51   1903s] (I)       Current Track Assignment (8T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:51   1903s] (I)       Run Multi-thread track assignment
[11/15 15:46:51   1904s] (I)       Finished Track Assignment (8T) ( CPU: 0.23 sec, Real: 0.04 sec, Curr Mem: 4966.32 MB )
[11/15 15:46:51   1904s] (I)       Started Export ( Curr Mem: 4966.32 MB )
[11/15 15:46:51   1904s] [NR-eGR] Started Export DB wires ( Curr Mem: 4958.32 MB )
[11/15 15:46:51   1904s] [NR-eGR] Started Export all nets (8T) ( Curr Mem: 4958.32 MB )
[11/15 15:46:51   1904s] [NR-eGR] Finished Export all nets (8T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4958.32 MB )
[11/15 15:46:51   1904s] [NR-eGR] Started Set wire vias (8T) ( Curr Mem: 4958.32 MB )
[11/15 15:46:51   1904s] [NR-eGR] Finished Set wire vias (8T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4958.32 MB )
[11/15 15:46:51   1904s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4958.32 MB )
[11/15 15:46:51   1904s] [NR-eGR] --------------------------------------------------------------------------
[11/15 15:46:51   1904s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 111252
[11/15 15:46:51   1904s] [NR-eGR]     M2  (2V) length: 2.247818e+05um, number of vias: 158854
[11/15 15:46:51   1904s] [NR-eGR]     M3  (3H) length: 3.116388e+05um, number of vias: 24297
[11/15 15:46:51   1904s] [NR-eGR]     M4  (4V) length: 1.257775e+05um, number of vias: 14388
[11/15 15:46:51   1904s] [NR-eGR]     M5  (5H) length: 2.436828e+05um, number of vias: 3052
[11/15 15:46:51   1904s] [NR-eGR]     M6  (6V) length: 6.388500e+04um, number of vias: 823
[11/15 15:46:51   1904s] [NR-eGR]     M7  (7H) length: 8.208200e+03um, number of vias: 2
[11/15 15:46:51   1904s] [NR-eGR]     M8  (8V) length: 4.000000e-01um, number of vias: 0
[11/15 15:46:51   1904s] [NR-eGR] Total length: 9.779744e+05um, number of vias: 312668
[11/15 15:46:51   1904s] [NR-eGR] --------------------------------------------------------------------------
[11/15 15:46:51   1904s] [NR-eGR] Total eGR-routed clock nets wire length: 4.270475e+04um 
[11/15 15:46:51   1904s] [NR-eGR] --------------------------------------------------------------------------
[11/15 15:46:51   1904s] [NR-eGR] Report for selected net(s) only.
[11/15 15:46:51   1904s] [NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 5677
[11/15 15:46:51   1904s] [NR-eGR]     M2  (2V) length: 7.494745e+03um, number of vias: 7088
[11/15 15:46:51   1904s] [NR-eGR]     M3  (3H) length: 1.187622e+04um, number of vias: 2402
[11/15 15:46:51   1904s] [NR-eGR]     M4  (4V) length: 9.102680e+03um, number of vias: 896
[11/15 15:46:51   1904s] [NR-eGR]     M5  (5H) length: 1.218720e+04um, number of vias: 221
[11/15 15:46:51   1904s] [NR-eGR]     M6  (6V) length: 1.739400e+03um, number of vias: 53
[11/15 15:46:51   1904s] [NR-eGR]     M7  (7H) length: 3.045000e+02um, number of vias: 0
[11/15 15:46:51   1904s] [NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[11/15 15:46:51   1904s] [NR-eGR] Total length: 4.270475e+04um, number of vias: 16337
[11/15 15:46:51   1904s] [NR-eGR] --------------------------------------------------------------------------
[11/15 15:46:51   1904s] [NR-eGR] Total routed clock nets wire length: 4.270475e+04um, number of vias: 16337
[11/15 15:46:51   1904s] [NR-eGR] --------------------------------------------------------------------------
[11/15 15:46:51   1904s] (I)       Started Update net boxes ( Curr Mem: 4958.32 MB )
[11/15 15:46:51   1904s] (I)       Finished Update net boxes ( CPU: 0.07 sec, Real: 0.01 sec, Curr Mem: 4958.32 MB )
[11/15 15:46:51   1904s] (I)       Started Update timing ( Curr Mem: 4958.32 MB )
[11/15 15:46:51   1904s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4958.32 MB )
[11/15 15:46:51   1904s] (I)       Finished Export ( CPU: 0.12 sec, Real: 0.06 sec, Curr Mem: 4958.32 MB )
[11/15 15:46:51   1904s] (I)       Started Postprocess design ( Curr Mem: 4958.32 MB )
[11/15 15:46:51   1904s] (I)       Finished Postprocess design ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4648.32 MB )
[11/15 15:46:51   1904s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.76 sec, Real: 1.48 sec, Curr Mem: 4648.32 MB )
[11/15 15:46:51   1904s]         Early Global Route - eGR only step done. (took cpu=0:00:01.8 real=0:00:01.6)
[11/15 15:46:51   1904s] Set FIXED routing status on 569 net(s)
[11/15 15:46:51   1904s]       Routing using eGR only done.
[11/15 15:46:51   1904s] Net route status summary:
[11/15 15:46:51   1904s]   Clock:       569 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=569, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/15 15:46:51   1904s]   Non-clock: 38418 (unrouted=8050, trialRouted=30368, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=7279, (crossesIlmBoundary AND tooFewTerms=0)])
[11/15 15:46:51   1904s] 
[11/15 15:46:51   1904s] CCOPT: Done with clock implementation routing.
[11/15 15:46:51   1904s] 
[11/15 15:46:51   1904s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:01.9 real=0:00:01.7)
[11/15 15:46:51   1904s]     Clock implementation routing done.
[11/15 15:46:51   1904s]     Leaving CCOpt scope - extractRC...
[11/15 15:46:51   1904s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[11/15 15:46:51   1904s] Extraction called for design 'MCU' of instances=36089 and nets=38987 using extraction engine 'preRoute' .
[11/15 15:46:51   1904s] PreRoute RC Extraction called for design MCU.
[11/15 15:46:51   1904s] RC Extraction called in multi-corner(2) mode.
[11/15 15:46:51   1904s] RCMode: PreRoute
[11/15 15:46:51   1904s]       RC Corner Indexes            0       1   
[11/15 15:46:51   1904s] Capacitance Scaling Factor   : 1.00000 1.00000 
[11/15 15:46:51   1904s] Resistance Scaling Factor    : 1.00000 1.00000 
[11/15 15:46:51   1904s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[11/15 15:46:51   1904s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[11/15 15:46:51   1904s] Shrink Factor                : 1.00000
[11/15 15:46:51   1904s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/15 15:46:51   1904s] Using Quantus QRC technology file ...
[11/15 15:46:51   1904s] LayerId::1 widthSet size::1
[11/15 15:46:51   1904s] LayerId::2 widthSet size::2
[11/15 15:46:51   1904s] LayerId::3 widthSet size::2
[11/15 15:46:51   1904s] LayerId::4 widthSet size::2
[11/15 15:46:51   1904s] LayerId::5 widthSet size::2
[11/15 15:46:51   1904s] LayerId::6 widthSet size::2
[11/15 15:46:51   1904s] LayerId::7 widthSet size::1
[11/15 15:46:51   1904s] LayerId::8 widthSet size::1
[11/15 15:46:51   1904s] Updating RC grid for preRoute extraction ...
[11/15 15:46:51   1904s] Initializing multi-corner resistance tables ...
[11/15 15:46:51   1904s] **Info: Trial Route has Max Route Layer 15/8.
[11/15 15:46:51   1904s] {RT worst_rc_corner 0 8 7 0}
[11/15 15:46:51   1904s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.331279 ; uaWl: 1.000000 ; uaWlH: 0.447165 ; aWlH: 0.000000 ; Pmax: 0.870700 ; wcR: 0.680000 ; newSi: 0.081200 ; pMod: 80 ; 
[11/15 15:46:51   1904s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 4651.027M)
[11/15 15:46:51   1904s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[11/15 15:46:51   1904s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.3 real=0:00:00.3)
[11/15 15:46:51   1904s] OPERPROF: Starting DPlace-Init at level 1, MEM:4651.0M
[11/15 15:46:51   1904s] z: 2, totalTracks: 1
[11/15 15:46:51   1904s] z: 4, totalTracks: 1
[11/15 15:46:51   1904s] z: 6, totalTracks: 1
[11/15 15:46:51   1904s] z: 8, totalTracks: 1
[11/15 15:46:51   1904s] #spOpts: N=65 mergeVia=F 
[11/15 15:46:51   1904s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4651.0M
[11/15 15:46:51   1904s] OPERPROF:     Starting CMU at level 3, MEM:4651.0M
[11/15 15:46:51   1904s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.005, MEM:4651.0M
[11/15 15:46:51   1904s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.057, REAL:0.053, MEM:4651.0M
[11/15 15:46:51   1904s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4651.0MB).
[11/15 15:46:51   1904s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.086, REAL:0.082, MEM:4651.0M
[11/15 15:46:51   1904s]     Calling post conditioning for eGRPC...
[11/15 15:46:51   1904s]       eGRPC...
[11/15 15:46:51   1904s]         eGRPC active optimizations:
[11/15 15:46:51   1904s]          - Move Down
[11/15 15:46:51   1904s]          - Downsizing before DRV sizing
[11/15 15:46:51   1904s]          - DRV fixing with cell sizing
[11/15 15:46:51   1904s]          - Move to fanout
[11/15 15:46:51   1904s]          - Cloning
[11/15 15:46:51   1904s]         
[11/15 15:46:51   1904s]         Currently running CTS, using active skew data
[11/15 15:46:51   1904s]         Reset bufferability constraints...
[11/15 15:46:51   1904s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[11/15 15:46:51   1904s]         Clock tree timing engine global stage delay update for max_delay_corner:setup.late...
[11/15 15:46:51   1904s]         Initializing Timing Graph...
[11/15 15:46:51   1904s]         Initializing Timing Graph done.
[11/15 15:46:51   1904s] End AAE Lib Interpolated Model. (MEM=4651.03 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 15:46:51   1905s]         Clock tree timing engine global stage delay update for max_delay_corner:setup.late done. (took cpu=0:00:00.2 real=0:00:00.0)
[11/15 15:46:51   1905s]         Reset bufferability constraints done. (took cpu=0:00:00.2 real=0:00:00.0)
[11/15 15:46:51   1905s]         Clock DAG stats eGRPC initial state:
[11/15 15:46:51   1905s]           cell counts      : b=3, i=159, icg=360, nicg=0, l=41, total=563
[11/15 15:46:51   1905s]           cell areas       : b=9.200um^2, i=383.600um^2, icg=2826.400um^2, nicg=0.000um^2, l=192.400um^2, total=3411.600um^2
[11/15 15:46:51   1905s]           cell capacitance : b=0.004pF, i=0.833pF, icg=1.142pF, nicg=0.000pF, l=0.127pF, total=2.106pF
[11/15 15:46:51   1905s]           sink capacitance : count=4549, total=7.811pF, avg=0.002pF, sd=0.022pF, min=0.001pF, max=0.600pF
[11/15 15:46:51   1905s]           wire capacitance : top=0.000pF, trunk=2.623pF, leaf=4.748pF, total=7.371pF
[11/15 15:46:51   1905s]           wire lengths     : top=0.000um, trunk=16460.200um, leaf=26244.545um, total=42704.745um
[11/15 15:46:51   1905s]           hp wire lengths  : top=0.000um, trunk=14106.000um, leaf=17421.280um, total=31527.280um
[11/15 15:46:51   1905s]         Clock DAG net violations eGRPC initial state: none
[11/15 15:46:51   1905s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[11/15 15:46:51   1905s]           Trunk : target=0.400ns count=206 avg=0.087ns sd=0.056ns min=0.027ns max=0.375ns {199 <= 0.240ns, 5 <= 0.320ns, 1 <= 0.360ns, 1 <= 0.380ns, 0 <= 0.400ns}
[11/15 15:46:51   1905s]           Leaf  : target=0.400ns count=363 avg=0.141ns sd=0.066ns min=0.023ns max=0.370ns {334 <= 0.240ns, 21 <= 0.320ns, 5 <= 0.360ns, 3 <= 0.380ns, 0 <= 0.400ns}
[11/15 15:46:51   1905s]         Clock DAG library cell distribution eGRPC initial state {count}:
[11/15 15:46:51   1905s]            Bufs: DLY4X0P5MA10TH: 1 DLY2X0P5MA10TH: 2 
[11/15 15:46:51   1905s]            Invs: INVX16BA10TH: 9 INVX13BA10TH: 3 INVX11BA10TH: 4 INVX9BA10TH: 1 INVX7P5BA10TH: 3 INVX6BA10TH: 3 INVX5BA10TH: 6 INVX4BA10TH: 13 INVX3BA10TH: 13 INVX2BA10TH: 23 INVX1BA10TH: 81 
[11/15 15:46:51   1905s]            ICGs: PREICGX16BA10TH: 1 PREICGX13BA10TH: 1 PREICGX11BA10TH: 3 PREICGX9BA10TH: 3 PREICGX7P5BA10TH: 4 PREICGX6BA10TH: 5 PREICGX5BA10TH: 8 PREICGX4BA10TH: 20 PREICGX3BA10TH: 54 PREICGX2BA10TH: 87 PREICGX1BA10TH: 114 PREICGX0P5BA10TH: 60 
[11/15 15:46:51   1905s]          Logics: AOI21X8MA10TH: 1 OAI21X8MA10TH: 2 AOI2XB1X6MA10TH: 1 OAI2XB1X6MA10TH: 2 AO22X3MA10TH: 1 XOR2X4MA10TH: 1 XOR2X3MA10TH: 1 OAI21X3MA10TH: 1 AOI221X3MA10TH: 2 OAI21X2MA10TH: 1 OR4X0P7MA10TH: 2 NAND2X0P5AA10TH: 14 AOI31X0P5MA10TH: 4 NOR2BX0P5MA10TH: 4 OAI21X0P5MA10TH: 4 
[11/15 15:46:51   1905s]         Primary reporting skew groups eGRPC initial state:
[11/15 15:46:51   1905s]           skew_group mclk/prelayout_constraint_mode: insertion delay [min=0.734, max=0.891, avg=0.854, sd=0.022], skew [0.158 vs 0.154*], 99.7% {0.736, 0.890} (wid=0.021 ws=0.017) (gid=0.878 gs=0.148)
[11/15 15:46:51   1905s]               min path sink: core/irq_restore_ack_reg/CK
[11/15 15:46:51   1905s]               max path sink: npu0/NpuState_reg[2]/CK
[11/15 15:46:51   1905s]         Skew group summary eGRPC initial state:
[11/15 15:46:51   1905s]           skew_group clk_cpu/prelayout_constraint_mode: insertion delay [min=0.355, max=0.513, avg=0.471, sd=0.016], skew [0.158 vs 0.154*], 99.8% {0.363, 0.513} (wid=0.056 ws=0.051) (gid=0.495 gs=0.170)
[11/15 15:46:51   1905s]           skew_group clk_hfxt/prelayout_constraint_mode: insertion delay [min=0.635, max=0.783, avg=0.763, sd=0.034], skew [0.148 vs 0.154], 100% {0.635, 0.783} (wid=0.011 ws=0.010) (gid=0.775 gs=0.141)
[11/15 15:46:51   1905s]           skew_group clk_lfxt/prelayout_constraint_mode: insertion delay [min=0.616, max=0.794, avg=0.767, sd=0.040], skew [0.178 vs 0.154*], 94.6% {0.681, 0.794} (wid=0.010 ws=0.007) (gid=0.787 gs=0.174)
[11/15 15:46:51   1905s]           skew_group clk_sck0/prelayout_constraint_mode: insertion delay [min=0.416, max=0.428, avg=0.418, sd=0.003], skew [0.012 vs 0.154], 100% {0.416, 0.428} (wid=0.015 ws=0.004) (gid=0.417 gs=0.013)
[11/15 15:46:51   1905s]           skew_group clk_sck1/prelayout_constraint_mode: insertion delay [min=0.353, max=0.359, avg=0.355, sd=0.001], skew [0.006 vs 0.154], 100% {0.353, 0.359} (wid=0.010 ws=0.001) (gid=0.351 gs=0.006)
[11/15 15:46:52   1905s]           skew_group mclk/prelayout_constraint_mode: insertion delay [min=0.734, max=0.891, avg=0.854, sd=0.022], skew [0.158 vs 0.154*], 99.7% {0.736, 0.890} (wid=0.021 ws=0.017) (gid=0.878 gs=0.148)
[11/15 15:46:52   1905s]           skew_group smclk/prelayout_constraint_mode: insertion delay [min=0.621, max=0.808, avg=0.749, sd=0.039], skew [0.187 vs 0.154*], 96.4% {0.656, 0.808} (wid=0.011 ws=0.009) (gid=0.801 gs=0.183)
[11/15 15:46:52   1905s]         eGRPC Moving buffers...
[11/15 15:46:52   1905s]           Violation analysis...
[11/15 15:46:52   1905s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 15:46:52   1905s]           Clock DAG stats after 'eGRPC Moving buffers':
[11/15 15:46:52   1905s]             cell counts      : b=3, i=159, icg=360, nicg=0, l=41, total=563
[11/15 15:46:52   1905s]             cell areas       : b=9.200um^2, i=383.600um^2, icg=2826.400um^2, nicg=0.000um^2, l=192.400um^2, total=3411.600um^2
[11/15 15:46:52   1905s]             cell capacitance : b=0.004pF, i=0.833pF, icg=1.142pF, nicg=0.000pF, l=0.127pF, total=2.106pF
[11/15 15:46:52   1905s]             sink capacitance : count=4549, total=7.811pF, avg=0.002pF, sd=0.022pF, min=0.001pF, max=0.600pF
[11/15 15:46:52   1905s]             wire capacitance : top=0.000pF, trunk=2.623pF, leaf=4.748pF, total=7.371pF
[11/15 15:46:52   1905s]             wire lengths     : top=0.000um, trunk=16460.200um, leaf=26244.545um, total=42704.745um
[11/15 15:46:52   1905s]             hp wire lengths  : top=0.000um, trunk=14106.000um, leaf=17421.280um, total=31527.280um
[11/15 15:46:52   1905s]           Clock DAG net violations after 'eGRPC Moving buffers': none
[11/15 15:46:52   1905s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[11/15 15:46:52   1905s]             Trunk : target=0.400ns count=206 avg=0.087ns sd=0.056ns min=0.027ns max=0.375ns {199 <= 0.240ns, 5 <= 0.320ns, 1 <= 0.360ns, 1 <= 0.380ns, 0 <= 0.400ns}
[11/15 15:46:52   1905s]             Leaf  : target=0.400ns count=363 avg=0.141ns sd=0.066ns min=0.023ns max=0.370ns {334 <= 0.240ns, 21 <= 0.320ns, 5 <= 0.360ns, 3 <= 0.380ns, 0 <= 0.400ns}
[11/15 15:46:52   1905s]           Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
[11/15 15:46:52   1905s]              Bufs: DLY4X0P5MA10TH: 1 DLY2X0P5MA10TH: 2 
[11/15 15:46:52   1905s]              Invs: INVX16BA10TH: 9 INVX13BA10TH: 3 INVX11BA10TH: 4 INVX9BA10TH: 1 INVX7P5BA10TH: 3 INVX6BA10TH: 3 INVX5BA10TH: 6 INVX4BA10TH: 13 INVX3BA10TH: 13 INVX2BA10TH: 23 INVX1BA10TH: 81 
[11/15 15:46:52   1905s]              ICGs: PREICGX16BA10TH: 1 PREICGX13BA10TH: 1 PREICGX11BA10TH: 3 PREICGX9BA10TH: 3 PREICGX7P5BA10TH: 4 PREICGX6BA10TH: 5 PREICGX5BA10TH: 8 PREICGX4BA10TH: 20 PREICGX3BA10TH: 54 PREICGX2BA10TH: 87 PREICGX1BA10TH: 114 PREICGX0P5BA10TH: 60 
[11/15 15:46:52   1905s]            Logics: AOI21X8MA10TH: 1 OAI21X8MA10TH: 2 AOI2XB1X6MA10TH: 1 OAI2XB1X6MA10TH: 2 AO22X3MA10TH: 1 XOR2X4MA10TH: 1 XOR2X3MA10TH: 1 OAI21X3MA10TH: 1 AOI221X3MA10TH: 2 OAI21X2MA10TH: 1 OR4X0P7MA10TH: 2 NAND2X0P5AA10TH: 14 AOI31X0P5MA10TH: 4 NOR2BX0P5MA10TH: 4 OAI21X0P5MA10TH: 4 
[11/15 15:46:52   1905s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[11/15 15:46:52   1905s]             skew_group mclk/prelayout_constraint_mode: insertion delay [min=0.734, max=0.891, avg=0.854, sd=0.022], skew [0.158 vs 0.154*], 99.7% {0.736, 0.890} (wid=0.021 ws=0.017) (gid=0.878 gs=0.148)
[11/15 15:46:52   1905s]                 min path sink: core/irq_restore_ack_reg/CK
[11/15 15:46:52   1905s]                 max path sink: npu0/NpuState_reg[2]/CK
[11/15 15:46:52   1905s]           Skew group summary after 'eGRPC Moving buffers':
[11/15 15:46:52   1905s]             skew_group clk_cpu/prelayout_constraint_mode: insertion delay [min=0.355, max=0.513, avg=0.471, sd=0.016], skew [0.158 vs 0.154*], 99.8% {0.363, 0.513} (wid=0.056 ws=0.051) (gid=0.495 gs=0.170)
[11/15 15:46:52   1905s]             skew_group clk_hfxt/prelayout_constraint_mode: insertion delay [min=0.635, max=0.783, avg=0.763, sd=0.034], skew [0.148 vs 0.154], 100% {0.635, 0.783} (wid=0.011 ws=0.010) (gid=0.775 gs=0.141)
[11/15 15:46:52   1905s]             skew_group clk_lfxt/prelayout_constraint_mode: insertion delay [min=0.616, max=0.794, avg=0.767, sd=0.040], skew [0.178 vs 0.154*], 94.6% {0.681, 0.794} (wid=0.010 ws=0.007) (gid=0.787 gs=0.174)
[11/15 15:46:52   1905s]             skew_group clk_sck0/prelayout_constraint_mode: insertion delay [min=0.416, max=0.428, avg=0.418, sd=0.003], skew [0.012 vs 0.154], 100% {0.416, 0.428} (wid=0.015 ws=0.004) (gid=0.417 gs=0.013)
[11/15 15:46:52   1905s]             skew_group clk_sck1/prelayout_constraint_mode: insertion delay [min=0.353, max=0.359, avg=0.355, sd=0.001], skew [0.006 vs 0.154], 100% {0.353, 0.359} (wid=0.010 ws=0.001) (gid=0.351 gs=0.006)
[11/15 15:46:52   1905s]             skew_group mclk/prelayout_constraint_mode: insertion delay [min=0.734, max=0.891, avg=0.854, sd=0.022], skew [0.158 vs 0.154*], 99.7% {0.736, 0.890} (wid=0.021 ws=0.017) (gid=0.878 gs=0.148)
[11/15 15:46:52   1905s]             skew_group smclk/prelayout_constraint_mode: insertion delay [min=0.621, max=0.808, avg=0.749, sd=0.039], skew [0.187 vs 0.154*], 96.4% {0.656, 0.808} (wid=0.011 ws=0.009) (gid=0.801 gs=0.183)
[11/15 15:46:52   1905s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/15 15:46:52   1905s]         eGRPC Moving buffers done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/15 15:46:52   1905s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[11/15 15:46:52   1905s]           Artificially removing long paths...
[11/15 15:46:52   1905s]             Artificially shortened 60 long paths. The largest offset applied was 0.010ns.
[11/15 15:46:52   1905s]             
[11/15 15:46:52   1905s]             
[11/15 15:46:52   1905s]             Skew Group Offsets:
[11/15 15:46:52   1905s]             
[11/15 15:46:52   1905s]             ----------------------------------------------------------------------------------------------------------------
[11/15 15:46:52   1905s]             Skew Group                            Num.     Num.       Offset        Max        Previous Max.    Current Max.
[11/15 15:46:52   1905s]                                                   Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
[11/15 15:46:52   1905s]             ----------------------------------------------------------------------------------------------------------------
[11/15 15:46:52   1905s]             clk_cpu/prelayout_constraint_mode     3296       50         1.517%      0.010ns       0.513ns         0.503ns
[11/15 15:46:52   1905s]             clk_sck0/prelayout_constraint_mode      73        5         6.849%      0.004ns       0.428ns         0.425ns
[11/15 15:46:52   1905s]             clk_sck1/prelayout_constraint_mode      73        5         6.849%      0.002ns       0.359ns         0.357ns
[11/15 15:46:52   1905s]             ----------------------------------------------------------------------------------------------------------------
[11/15 15:46:52   1905s]             
[11/15 15:46:52   1905s]             Offsets Histogram:
[11/15 15:46:52   1905s]             
[11/15 15:46:52   1905s]             -----------------------------
[11/15 15:46:52   1905s]             From (ns)    To (ns)    Count
[11/15 15:46:52   1905s]             -----------------------------
[11/15 15:46:52   1905s]             below         0.000       8
[11/15 15:46:52   1905s]               0.000       0.005      42
[11/15 15:46:52   1905s]               0.005       0.010      10
[11/15 15:46:52   1905s]             -----------------------------
[11/15 15:46:52   1905s]             
[11/15 15:46:52   1905s]             Mean=0.003ns Median=0.002ns Std.Dev=0.003ns
[11/15 15:46:52   1905s]             
[11/15 15:46:52   1905s]             
[11/15 15:46:52   1905s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/15 15:46:52   1905s]           Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 15:46:52   1905s]           Modifying slew-target multiplier from 1 to 0.9
[11/15 15:46:52   1905s]           Downsizing prefiltering...
[11/15 15:46:52   1905s]           Downsizing prefiltering done.
[11/15 15:46:52   1905s]           Downsizing: ...20% ...40% ...60% ...80% .
[11/15 15:46:54   1907s]           Accumulated time to calculate placeable region: 0.12
[11/15 15:46:54   1907s]           ..100% 
[11/15 15:46:54   1907s]           DoDownSizing Summary : numSized = 67, numUnchanged = 408, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 10, numSkippedDueToCloseToSkewTarget = 84
[11/15 15:46:54   1907s]           CCOpt-eGRPC Downsizing: considered: 475, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 2, attempted: 473, unsuccessful: 0, sized: 67
[11/15 15:46:54   1907s]           Downsizing prefiltering...
[11/15 15:46:54   1907s]           Downsizing prefiltering done.
[11/15 15:46:54   1907s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[11/15 15:46:54   1907s]           DoDownSizing Summary : numSized = 5, numUnchanged = 37, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 25
[11/15 15:46:54   1907s]           CCOpt-eGRPC Downsizing: considered: 42, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 42, unsuccessful: 0, sized: 5
[11/15 15:46:54   1907s]           Downsizing prefiltering...
[11/15 15:46:54   1907s]           Downsizing prefiltering done.
[11/15 15:46:54   1907s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[11/15 15:46:54   1907s]           DoDownSizing Summary : numSized = 2, numUnchanged = 1, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 2
[11/15 15:46:54   1907s]           CCOpt-eGRPC Downsizing: considered: 3, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 3, unsuccessful: 0, sized: 2
[11/15 15:46:54   1907s]           Downsizing prefiltering...
[11/15 15:46:54   1907s]           Downsizing prefiltering done.
[11/15 15:46:54   1907s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[11/15 15:46:54   1907s]           DoDownSizing Summary : numSized = 1, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 1
[11/15 15:46:54   1907s]           CCOpt-eGRPC Downsizing: considered: 1, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 1
[11/15 15:46:54   1907s]           Downsizing prefiltering...
[11/15 15:46:54   1907s]           Downsizing prefiltering done.
[11/15 15:46:54   1907s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[11/15 15:46:54   1907s]           DoDownSizing Summary : numSized = 0, numUnchanged = 1, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 0
[11/15 15:46:54   1907s]           CCOpt-eGRPC Downsizing: considered: 1, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
[11/15 15:46:54   1907s]           Reverting slew-target multiplier from 0.9 to 1
[11/15 15:46:54   1907s]           Reverting Artificially removing long paths...
[11/15 15:46:54   1907s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/15 15:46:54   1907s]           Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 15:46:54   1907s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[11/15 15:46:54   1907s]             cell counts      : b=3, i=159, icg=360, nicg=0, l=41, total=563
[11/15 15:46:54   1907s]             cell areas       : b=9.200um^2, i=371.200um^2, icg=2793.600um^2, nicg=0.000um^2, l=186.000um^2, total=3360.000um^2
[11/15 15:46:54   1907s]             cell capacitance : b=0.004pF, i=0.795pF, icg=1.114pF, nicg=0.000pF, l=0.124pF, total=2.037pF
[11/15 15:46:54   1907s]             sink capacitance : count=4549, total=7.811pF, avg=0.002pF, sd=0.022pF, min=0.001pF, max=0.600pF
[11/15 15:46:54   1907s]             wire capacitance : top=0.000pF, trunk=2.623pF, leaf=4.748pF, total=7.371pF
[11/15 15:46:54   1907s]             wire lengths     : top=0.000um, trunk=16460.200um, leaf=26244.545um, total=42704.745um
[11/15 15:46:54   1907s]             hp wire lengths  : top=0.000um, trunk=14106.000um, leaf=17421.280um, total=31527.280um
[11/15 15:46:54   1907s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
[11/15 15:46:54   1907s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[11/15 15:46:54   1907s]             Trunk : target=0.400ns count=206 avg=0.088ns sd=0.056ns min=0.030ns max=0.375ns {199 <= 0.240ns, 5 <= 0.320ns, 1 <= 0.360ns, 1 <= 0.380ns, 0 <= 0.400ns}
[11/15 15:46:54   1907s]             Leaf  : target=0.400ns count=363 avg=0.148ns sd=0.069ns min=0.023ns max=0.370ns {320 <= 0.240ns, 35 <= 0.320ns, 5 <= 0.360ns, 3 <= 0.380ns, 0 <= 0.400ns}
[11/15 15:46:54   1907s]           Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
[11/15 15:46:54   1907s]              Bufs: DLY4X0P5MA10TH: 1 DLY2X0P5MA10TH: 2 
[11/15 15:46:54   1907s]              Invs: INVX16BA10TH: 8 INVX13BA10TH: 3 INVX11BA10TH: 2 INVX9BA10TH: 3 INVX7P5BA10TH: 3 INVX6BA10TH: 4 INVX5BA10TH: 5 INVX4BA10TH: 11 INVX3BA10TH: 14 INVX2BA10TH: 21 INVX1BA10TH: 85 
[11/15 15:46:54   1907s]              ICGs: PREICGX16BA10TH: 1 PREICGX11BA10TH: 4 PREICGX9BA10TH: 1 PREICGX7P5BA10TH: 6 PREICGX6BA10TH: 2 PREICGX5BA10TH: 6 PREICGX4BA10TH: 15 PREICGX3BA10TH: 48 PREICGX2BA10TH: 84 PREICGX1BA10TH: 133 PREICGX0P5BA10TH: 60 
[11/15 15:46:54   1907s]            Logics: OAI21X8MA10TH: 2 AOI2XB1X6MA10TH: 1 AOI21X6MA10TH: 1 OAI2XB1X6MA10TH: 1 AO22X3MA10TH: 1 XOR2X4MA10TH: 1 OAI2XB1X4MA10TH: 1 XOR2X3MA10TH: 1 OAI21X3MA10TH: 1 AOI221X3MA10TH: 2 OAI21X2MA10TH: 1 OR4X0P7MA10TH: 2 NAND2X0P5AA10TH: 14 AOI31X0P5MA10TH: 4 NOR2BX0P5MA10TH: 4 OAI21X0P5MA10TH: 4 
[11/15 15:46:54   1907s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[11/15 15:46:54   1907s]             skew_group mclk/prelayout_constraint_mode: insertion delay [min=0.734, max=0.891, avg=0.863, sd=0.021], skew [0.158 vs 0.154*], 99.7% {0.736, 0.890} (wid=0.020 ws=0.017) (gid=0.878 gs=0.148)
[11/15 15:46:54   1907s]                 min path sink: core/irq_restore_ack_reg/CK
[11/15 15:46:54   1907s]                 max path sink: npu0/NpuState_reg[2]/CK
[11/15 15:46:54   1907s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[11/15 15:46:54   1907s]             skew_group clk_cpu/prelayout_constraint_mode: insertion delay [min=0.354, max=0.512, avg=0.477, sd=0.018], skew [0.158 vs 0.154*], 99.8% {0.362, 0.512} (wid=0.056 ws=0.051) (gid=0.495 gs=0.171)
[11/15 15:46:54   1907s]             skew_group clk_hfxt/prelayout_constraint_mode: insertion delay [min=0.624, max=0.772, avg=0.756, sd=0.035], skew [0.148 vs 0.154], 100% {0.624, 0.772} (wid=0.010 ws=0.009) (gid=0.764 gs=0.141)
[11/15 15:46:54   1907s]             skew_group clk_lfxt/prelayout_constraint_mode: insertion delay [min=0.616, max=0.794, avg=0.771, sd=0.041], skew [0.178 vs 0.154*], 94.6% {0.684, 0.794} (wid=0.009 ws=0.007) (gid=0.787 gs=0.174)
[11/15 15:46:54   1907s]             skew_group clk_sck0/prelayout_constraint_mode: insertion delay [min=0.416, max=0.428, avg=0.418, sd=0.003], skew [0.012 vs 0.154], 100% {0.416, 0.428} (wid=0.015 ws=0.004) (gid=0.417 gs=0.013)
[11/15 15:46:54   1907s]             skew_group clk_sck1/prelayout_constraint_mode: insertion delay [min=0.352, max=0.358, avg=0.354, sd=0.001], skew [0.006 vs 0.154], 100% {0.352, 0.358} (wid=0.009 ws=0.001) (gid=0.350 gs=0.006)
[11/15 15:46:54   1907s]             skew_group mclk/prelayout_constraint_mode: insertion delay [min=0.734, max=0.891, avg=0.863, sd=0.021], skew [0.158 vs 0.154*], 99.7% {0.736, 0.890} (wid=0.020 ws=0.017) (gid=0.878 gs=0.148)
[11/15 15:46:54   1907s]             skew_group smclk/prelayout_constraint_mode: insertion delay [min=0.621, max=0.808, avg=0.758, sd=0.044], skew [0.187 vs 0.154*], 96.6% {0.656, 0.808} (wid=0.010 ws=0.009) (gid=0.805 gs=0.188)
[11/15 15:46:54   1907s]           Legalizer API calls during this step: 843 succeeded with high effort: 843 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/15 15:46:54   1907s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:02.5 real=0:00:02.5)
[11/15 15:46:54   1907s]         eGRPC Fixing DRVs...
[11/15 15:46:54   1907s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[11/15 15:46:54   1907s]           CCOpt-eGRPC: considered: 569, tested: 569, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[11/15 15:46:54   1907s]           
[11/15 15:46:54   1907s]           PRO Statistics: Fix DRVs (cell sizing):
[11/15 15:46:54   1907s]           =======================================
[11/15 15:46:54   1907s]           
[11/15 15:46:54   1907s]           Cell changes by Net Type:
[11/15 15:46:54   1907s]           
[11/15 15:46:54   1907s]           -------------------------------------------------------------------------------------------------
[11/15 15:46:54   1907s]           Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[11/15 15:46:54   1907s]           -------------------------------------------------------------------------------------------------
[11/15 15:46:54   1907s]           top                0            0           0            0                    0                0
[11/15 15:46:54   1907s]           trunk              0            0           0            0                    0                0
[11/15 15:46:54   1907s]           leaf               0            0           0            0                    0                0
[11/15 15:46:54   1907s]           -------------------------------------------------------------------------------------------------
[11/15 15:46:54   1907s]           Total              0            0           0            0                    0                0
[11/15 15:46:54   1907s]           -------------------------------------------------------------------------------------------------
[11/15 15:46:54   1907s]           
[11/15 15:46:54   1907s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[11/15 15:46:54   1907s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[11/15 15:46:54   1907s]           
[11/15 15:46:54   1907s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[11/15 15:46:54   1907s]             cell counts      : b=3, i=159, icg=360, nicg=0, l=41, total=563
[11/15 15:46:54   1907s]             cell areas       : b=9.200um^2, i=371.200um^2, icg=2793.600um^2, nicg=0.000um^2, l=186.000um^2, total=3360.000um^2
[11/15 15:46:54   1907s]             cell capacitance : b=0.004pF, i=0.795pF, icg=1.114pF, nicg=0.000pF, l=0.124pF, total=2.037pF
[11/15 15:46:54   1907s]             sink capacitance : count=4549, total=7.811pF, avg=0.002pF, sd=0.022pF, min=0.001pF, max=0.600pF
[11/15 15:46:54   1907s]             wire capacitance : top=0.000pF, trunk=2.623pF, leaf=4.748pF, total=7.371pF
[11/15 15:46:54   1907s]             wire lengths     : top=0.000um, trunk=16460.200um, leaf=26244.545um, total=42704.745um
[11/15 15:46:54   1907s]             hp wire lengths  : top=0.000um, trunk=14106.000um, leaf=17421.280um, total=31527.280um
[11/15 15:46:54   1907s]           Clock DAG net violations after 'eGRPC Fixing DRVs': none
[11/15 15:46:54   1907s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[11/15 15:46:54   1907s]             Trunk : target=0.400ns count=206 avg=0.088ns sd=0.056ns min=0.030ns max=0.375ns {199 <= 0.240ns, 5 <= 0.320ns, 1 <= 0.360ns, 1 <= 0.380ns, 0 <= 0.400ns}
[11/15 15:46:54   1907s]             Leaf  : target=0.400ns count=363 avg=0.148ns sd=0.069ns min=0.023ns max=0.370ns {320 <= 0.240ns, 35 <= 0.320ns, 5 <= 0.360ns, 3 <= 0.380ns, 0 <= 0.400ns}
[11/15 15:46:54   1907s]           Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
[11/15 15:46:54   1907s]              Bufs: DLY4X0P5MA10TH: 1 DLY2X0P5MA10TH: 2 
[11/15 15:46:54   1907s]              Invs: INVX16BA10TH: 8 INVX13BA10TH: 3 INVX11BA10TH: 2 INVX9BA10TH: 3 INVX7P5BA10TH: 3 INVX6BA10TH: 4 INVX5BA10TH: 5 INVX4BA10TH: 11 INVX3BA10TH: 14 INVX2BA10TH: 21 INVX1BA10TH: 85 
[11/15 15:46:54   1907s]              ICGs: PREICGX16BA10TH: 1 PREICGX11BA10TH: 4 PREICGX9BA10TH: 1 PREICGX7P5BA10TH: 6 PREICGX6BA10TH: 2 PREICGX5BA10TH: 6 PREICGX4BA10TH: 15 PREICGX3BA10TH: 48 PREICGX2BA10TH: 84 PREICGX1BA10TH: 133 PREICGX0P5BA10TH: 60 
[11/15 15:46:54   1907s]            Logics: OAI21X8MA10TH: 2 AOI2XB1X6MA10TH: 1 AOI21X6MA10TH: 1 OAI2XB1X6MA10TH: 1 AO22X3MA10TH: 1 XOR2X4MA10TH: 1 OAI2XB1X4MA10TH: 1 XOR2X3MA10TH: 1 OAI21X3MA10TH: 1 AOI221X3MA10TH: 2 OAI21X2MA10TH: 1 OR4X0P7MA10TH: 2 NAND2X0P5AA10TH: 14 AOI31X0P5MA10TH: 4 NOR2BX0P5MA10TH: 4 OAI21X0P5MA10TH: 4 
[11/15 15:46:54   1907s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[11/15 15:46:54   1907s]             skew_group mclk/prelayout_constraint_mode: insertion delay [min=0.734, max=0.891, avg=0.863, sd=0.021], skew [0.158 vs 0.154*], 99.7% {0.736, 0.890} (wid=0.020 ws=0.017) (gid=0.878 gs=0.148)
[11/15 15:46:54   1907s]                 min path sink: core/irq_restore_ack_reg/CK
[11/15 15:46:54   1907s]                 max path sink: npu0/NpuState_reg[2]/CK
[11/15 15:46:54   1907s]           Skew group summary after 'eGRPC Fixing DRVs':
[11/15 15:46:54   1907s]             skew_group clk_cpu/prelayout_constraint_mode: insertion delay [min=0.354, max=0.512, avg=0.477, sd=0.018], skew [0.158 vs 0.154*], 99.8% {0.362, 0.512} (wid=0.056 ws=0.051) (gid=0.495 gs=0.171)
[11/15 15:46:54   1907s]             skew_group clk_hfxt/prelayout_constraint_mode: insertion delay [min=0.624, max=0.772, avg=0.756, sd=0.035], skew [0.148 vs 0.154], 100% {0.624, 0.772} (wid=0.010 ws=0.009) (gid=0.764 gs=0.141)
[11/15 15:46:54   1907s]             skew_group clk_lfxt/prelayout_constraint_mode: insertion delay [min=0.616, max=0.794, avg=0.771, sd=0.041], skew [0.178 vs 0.154*], 94.6% {0.684, 0.794} (wid=0.009 ws=0.007) (gid=0.787 gs=0.174)
[11/15 15:46:54   1907s]             skew_group clk_sck0/prelayout_constraint_mode: insertion delay [min=0.416, max=0.428, avg=0.418, sd=0.003], skew [0.012 vs 0.154], 100% {0.416, 0.428} (wid=0.015 ws=0.004) (gid=0.417 gs=0.013)
[11/15 15:46:54   1907s]             skew_group clk_sck1/prelayout_constraint_mode: insertion delay [min=0.352, max=0.358, avg=0.354, sd=0.001], skew [0.006 vs 0.154], 100% {0.352, 0.358} (wid=0.009 ws=0.001) (gid=0.350 gs=0.006)
[11/15 15:46:54   1907s]             skew_group mclk/prelayout_constraint_mode: insertion delay [min=0.734, max=0.891, avg=0.863, sd=0.021], skew [0.158 vs 0.154*], 99.7% {0.736, 0.890} (wid=0.020 ws=0.017) (gid=0.878 gs=0.148)
[11/15 15:46:54   1907s]             skew_group smclk/prelayout_constraint_mode: insertion delay [min=0.621, max=0.808, avg=0.758, sd=0.044], skew [0.187 vs 0.154*], 96.6% {0.656, 0.808} (wid=0.010 ws=0.009) (gid=0.805 gs=0.188)
[11/15 15:46:54   1907s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/15 15:46:54   1907s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/15 15:46:54   1908s]         
[11/15 15:46:54   1908s]         Slew Diagnostics: After DRV fixing
[11/15 15:46:54   1908s]         ==================================
[11/15 15:46:54   1908s]         
[11/15 15:46:54   1908s]         Global Causes:
[11/15 15:46:54   1908s]         
[11/15 15:46:54   1908s]         -------------------------------------
[11/15 15:46:54   1908s]         Cause
[11/15 15:46:54   1908s]         -------------------------------------
[11/15 15:46:54   1908s]         DRV fixing with buffering is disabled
[11/15 15:46:54   1908s]         -------------------------------------
[11/15 15:46:54   1908s]         
[11/15 15:46:54   1908s]         Top 5 overslews:
[11/15 15:46:54   1908s]         
[11/15 15:46:54   1908s]         ---------------------------------
[11/15 15:46:54   1908s]         Overslew    Causes    Driving Pin
[11/15 15:46:54   1908s]         ---------------------------------
[11/15 15:46:54   1908s]           (empty table)
[11/15 15:46:54   1908s]         ---------------------------------
[11/15 15:46:54   1908s]         
[11/15 15:46:54   1908s]         Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[11/15 15:46:54   1908s]         
[11/15 15:46:54   1908s]         -------------------
[11/15 15:46:54   1908s]         Cause    Occurences
[11/15 15:46:54   1908s]         -------------------
[11/15 15:46:54   1908s]           (empty table)
[11/15 15:46:54   1908s]         -------------------
[11/15 15:46:54   1908s]         
[11/15 15:46:54   1908s]         Violation diagnostics counts from the 0 nodes that have violations:
[11/15 15:46:54   1908s]         
[11/15 15:46:54   1908s]         -------------------
[11/15 15:46:54   1908s]         Cause    Occurences
[11/15 15:46:54   1908s]         -------------------
[11/15 15:46:54   1908s]           (empty table)
[11/15 15:46:54   1908s]         -------------------
[11/15 15:46:54   1908s]         
[11/15 15:46:54   1908s]         Reconnecting optimized routes...
[11/15 15:46:54   1908s]         Reset timing graph...
[11/15 15:46:54   1908s] Ignoring AAE DB Resetting ...
[11/15 15:46:54   1908s]         Reset timing graph done.
[11/15 15:46:54   1908s]         Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/15 15:46:54   1908s]         Violation analysis...
[11/15 15:46:54   1908s]         Initializing Timing Graph...
[11/15 15:46:54   1908s]         Initializing Timing Graph done.
[11/15 15:46:54   1908s] End AAE Lib Interpolated Model. (MEM=4900.28 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 15:46:54   1908s]         Violation analysis done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/15 15:46:54   1908s]         Clock instances to consider for cloning: 0
[11/15 15:46:54   1908s]         Reset timing graph...
[11/15 15:46:54   1908s] Ignoring AAE DB Resetting ...
[11/15 15:46:54   1908s]         Reset timing graph done.
[11/15 15:46:55   1908s]         Set dirty flag on 67 instances, 134 nets
[11/15 15:46:55   1908s]         Clock DAG stats before routing clock trees:
[11/15 15:46:55   1908s]           cell counts      : b=3, i=159, icg=360, nicg=0, l=41, total=563
[11/15 15:46:55   1908s]           cell areas       : b=9.200um^2, i=371.200um^2, icg=2793.600um^2, nicg=0.000um^2, l=186.000um^2, total=3360.000um^2
[11/15 15:46:55   1908s]           cell capacitance : b=0.004pF, i=0.795pF, icg=1.114pF, nicg=0.000pF, l=0.124pF, total=2.037pF
[11/15 15:46:55   1908s]           sink capacitance : count=4549, total=7.811pF, avg=0.002pF, sd=0.022pF, min=0.001pF, max=0.600pF
[11/15 15:46:55   1908s]           wire capacitance : top=0.000pF, trunk=2.623pF, leaf=4.748pF, total=7.371pF
[11/15 15:46:55   1908s]           wire lengths     : top=0.000um, trunk=16460.200um, leaf=26244.545um, total=42704.745um
[11/15 15:46:55   1908s]           hp wire lengths  : top=0.000um, trunk=14106.000um, leaf=17421.280um, total=31527.280um
[11/15 15:46:55   1908s]         Clock DAG net violations before routing clock trees: none
[11/15 15:46:55   1908s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[11/15 15:46:55   1908s]           Trunk : target=0.400ns count=206 avg=0.088ns sd=0.056ns min=0.030ns max=0.375ns {199 <= 0.240ns, 5 <= 0.320ns, 1 <= 0.360ns, 1 <= 0.380ns, 0 <= 0.400ns}
[11/15 15:46:55   1908s]           Leaf  : target=0.400ns count=363 avg=0.148ns sd=0.069ns min=0.023ns max=0.370ns {320 <= 0.240ns, 35 <= 0.320ns, 5 <= 0.360ns, 3 <= 0.380ns, 0 <= 0.400ns}
[11/15 15:46:55   1908s]         Clock DAG library cell distribution before routing clock trees {count}:
[11/15 15:46:55   1908s]            Bufs: DLY4X0P5MA10TH: 1 DLY2X0P5MA10TH: 2 
[11/15 15:46:55   1908s]            Invs: INVX16BA10TH: 8 INVX13BA10TH: 3 INVX11BA10TH: 2 INVX9BA10TH: 3 INVX7P5BA10TH: 3 INVX6BA10TH: 4 INVX5BA10TH: 5 INVX4BA10TH: 11 INVX3BA10TH: 14 INVX2BA10TH: 21 INVX1BA10TH: 85 
[11/15 15:46:55   1908s]            ICGs: PREICGX16BA10TH: 1 PREICGX11BA10TH: 4 PREICGX9BA10TH: 1 PREICGX7P5BA10TH: 6 PREICGX6BA10TH: 2 PREICGX5BA10TH: 6 PREICGX4BA10TH: 15 PREICGX3BA10TH: 48 PREICGX2BA10TH: 84 PREICGX1BA10TH: 133 PREICGX0P5BA10TH: 60 
[11/15 15:46:55   1908s]          Logics: OAI21X8MA10TH: 2 AOI2XB1X6MA10TH: 1 AOI21X6MA10TH: 1 OAI2XB1X6MA10TH: 1 AO22X3MA10TH: 1 XOR2X4MA10TH: 1 OAI2XB1X4MA10TH: 1 XOR2X3MA10TH: 1 OAI21X3MA10TH: 1 AOI221X3MA10TH: 2 OAI21X2MA10TH: 1 OR4X0P7MA10TH: 2 NAND2X0P5AA10TH: 14 AOI31X0P5MA10TH: 4 NOR2BX0P5MA10TH: 4 OAI21X0P5MA10TH: 4 
[11/15 15:46:55   1908s]         Primary reporting skew groups before routing clock trees:
[11/15 15:46:55   1908s]           skew_group mclk/prelayout_constraint_mode: insertion delay [min=0.734, max=0.891, avg=0.863, sd=0.021], skew [0.158 vs 0.154*], 99.7% {0.736, 0.890} (wid=0.020 ws=0.017) (gid=0.878 gs=0.148)
[11/15 15:46:55   1908s]               min path sink: core/irq_restore_ack_reg/CK
[11/15 15:46:55   1908s]               max path sink: npu0/NpuState_reg[2]/CK
[11/15 15:46:55   1908s]         Skew group summary before routing clock trees:
[11/15 15:46:55   1908s]           skew_group clk_cpu/prelayout_constraint_mode: insertion delay [min=0.354, max=0.512, avg=0.477, sd=0.018], skew [0.158 vs 0.154*], 99.8% {0.362, 0.512} (wid=0.056 ws=0.051) (gid=0.495 gs=0.171)
[11/15 15:46:55   1908s]           skew_group clk_hfxt/prelayout_constraint_mode: insertion delay [min=0.624, max=0.772, avg=0.756, sd=0.035], skew [0.148 vs 0.154], 100% {0.624, 0.772} (wid=0.010 ws=0.009) (gid=0.764 gs=0.141)
[11/15 15:46:55   1908s]           skew_group clk_lfxt/prelayout_constraint_mode: insertion delay [min=0.616, max=0.794, avg=0.771, sd=0.041], skew [0.178 vs 0.154*], 94.6% {0.684, 0.794} (wid=0.009 ws=0.007) (gid=0.787 gs=0.174)
[11/15 15:46:55   1908s]           skew_group clk_sck0/prelayout_constraint_mode: insertion delay [min=0.416, max=0.428, avg=0.418, sd=0.003], skew [0.012 vs 0.154], 100% {0.416, 0.428} (wid=0.015 ws=0.004) (gid=0.417 gs=0.013)
[11/15 15:46:55   1908s]           skew_group clk_sck1/prelayout_constraint_mode: insertion delay [min=0.352, max=0.358, avg=0.353, sd=0.001], skew [0.006 vs 0.154], 100% {0.352, 0.358} (wid=0.009 ws=0.001) (gid=0.350 gs=0.006)
[11/15 15:46:55   1908s]           skew_group mclk/prelayout_constraint_mode: insertion delay [min=0.734, max=0.891, avg=0.863, sd=0.021], skew [0.158 vs 0.154*], 99.7% {0.736, 0.890} (wid=0.020 ws=0.017) (gid=0.878 gs=0.148)
[11/15 15:46:55   1908s]           skew_group smclk/prelayout_constraint_mode: insertion delay [min=0.621, max=0.808, avg=0.758, sd=0.044], skew [0.187 vs 0.154*], 96.6% {0.656, 0.808} (wid=0.010 ws=0.009) (gid=0.805 gs=0.188)
[11/15 15:46:55   1908s]       eGRPC done.
[11/15 15:46:55   1908s]     Calling post conditioning for eGRPC done.
[11/15 15:46:55   1908s]   eGR Post Conditioning loop iteration 0 done.
[11/15 15:46:55   1908s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[11/15 15:46:55   1908s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:4900.3M
[11/15 15:46:55   1908s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.064, REAL:0.024, MEM:4904.3M
[11/15 15:46:55   1908s]   Leaving CCOpt scope - ClockRefiner...
[11/15 15:46:55   1908s]   Assigned high priority to 0 instances.
[11/15 15:46:55   1908s]   Performing Single Pass Refine Place.
[11/15 15:46:55   1908s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[11/15 15:46:55   1908s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:4904.3M
[11/15 15:46:55   1908s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4904.3M
[11/15 15:46:55   1908s] z: 2, totalTracks: 1
[11/15 15:46:55   1908s] z: 4, totalTracks: 1
[11/15 15:46:55   1908s] z: 6, totalTracks: 1
[11/15 15:46:55   1908s] z: 8, totalTracks: 1
[11/15 15:46:55   1908s] #spOpts: N=65 mergeVia=F 
[11/15 15:46:55   1908s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:4904.3M
[11/15 15:46:55   1908s] Info: 563 insts are soft-fixed.
[11/15 15:46:55   1908s] OPERPROF:       Starting CMU at level 4, MEM:4904.3M
[11/15 15:46:55   1908s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.005, MEM:4904.3M
[11/15 15:46:55   1908s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.062, REAL:0.058, MEM:4904.3M
[11/15 15:46:55   1908s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4904.3MB).
[11/15 15:46:55   1908s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.091, REAL:0.087, MEM:4904.3M
[11/15 15:46:55   1908s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.091, REAL:0.087, MEM:4904.3M
[11/15 15:46:55   1908s] TDRefine: refinePlace mode spiral search
[11/15 15:46:55   1908s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.89100.12
[11/15 15:46:55   1908s] OPERPROF: Starting RefinePlace at level 1, MEM:4904.3M
[11/15 15:46:55   1908s] *** Starting refinePlace (0:31:49 mem=4904.3M) ***
[11/15 15:46:55   1908s] Total net bbox length = 8.959e+05 (5.365e+05 3.594e+05) (ext = 5.153e+04)
[11/15 15:46:55   1908s] Info: 563 insts are soft-fixed.
[11/15 15:46:55   1908s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 15:46:55   1908s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 15:46:55   1908s] OPERPROF:   Starting CellHaloInit at level 2, MEM:4904.3M
[11/15 15:46:55   1908s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.002, REAL:0.002, MEM:4904.3M
[11/15 15:46:55   1908s] OPERPROF:   Starting CellHaloInit at level 2, MEM:4904.3M
[11/15 15:46:55   1908s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.002, REAL:0.002, MEM:4904.3M
[11/15 15:46:55   1908s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:4904.3M
[11/15 15:46:55   1908s] Starting refinePlace ...
[11/15 15:46:55   1908s] One DDP V2 for no tweak run.
[11/15 15:46:55   1908s] ** Cut row section cpu time 0:00:00.0.
[11/15 15:46:55   1908s]    Spread Effort: high, standalone mode, useDDP on.
[11/15 15:46:55   1908s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=4904.3MB) @(0:31:49 - 0:31:49).
[11/15 15:46:55   1908s] Move report: preRPlace moves 1140 insts, mean move: 1.33 um, max move: 7.20 um
[11/15 15:46:55   1908s] 	Max move on inst (timer0/status_reg_latched_reg[7]): (180.80, 318.00) --> (184.00, 314.00)
[11/15 15:46:55   1908s] 	Length: 21 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: DFFNQX1MA10TH
[11/15 15:46:55   1908s] 	Violation at original loc: Placement Blockage Violation
[11/15 15:46:55   1908s] wireLenOptFixPriorityInst 4540 inst fixed
[11/15 15:46:55   1908s] 
[11/15 15:46:55   1908s] Running Spiral MT with 8 threads  fetchWidth=493 
[11/15 15:46:55   1909s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 15:46:55   1909s] [CPU] RefinePlace/Legalization (cpu=0:00:00.9, real=0:00:00.0, mem=4904.3MB) @(0:31:49 - 0:31:50).
[11/15 15:46:55   1909s] Move report: Detail placement moves 1140 insts, mean move: 1.33 um, max move: 7.20 um
[11/15 15:46:55   1909s] 	Max move on inst (timer0/status_reg_latched_reg[7]): (180.80, 318.00) --> (184.00, 314.00)
[11/15 15:46:55   1909s] 	Runtime: CPU: 0:00:01.1 REAL: 0:00:00.0 MEM: 4904.3MB
[11/15 15:46:55   1909s] Statistics of distance of Instance movement in refine placement:
[11/15 15:46:55   1909s]   maximum (X+Y) =         7.20 um
[11/15 15:46:55   1909s]   inst (timer0/status_reg_latched_reg[7]) with max move: (180.8, 318) -> (184, 314)
[11/15 15:46:55   1909s]   mean    (X+Y) =         1.33 um
[11/15 15:46:55   1909s] Summary Report:
[11/15 15:46:55   1909s] Instances move: 1140 (out of 29585 movable)
[11/15 15:46:55   1909s] Instances flipped: 0
[11/15 15:46:55   1909s] Mean displacement: 1.33 um
[11/15 15:46:55   1909s] Max displacement: 7.20 um (Instance: timer0/status_reg_latched_reg[7]) (180.8, 318) -> (184, 314)
[11/15 15:46:55   1909s] 	Length: 21 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: DFFNQX1MA10TH
[11/15 15:46:55   1909s] 	Violation at original loc: Placement Blockage Violation
[11/15 15:46:55   1909s] Total instances moved : 1140
[11/15 15:46:55   1909s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.125, REAL:0.657, MEM:4904.3M
[11/15 15:46:55   1909s] Total net bbox length = 8.967e+05 (5.369e+05 3.597e+05) (ext = 5.153e+04)
[11/15 15:46:55   1909s] Runtime: CPU: 0:00:01.2 REAL: 0:00:00.0 MEM: 4904.3MB
[11/15 15:46:55   1909s] [CPU] RefinePlace/total (cpu=0:00:01.2, real=0:00:00.0, mem=4904.3MB) @(0:31:49 - 0:31:50).
[11/15 15:46:55   1909s] *** Finished refinePlace (0:31:50 mem=4904.3M) ***
[11/15 15:46:55   1909s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.89100.12
[11/15 15:46:55   1909s] OPERPROF: Finished RefinePlace at level 1, CPU:1.209, REAL:0.741, MEM:4904.3M
[11/15 15:46:55   1909s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:4904.3M
[11/15 15:46:56   1909s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.069, REAL:0.024, MEM:4904.3M
[11/15 15:46:56   1909s]   ClockRefiner summary
[11/15 15:46:56   1909s]   All clock instances: Moved 197, flipped 57 and cell swapped 0 (out of a total of 5106).
[11/15 15:46:56   1909s]   The largest move was 6.2 um for core/datapath_inst/rf/registers_reg[21][17].
[11/15 15:46:56   1909s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 563).
[11/15 15:46:56   1909s]   Clock sinks: Moved 197, flipped 57 and cell swapped 0 (out of a total of 4543).
[11/15 15:46:56   1909s]   The largest move was 6.2 um for core/datapath_inst/rf/registers_reg[21][17].
[11/15 15:46:56   1909s]   Revert refine place priority changes on 0 instances.
[11/15 15:46:56   1909s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.4 real=0:00:00.9)
[11/15 15:46:56   1909s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:07.5 real=0:00:06.4)
[11/15 15:46:56   1909s]   CCOpt::Phase::Routing...
[11/15 15:46:56   1909s]   Clock implementation routing...
[11/15 15:46:56   1909s]     Leaving CCOpt scope - Routing Tools...
[11/15 15:46:56   1909s] Net route status summary:
[11/15 15:46:56   1909s]   Clock:       569 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=569, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/15 15:46:56   1909s]   Non-clock: 38418 (unrouted=8050, trialRouted=30368, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=7279, (crossesIlmBoundary AND tooFewTerms=0)])
[11/15 15:46:56   1910s]     Routing using eGR in eGR->NR Step...
[11/15 15:46:56   1910s]       Early Global Route - eGR->Nr High Frequency step...
[11/15 15:46:56   1910s] (ccopt eGR): There are 569 nets for routing of which 569 have one or more fixed wires.
[11/15 15:46:56   1910s] (ccopt eGR): Start to route 569 all nets
[11/15 15:46:56   1910s] [PSP]    Started Early Global Route kernel ( Curr Mem: 4904.28 MB )
[11/15 15:46:56   1910s] (I)       Started Import and model ( Curr Mem: 4904.28 MB )
[11/15 15:46:56   1910s] (I)       Started Create place DB ( Curr Mem: 4904.28 MB )
[11/15 15:46:56   1910s] (I)       Started Import place data ( Curr Mem: 4904.28 MB )
[11/15 15:46:56   1910s] (I)       Started Read instances and placement ( Curr Mem: 4904.28 MB )
[11/15 15:46:56   1910s] (I)       Finished Read instances and placement ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 4904.28 MB )
[11/15 15:46:56   1910s] (I)       Started Read nets ( Curr Mem: 4904.28 MB )
[11/15 15:46:56   1910s] (I)       Finished Read nets ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 4904.28 MB )
[11/15 15:46:56   1910s] (I)       Finished Import place data ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 4904.28 MB )
[11/15 15:46:56   1910s] (I)       Finished Create place DB ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 4904.28 MB )
[11/15 15:46:56   1910s] (I)       Started Create route DB ( Curr Mem: 4904.28 MB )
[11/15 15:46:56   1910s] (I)       == Non-default Options ==
[11/15 15:46:56   1910s] (I)       Clean congestion better                            : true
[11/15 15:46:56   1910s] (I)       Estimate vias on DPT layer                         : true
[11/15 15:46:56   1910s] (I)       Clean congestion layer assignment rounds           : 3
[11/15 15:46:56   1910s] (I)       Layer constraints as soft constraints              : true
[11/15 15:46:56   1910s] (I)       Soft top layer                                     : true
[11/15 15:46:56   1910s] (I)       Skip prospective layer relax nets                  : true
[11/15 15:46:56   1910s] (I)       Better NDR handling                                : true
[11/15 15:46:56   1910s] (I)       Improved NDR modeling in LA                        : true
[11/15 15:46:56   1910s] (I)       Routing cost fix for NDR handling                  : true
[11/15 15:46:56   1910s] (I)       Update initial WL after Phase 1a                   : true
[11/15 15:46:56   1910s] (I)       Block tracks for preroutes                         : true
[11/15 15:46:56   1910s] (I)       Assign IRoute by net group key                     : true
[11/15 15:46:56   1910s] (I)       Block unroutable channels                          : true
[11/15 15:46:56   1910s] (I)       Block unroutable channel fix                       : true
[11/15 15:46:56   1910s] (I)       Block unroutable channels 3D                       : true
[11/15 15:46:56   1910s] (I)       Bound layer relaxed segment wl                     : true
[11/15 15:46:56   1910s] (I)       Bound layer relaxed segment wl fix                 : true
[11/15 15:46:56   1910s] (I)       Blocked pin reach length threshold                 : 2
[11/15 15:46:56   1910s] (I)       Check blockage within NDR space in TA              : true
[11/15 15:46:56   1910s] (I)       Skip must join for term with via pillar            : true
[11/15 15:46:56   1910s] (I)       Model find APA for IO pin                          : true
[11/15 15:46:56   1910s] (I)       On pin location for off pin term                   : true
[11/15 15:46:56   1910s] (I)       Handle EOL spacing                                 : true
[11/15 15:46:56   1910s] (I)       Merge PG vias by gap                               : true
[11/15 15:46:56   1910s] (I)       Maximum routing layer                              : 8
[11/15 15:46:56   1910s] (I)       Route selected nets only                           : true
[11/15 15:46:56   1910s] (I)       Refine MST                                         : true
[11/15 15:46:56   1910s] (I)       Honor PRL                                          : true
[11/15 15:46:56   1910s] (I)       Strong congestion aware                            : true
[11/15 15:46:56   1910s] (I)       Improved initial location for IRoutes              : true
[11/15 15:46:56   1910s] (I)       Multi panel TA                                     : true
[11/15 15:46:56   1910s] (I)       Penalize wire overlap                              : true
[11/15 15:46:56   1910s] (I)       Expand small instance blockage                     : true
[11/15 15:46:56   1910s] (I)       Reduce via in TA                                   : true
[11/15 15:46:56   1910s] (I)       SS-aware routing                                   : true
[11/15 15:46:56   1910s] (I)       Improve tree edge sharing                          : true
[11/15 15:46:56   1910s] (I)       Improve 2D via estimation                          : true
[11/15 15:46:56   1910s] (I)       Refine Steiner tree                                : true
[11/15 15:46:56   1910s] (I)       Build spine tree                                   : true
[11/15 15:46:56   1910s] (I)       Model pass through capacity                        : true
[11/15 15:46:56   1910s] (I)       Extend blockages by a half GCell                   : true
[11/15 15:46:56   1910s] (I)       Consider pin shapes                                : true
[11/15 15:46:56   1910s] (I)       Consider pin shapes for all nodes                  : true
[11/15 15:46:56   1910s] (I)       Consider NR APA                                    : true
[11/15 15:46:56   1910s] (I)       Consider IO pin shape                              : true
[11/15 15:46:56   1910s] (I)       Fix pin connection bug                             : true
[11/15 15:46:56   1910s] (I)       Consider layer RC for local wires                  : true
[11/15 15:46:56   1910s] (I)       LA-aware pin escape length                         : 2
[11/15 15:46:56   1910s] (I)       Connect multiple ports                             : true
[11/15 15:46:56   1910s] (I)       Split for must join                                : true
[11/15 15:46:56   1910s] (I)       Number of threads                                  : 8
[11/15 15:46:56   1910s] (I)       Routing effort level                               : 10000
[11/15 15:46:56   1910s] (I)       Special modeling for N7                            : 0
[11/15 15:46:56   1910s] (I)       Special modeling for N6                            : 0
[11/15 15:46:56   1910s] (I)       Special modeling for N3 v9                         : 0
[11/15 15:46:56   1910s] (I)       Special modeling for N5 v6                         : 0
[11/15 15:46:56   1910s] (I)       Special modeling for N5PPv2                        : 0
[11/15 15:46:56   1910s] (I)       Special settings for S3                            : 0
[11/15 15:46:56   1910s] (I)       Special settings for S4                            : 0
[11/15 15:46:56   1910s] (I)       Special settings for S5 v2                         : 0
[11/15 15:46:56   1910s] (I)       Special settings for S7                            : 0
[11/15 15:46:56   1910s] (I)       Special settings for S8                            : 0
[11/15 15:46:56   1910s] (I)       Prefer layer length threshold                      : 8
[11/15 15:46:56   1910s] (I)       Overflow penalty cost                              : 10
[11/15 15:46:56   1910s] (I)       A-star cost                                        : 0.300000
[11/15 15:46:56   1910s] (I)       Misalignment cost                                  : 10.000000
[11/15 15:46:56   1910s] (I)       Threshold for short IRoute                         : 6
[11/15 15:46:56   1910s] (I)       Via cost during post routing                       : 1.000000
[11/15 15:46:56   1910s] (I)       Layer congestion ratios                            : { { 1.0 } }
[11/15 15:46:56   1910s] (I)       Source-to-sink ratio                               : 0.300000
[11/15 15:46:56   1910s] (I)       Scenic ratio bound                                 : 3.000000
[11/15 15:46:56   1910s] (I)       Segment layer relax scenic ratio                   : 1.250000
[11/15 15:46:56   1910s] (I)       Source-sink aware LA ratio                         : 0.500000
[11/15 15:46:56   1910s] (I)       PG-aware similar topology routing                  : true
[11/15 15:46:56   1910s] (I)       Maze routing via cost fix                          : true
[11/15 15:46:56   1910s] (I)       Apply PRL on PG terms                              : true
[11/15 15:46:56   1910s] (I)       Apply PRL on obs objects                           : true
[11/15 15:46:56   1910s] (I)       Handle range-type spacing rules                    : true
[11/15 15:46:56   1910s] (I)       PG gap threshold multiplier                        : 10.000000
[11/15 15:46:56   1910s] (I)       Parallel spacing query fix                         : true
[11/15 15:46:56   1910s] (I)       Force source to root IR                            : true
[11/15 15:46:56   1910s] (I)       Layer Weights                                      : L2:4 L3:2.5
[11/15 15:46:56   1910s] (I)       Do not relax to DPT layer                          : true
[11/15 15:46:56   1910s] (I)       No DPT in post routing                             : true
[11/15 15:46:56   1910s] (I)       Modeling PG via merging fix                        : true
[11/15 15:46:56   1910s] (I)       Shield aware TA                                    : true
[11/15 15:46:56   1910s] (I)       Strong shield aware TA                             : true
[11/15 15:46:56   1910s] (I)       Overflow calculation fix in LA                     : true
[11/15 15:46:56   1910s] (I)       Post routing fix                                   : true
[11/15 15:46:56   1910s] (I)       Strong post routing                                : true
[11/15 15:46:56   1910s] (I)       NDR via pillar fix                                 : true
[11/15 15:46:56   1910s] (I)       Violation on path threshold                        : 1
[11/15 15:46:56   1910s] (I)       Pass through capacity modeling                     : true
[11/15 15:46:56   1910s] (I)       Select the non-relaxed segments in post routing stage : true
[11/15 15:46:56   1910s] (I)       Select term pin box for io pin                     : true
[11/15 15:46:56   1910s] (I)       Penalize NDR sharing                               : true
[11/15 15:46:56   1910s] (I)       Keep fixed segments                                : true
[11/15 15:46:56   1910s] (I)       Reorder net groups by key                          : true
[11/15 15:46:56   1910s] (I)       Increase net scenic ratio                          : true
[11/15 15:46:56   1910s] (I)       Method to set GCell size                           : row
[11/15 15:46:56   1910s] (I)       Avoid high resistance layers                       : true
[11/15 15:46:56   1910s] (I)       Connect multiple ports and must join fix           : true
[11/15 15:46:56   1910s] (I)       Fix unreachable term connection                    : true
[11/15 15:46:56   1910s] (I)       Model find APA for IO pin fix                      : true
[11/15 15:46:56   1910s] (I)       Avoid connecting non-metal layers                  : true
[11/15 15:46:56   1910s] (I)       Use track pitch for NDR                            : true
[11/15 15:46:56   1910s] (I)       Counted 25427 PG shapes. We will not process PG shapes layer by layer.
[11/15 15:46:56   1910s] (I)       Started Import route data (8T) ( Curr Mem: 4904.28 MB )
[11/15 15:46:56   1910s] (I)       Use row-based GCell size
[11/15 15:46:56   1910s] (I)       Use row-based GCell align
[11/15 15:46:56   1910s] (I)       GCell unit size   : 4000
[11/15 15:46:56   1910s] (I)       GCell multiplier  : 1
[11/15 15:46:56   1910s] (I)       GCell row height  : 4000
[11/15 15:46:56   1910s] (I)       Actual row height : 4000
[11/15 15:46:56   1910s] (I)       GCell align ref   : 2000 4000
[11/15 15:46:56   1910s] [NR-eGR] Track table information for default rule: 
[11/15 15:46:56   1910s] [NR-eGR] M1 has no routable track
[11/15 15:46:56   1910s] [NR-eGR] M2 has single uniform track structure
[11/15 15:46:56   1910s] [NR-eGR] M3 has single uniform track structure
[11/15 15:46:56   1910s] [NR-eGR] M4 has single uniform track structure
[11/15 15:46:56   1910s] [NR-eGR] M5 has single uniform track structure
[11/15 15:46:56   1910s] [NR-eGR] M6 has single uniform track structure
[11/15 15:46:56   1910s] [NR-eGR] M7 has single uniform track structure
[11/15 15:46:56   1910s] [NR-eGR] M8 has single uniform track structure
[11/15 15:46:56   1910s] (I)       ===========================================================================
[11/15 15:46:56   1910s] (I)       == Report All Rule Vias ==
[11/15 15:46:56   1910s] (I)       ===========================================================================
[11/15 15:46:56   1910s] (I)        Via Rule : (Default)
[11/15 15:46:56   1910s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/15 15:46:56   1910s] (I)       ---------------------------------------------------------------------------
[11/15 15:46:56   1910s] (I)        1    3 : VIA1_X                     30 : VIA1_2CUT_W              
[11/15 15:46:56   1910s] (I)        2    7 : VIA2_X                     35 : VIA2_2CUT_N              
[11/15 15:46:56   1910s] (I)        3   11 : VIA3_X                     37 : VIA3_2CUT_E              
[11/15 15:46:56   1910s] (I)        4   15 : VIA4_X                     42 : VIA4_2CUT_W              
[11/15 15:46:56   1910s] (I)        5   19 : VIA5_X                     46 : VIA5_2CUT_W              
[11/15 15:46:56   1910s] (I)        6   23 : VIA6_X                     51 : VIA6_2CUT_N              
[11/15 15:46:56   1910s] (I)        7   27 : VIA7_X                     54 : VIA7_2CUT_W              
[11/15 15:46:56   1910s] (I)       ===========================================================================
[11/15 15:46:56   1910s] (I)        Via Rule : CTS_2W2S
[11/15 15:46:56   1910s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/15 15:46:56   1910s] (I)       ---------------------------------------------------------------------------
[11/15 15:46:56   1910s] (I)        1  154 : CTS_2W2S_via1Array_2x1_HV_C 154 : CTS_2W2S_via1Array_2x1_HV_C
[11/15 15:46:56   1910s] (I)        2  157 : CTS_2W2S_via2Array_1x2_HH_C 157 : CTS_2W2S_via2Array_1x2_HH_C
[11/15 15:46:56   1910s] (I)        3  158 : CTS_2W2S_via3Array_2x1_VV_C 158 : CTS_2W2S_via3Array_2x1_VV_C
[11/15 15:46:56   1910s] (I)        4  161 : CTS_2W2S_via4Array_1x2_HH_C 161 : CTS_2W2S_via4Array_1x2_HH_C
[11/15 15:46:56   1910s] (I)        5  162 : CTS_2W2S_via5Array_2x1_VV_C 162 : CTS_2W2S_via5Array_2x1_VV_C
[11/15 15:46:56   1910s] (I)        6  164 : CTS_2W2S_via6Array_2x1_VH_C 164 : CTS_2W2S_via6Array_2x1_VH_C
[11/15 15:46:56   1910s] (I)        7   27 : VIA7_X                    168 : CTS_2W2S_via7Array_2x1_HV_E_S
[11/15 15:46:56   1910s] (I)       ===========================================================================
[11/15 15:46:56   1910s] (I)        Via Rule : CTS_2W1S
[11/15 15:46:56   1910s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/15 15:46:56   1910s] (I)       ---------------------------------------------------------------------------
[11/15 15:46:56   1910s] (I)        1  176 : CTS_2W1S_via1Array_2x1_HV_C 176 : CTS_2W1S_via1Array_2x1_HV_C
[11/15 15:46:56   1910s] (I)        2  179 : CTS_2W1S_via2Array_1x2_HH_C 179 : CTS_2W1S_via2Array_1x2_HH_C
[11/15 15:46:56   1910s] (I)        3  180 : CTS_2W1S_via3Array_2x1_VV_C 180 : CTS_2W1S_via3Array_2x1_VV_C
[11/15 15:46:56   1910s] (I)        4  183 : CTS_2W1S_via4Array_1x2_HH_C 183 : CTS_2W1S_via4Array_1x2_HH_C
[11/15 15:46:56   1910s] (I)        5  184 : CTS_2W1S_via5Array_2x1_VV_C 184 : CTS_2W1S_via5Array_2x1_VV_C
[11/15 15:46:56   1910s] (I)        6  186 : CTS_2W1S_via6Array_2x1_VH_C 186 : CTS_2W1S_via6Array_2x1_VH_C
[11/15 15:46:56   1910s] (I)        7   27 : VIA7_X                    190 : CTS_2W1S_via7Array_2x1_HV_E_S
[11/15 15:46:56   1910s] (I)       ===========================================================================
[11/15 15:46:56   1910s] (I)       Started Read blockages ( Layer 2-8 ) ( Curr Mem: 4904.28 MB )
[11/15 15:46:56   1910s] (I)       Started Read routing blockages ( Curr Mem: 4904.28 MB )
[11/15 15:46:56   1910s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4904.28 MB )
[11/15 15:46:56   1910s] (I)       Started Read instance blockages ( Curr Mem: 4904.28 MB )
[11/15 15:46:56   1910s] (I)       Finished Read instance blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4904.28 MB )
[11/15 15:46:56   1910s] (I)       Started Read PG blockages ( Curr Mem: 4904.28 MB )
[11/15 15:46:56   1910s] [NR-eGR] Read 52405 PG shapes
[11/15 15:46:56   1910s] (I)       Finished Read PG blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4904.28 MB )
[11/15 15:46:56   1910s] (I)       Started Read boundary cut boxes ( Curr Mem: 4904.28 MB )
[11/15 15:46:56   1910s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4904.28 MB )
[11/15 15:46:56   1910s] [NR-eGR] #Routing Blockages  : 20
[11/15 15:46:56   1910s] [NR-eGR] #Instance Blockages : 6526
[11/15 15:46:56   1910s] [NR-eGR] #PG Blockages       : 52405
[11/15 15:46:56   1910s] [NR-eGR] #Halo Blockages     : 0
[11/15 15:46:56   1910s] [NR-eGR] #Boundary Blockages : 21
[11/15 15:46:56   1910s] (I)       Finished Read blockages ( Layer 2-8 ) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4904.28 MB )
[11/15 15:46:56   1910s] (I)       Started Read blackboxes ( Curr Mem: 4904.28 MB )
[11/15 15:46:56   1910s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/15 15:46:56   1910s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4904.28 MB )
[11/15 15:46:56   1910s] (I)       Started Read prerouted ( Curr Mem: 4904.28 MB )
[11/15 15:46:56   1910s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/15 15:46:56   1910s] (I)       Finished Read prerouted ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4904.28 MB )
[11/15 15:46:56   1910s] (I)       Started Read unlegalized nets ( Curr Mem: 4904.28 MB )
[11/15 15:46:56   1910s] (I)       Finished Read unlegalized nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4904.28 MB )
[11/15 15:46:56   1910s] (I)       Started Read nets ( Curr Mem: 4904.28 MB )
[11/15 15:46:56   1910s] [NR-eGR] Read numTotalNets=31708  numIgnoredNets=31139
[11/15 15:46:56   1910s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4904.28 MB )
[11/15 15:46:56   1910s] [NR-eGR] Connected 0 must-join pins/ports
[11/15 15:46:56   1910s] (I)       Started Set up via pillars ( Curr Mem: 4904.28 MB )
[11/15 15:46:56   1910s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4904.28 MB )
[11/15 15:46:56   1910s] (I)       early_global_route_priority property id does not exist.
[11/15 15:46:56   1910s] (I)       Started Initialize 3D grid graph ( Curr Mem: 4904.28 MB )
[11/15 15:46:56   1910s] (I)       Finished Initialize 3D grid graph ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4904.28 MB )
[11/15 15:46:56   1910s] (I)       Model blockages into capacity
[11/15 15:46:56   1910s] (I)       Read Num Blocks=73994  Num Prerouted Wires=0  Num CS=0
[11/15 15:46:56   1910s] (I)       Started Initialize 3D capacity ( Curr Mem: 4904.28 MB )
[11/15 15:46:56   1910s] (I)       Layer 1 (V) : #blockages 1814 : #preroutes 0
[11/15 15:46:56   1910s] (I)       Layer 2 (H) : #blockages 18817 : #preroutes 0
[11/15 15:46:56   1910s] (I)       Layer 3 (V) : #blockages 4319 : #preroutes 0
[11/15 15:46:56   1910s] (I)       Layer 4 (H) : #blockages 23586 : #preroutes 0
[11/15 15:46:56   1910s] (I)       Layer 5 (V) : #blockages 3799 : #preroutes 0
[11/15 15:46:56   1910s] (I)       Layer 6 (H) : #blockages 17675 : #preroutes 0
[11/15 15:46:56   1910s] (I)       Layer 7 (V) : #blockages 3842 : #preroutes 0
[11/15 15:46:56   1910s] (I)       Finished Initialize 3D capacity ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 4904.28 MB )
[11/15 15:46:56   1910s] (I)       -- layer congestion ratio --
[11/15 15:46:56   1910s] (I)       Layer 1 : 0.100000
[11/15 15:46:56   1910s] (I)       Layer 2 : 0.700000
[11/15 15:46:56   1910s] (I)       Layer 3 : 0.700000
[11/15 15:46:56   1910s] (I)       Layer 4 : 1.000000
[11/15 15:46:56   1910s] (I)       Layer 5 : 1.000000
[11/15 15:46:56   1910s] (I)       Layer 6 : 1.000000
[11/15 15:46:56   1910s] (I)       Layer 7 : 1.000000
[11/15 15:46:56   1910s] (I)       Layer 8 : 1.000000
[11/15 15:46:56   1910s] (I)       ----------------------------
[11/15 15:46:56   1910s] (I)       Started Move terms for access (8T) ( Curr Mem: 4904.28 MB )
[11/15 15:46:56   1910s] (I)       Moved 11 terms for better access 
[11/15 15:46:56   1910s] (I)       Finished Move terms for access (8T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4904.28 MB )
[11/15 15:46:56   1910s] (I)       Number of ignored nets                =      0
[11/15 15:46:56   1910s] (I)       Number of connected nets              =      0
[11/15 15:46:56   1910s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[11/15 15:46:56   1910s] (I)       Number of clock nets                  =    569.  Ignored: No
[11/15 15:46:56   1910s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[11/15 15:46:56   1910s] (I)       Number of special nets                =      0.  Ignored: Yes
[11/15 15:46:56   1910s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[11/15 15:46:56   1910s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[11/15 15:46:56   1910s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[11/15 15:46:56   1910s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[11/15 15:46:56   1910s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/15 15:46:56   1910s] (I)       Finished Import route data (8T) ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 4904.28 MB )
[11/15 15:46:56   1910s] (I)       Finished Create route DB ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 4904.28 MB )
[11/15 15:46:56   1910s] (I)       Started Read aux data ( Curr Mem: 4904.28 MB )
[11/15 15:46:56   1910s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4904.28 MB )
[11/15 15:46:56   1910s] (I)       Started Others data preparation ( Curr Mem: 4904.28 MB )
[11/15 15:46:56   1910s] [NR-eGR] There are 569 clock nets ( 569 with NDR ).
[11/15 15:46:56   1910s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4904.28 MB )
[11/15 15:46:56   1910s] (I)       Started Create route kernel ( Curr Mem: 4904.28 MB )
[11/15 15:46:56   1910s] (I)       Ndr track 0 does not exist
[11/15 15:46:56   1910s] (I)       Ndr track 0 does not exist
[11/15 15:46:56   1910s] (I)       Ndr track 0 does not exist
[11/15 15:46:56   1910s] (I)       ---------------------Grid Graph Info--------------------
[11/15 15:46:56   1910s] (I)       Routing area        : (0, 0) - (2372000, 1372000)
[11/15 15:46:56   1910s] (I)       Core area           : (2000, 4000) - (2370000, 1370000)
[11/15 15:46:56   1910s] (I)       Site width          :   400  (dbu)
[11/15 15:46:56   1910s] (I)       Row height          :  4000  (dbu)
[11/15 15:46:56   1910s] (I)       GCell row height    :  4000  (dbu)
[11/15 15:46:56   1910s] (I)       GCell width         :  4000  (dbu)
[11/15 15:46:56   1910s] (I)       GCell height        :  4000  (dbu)
[11/15 15:46:56   1910s] (I)       Grid                :   593   343     8
[11/15 15:46:56   1910s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[11/15 15:46:56   1910s] (I)       Vertical capacity   :     0  4000     0  4000     0  4000     0  4000
[11/15 15:46:56   1910s] (I)       Horizontal capacity :     0     0  4000     0  4000     0  4000     0
[11/15 15:46:56   1910s] (I)       Default wire width  :   180   200   200   200   200   200   200   800
[11/15 15:46:56   1910s] (I)       Default wire space  :   180   200   200   200   200   200   200   800
[11/15 15:46:56   1910s] (I)       Default wire pitch  :   360   400   400   400   400   400   400  1600
[11/15 15:46:56   1910s] (I)       Default pitch size  :   360   400   400   400   400   400   400  1600
[11/15 15:46:56   1910s] (I)       First track coord   :     0   200   200   200   200   200   200  1200
[11/15 15:46:56   1910s] (I)       Num tracks per GCell: 11.11 10.00 10.00 10.00 10.00 10.00 10.00  2.50
[11/15 15:46:56   1910s] (I)       Total num of tracks :     0  5930  3430  5930  3430  5930  3430  1482
[11/15 15:46:56   1910s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[11/15 15:46:56   1910s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[11/15 15:46:56   1910s] (I)       --------------------------------------------------------
[11/15 15:46:56   1910s] 
[11/15 15:46:56   1910s] [NR-eGR] ============ Routing rule table ============
[11/15 15:46:56   1910s] [NR-eGR] Rule id: 0  Rule name: CTS_2W2S  Nets: 206 
[11/15 15:46:56   1910s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:2 Max Demand(H):9 Max Demand(V):9
[11/15 15:46:56   1910s] (I)       Pitch:  L1=1080  L2=3600  L3=3600  L4=3600  L5=3600  L6=3600  L7=1200  L8=4800
[11/15 15:46:56   1910s] (I)       NumUsedTracks:  L1=3  L2=9  L3=9  L4=9  L5=9  L6=9  L7=3  L8=3
[11/15 15:46:56   1910s] (I)       NumFullyUsedTracks:  L1=1  L2=7  L3=7  L4=7  L5=7  L6=7  L7=1  L8=1
[11/15 15:46:56   1910s] [NR-eGR] Rule id: 1  Rule name: CTS_2W1S  Nets: 363 
[11/15 15:46:56   1910s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):5 Max Demand(V):5
[11/15 15:46:56   1910s] (I)       Pitch:  L1=360  L2=2000  L3=2000  L4=2000  L5=2000  L6=2000  L7=400  L8=1600
[11/15 15:46:56   1910s] (I)       NumUsedTracks:  L1=1  L2=5  L3=5  L4=5  L5=5  L6=5  L7=1  L8=1
[11/15 15:46:56   1910s] (I)       NumFullyUsedTracks:  L1=1  L2=5  L3=5  L4=5  L5=5  L6=5  L7=1  L8=1
[11/15 15:46:56   1910s] [NR-eGR] Rule id: 2  Nets: 0 
[11/15 15:46:56   1910s] (I)       ID:2  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/15 15:46:56   1910s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=400  L8=1600
[11/15 15:46:56   1910s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[11/15 15:46:56   1910s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[11/15 15:46:56   1910s] [NR-eGR] ========================================
[11/15 15:46:56   1910s] [NR-eGR] 
[11/15 15:46:56   1910s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/15 15:46:56   1910s] (I)       blocked tracks on layer2 : = 1424865 / 2033990 (70.05%)
[11/15 15:46:56   1910s] (I)       blocked tracks on layer3 : = 1268566 / 2033990 (62.37%)
[11/15 15:46:56   1910s] (I)       blocked tracks on layer4 : = 1419650 / 2033990 (69.80%)
[11/15 15:46:56   1910s] (I)       blocked tracks on layer5 : = 465156 / 2033990 (22.87%)
[11/15 15:46:56   1910s] (I)       blocked tracks on layer6 : = 643714 / 2033990 (31.65%)
[11/15 15:46:56   1910s] (I)       blocked tracks on layer7 : = 963223 / 2033990 (47.36%)
[11/15 15:46:56   1910s] (I)       blocked tracks on layer8 : = 508326 / 508326 (100.00%)
[11/15 15:46:56   1910s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4904.28 MB )
[11/15 15:46:56   1910s] (I)       Finished Import and model ( CPU: 0.32 sec, Real: 0.32 sec, Curr Mem: 4904.28 MB )
[11/15 15:46:56   1910s] (I)       Reset routing kernel
[11/15 15:46:56   1910s] (I)       Started Global Routing ( Curr Mem: 4904.28 MB )
[11/15 15:46:56   1910s] (I)       Started Initialization ( Curr Mem: 4904.28 MB )
[11/15 15:46:56   1910s] (I)       Started Free existing wires ( Curr Mem: 4904.28 MB )
[11/15 15:46:56   1910s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4904.28 MB )
[11/15 15:46:56   1910s] (I)       totalPins=5688  totalGlobalPin=5546 (97.50%)
[11/15 15:46:56   1910s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4904.28 MB )
[11/15 15:46:56   1910s] (I)       Started Net group 1 ( Curr Mem: 4904.28 MB )
[11/15 15:46:56   1910s] (I)       Started Generate topology (8T) ( Curr Mem: 4904.28 MB )
[11/15 15:46:56   1910s] (I)       Finished Generate topology (8T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:56   1910s] (I)       total 2D Cap : 1393122 = (767697 H, 625425 V)
[11/15 15:46:56   1910s] [NR-eGR] Layer group 1: route 206 net(s) in layer range [3, 4]
[11/15 15:46:56   1910s] (I)       
[11/15 15:46:56   1910s] (I)       ============  Phase 1a Route ============
[11/15 15:46:56   1910s] (I)       Started Phase 1a ( Curr Mem: 4912.28 MB )
[11/15 15:46:56   1910s] (I)       Started Pattern routing ( Curr Mem: 4912.28 MB )
[11/15 15:46:56   1910s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:56   1910s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 4912.28 MB )
[11/15 15:46:56   1910s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 29
[11/15 15:46:56   1910s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:56   1910s] (I)       Usage: 8401 = (6134 H, 2267 V) = (0.80% H, 0.36% V) = (1.227e+04um H, 4.534e+03um V)
[11/15 15:46:56   1910s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:56   1910s] (I)       
[11/15 15:46:56   1910s] (I)       ============  Phase 1b Route ============
[11/15 15:46:56   1910s] (I)       Started Phase 1b ( Curr Mem: 4912.28 MB )
[11/15 15:46:56   1910s] (I)       Started Monotonic routing ( Curr Mem: 4912.28 MB )
[11/15 15:46:56   1910s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:56   1910s] (I)       Usage: 8431 = (6161 H, 2270 V) = (0.80% H, 0.36% V) = (1.232e+04um H, 4.540e+03um V)
[11/15 15:46:56   1910s] (I)       Overflow of layer group 1: 3.06% H + 1.24% V. EstWL: 1.686200e+04um
[11/15 15:46:56   1910s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:56   1910s] (I)       
[11/15 15:46:56   1910s] (I)       ============  Phase 1c Route ============
[11/15 15:46:56   1910s] (I)       Started Phase 1c ( Curr Mem: 4912.28 MB )
[11/15 15:46:56   1910s] (I)       Started Two level routing ( Curr Mem: 4912.28 MB )
[11/15 15:46:56   1910s] (I)       Level2 Grid: 119 x 69
[11/15 15:46:56   1910s] (I)       Started Two Level Routing ( Curr Mem: 4912.28 MB )
[11/15 15:46:56   1910s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:56   1910s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 4912.28 MB )
[11/15 15:46:56   1910s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:56   1910s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:56   1910s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:56   1910s] (I)       Usage: 8603 = (6244 H, 2359 V) = (0.81% H, 0.38% V) = (1.249e+04um H, 4.718e+03um V)
[11/15 15:46:56   1910s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:56   1910s] (I)       
[11/15 15:46:56   1910s] (I)       ============  Phase 1d Route ============
[11/15 15:46:56   1910s] (I)       Started Phase 1d ( Curr Mem: 4912.28 MB )
[11/15 15:46:56   1910s] (I)       Started Detoured routing ( Curr Mem: 4912.28 MB )
[11/15 15:46:56   1910s] (I)       Finished Detoured routing ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:56   1910s] (I)       Usage: 8976 = (6361 H, 2615 V) = (0.83% H, 0.42% V) = (1.272e+04um H, 5.230e+03um V)
[11/15 15:46:56   1910s] (I)       Finished Phase 1d ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:56   1910s] (I)       
[11/15 15:46:56   1910s] (I)       ============  Phase 1e Route ============
[11/15 15:46:56   1910s] (I)       Started Phase 1e ( Curr Mem: 4912.28 MB )
[11/15 15:46:56   1910s] (I)       Started Route legalization ( Curr Mem: 4912.28 MB )
[11/15 15:46:56   1910s] (I)       Started Legalize Blockage Violations ( Curr Mem: 4912.28 MB )
[11/15 15:46:56   1910s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:56   1910s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:56   1910s] (I)       Usage: 8976 = (6361 H, 2615 V) = (0.83% H, 0.42% V) = (1.272e+04um H, 5.230e+03um V)
[11/15 15:46:56   1910s] [NR-eGR] Early Global Route overflow of layer group 1: 2.06% H + 0.79% V. EstWL: 1.795200e+04um
[11/15 15:46:56   1910s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:56   1910s] (I)       
[11/15 15:46:56   1910s] (I)       ============  Phase 1f Route ============
[11/15 15:46:56   1910s] (I)       Started Phase 1f ( Curr Mem: 4912.28 MB )
[11/15 15:46:56   1910s] (I)       Started Congestion clean ( Curr Mem: 4912.28 MB )
[11/15 15:46:56   1910s] (I)       Finished Congestion clean ( CPU: 0.25 sec, Real: 0.25 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:56   1910s] (I)       Usage: 10127 = (6582 H, 3545 V) = (0.86% H, 0.57% V) = (1.316e+04um H, 7.090e+03um V)
[11/15 15:46:56   1910s] (I)       Finished Phase 1f ( CPU: 0.25 sec, Real: 0.25 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:56   1910s] (I)       
[11/15 15:46:56   1910s] (I)       ============  Phase 1g Route ============
[11/15 15:46:56   1910s] (I)       Started Phase 1g ( Curr Mem: 4912.28 MB )
[11/15 15:46:56   1910s] (I)       Started Post Routing ( Curr Mem: 4912.28 MB )
[11/15 15:46:56   1910s] (I)       Finished Post Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:56   1910s] (I)       Usage: 6880 = (4944 H, 1936 V) = (0.64% H, 0.31% V) = (9.888e+03um H, 3.872e+03um V)
[11/15 15:46:56   1910s] (I)       Finished Phase 1g ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:56   1910s] (I)       numNets=206  numFullyRipUpNets=32  numPartialRipUpNets=56 routedWL=4338
[11/15 15:46:56   1910s] [NR-eGR] Create a new net group with 56 nets and layer range [3, 6]
[11/15 15:46:56   1910s] (I)       
[11/15 15:46:56   1910s] (I)       ============  Phase 1h Route ============
[11/15 15:46:56   1910s] (I)       Started Phase 1h ( Curr Mem: 4912.28 MB )
[11/15 15:46:56   1910s] (I)       Started Post Routing ( Curr Mem: 4912.28 MB )
[11/15 15:46:56   1910s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:56   1910s] (I)       Usage: 6671 = (4850 H, 1821 V) = (0.63% H, 0.29% V) = (9.700e+03um H, 3.642e+03um V)
[11/15 15:46:56   1910s] (I)       Finished Phase 1h ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:56   1910s] (I)       Started Layer assignment (8T) ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1910s] (I)       Current Layer assignment (8T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1910s] (I)       Finished Layer assignment (8T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1910s] (I)       Finished Net group 1 ( CPU: 0.40 sec, Real: 0.40 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1910s] (I)       Started Net group 2 ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1910s] (I)       Started Generate topology (8T) ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1910s] (I)       Finished Generate topology (8T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1910s] (I)       total 2D Cap : 1393230 = (767697 H, 625533 V)
[11/15 15:46:57   1910s] [NR-eGR] Layer group 2: route 363 net(s) in layer range [2, 3]
[11/15 15:46:57   1910s] (I)       
[11/15 15:46:57   1910s] (I)       ============  Phase 1a Route ============
[11/15 15:46:57   1910s] (I)       Started Phase 1a ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1910s] (I)       Started Pattern routing ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1910s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1910s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1910s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 390
[11/15 15:46:57   1910s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1910s] (I)       Usage: 20046 = (11707 H, 8339 V) = (1.52% H, 1.33% V) = (2.341e+04um H, 1.668e+04um V)
[11/15 15:46:57   1910s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1910s] (I)       
[11/15 15:46:57   1910s] (I)       ============  Phase 1b Route ============
[11/15 15:46:57   1910s] (I)       Started Phase 1b ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1910s] (I)       Started Monotonic routing ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1910s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1910s] (I)       Usage: 20004 = (11683 H, 8321 V) = (1.52% H, 1.33% V) = (2.337e+04um H, 1.664e+04um V)
[11/15 15:46:57   1910s] (I)       Overflow of layer group 2: 0.35% H + 1.60% V. EstWL: 4.000800e+04um
[11/15 15:46:57   1910s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1910s] (I)       
[11/15 15:46:57   1910s] (I)       ============  Phase 1c Route ============
[11/15 15:46:57   1910s] (I)       Started Phase 1c ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1910s] (I)       Started Two level routing ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1910s] (I)       Level2 Grid: 119 x 69
[11/15 15:46:57   1910s] (I)       Started Two Level Routing ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1910s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1910s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1910s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1910s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1910s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1910s] (I)       Usage: 20007 = (11678 H, 8329 V) = (1.52% H, 1.33% V) = (2.336e+04um H, 1.666e+04um V)
[11/15 15:46:57   1910s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1910s] (I)       
[11/15 15:46:57   1910s] (I)       ============  Phase 1d Route ============
[11/15 15:46:57   1910s] (I)       Started Phase 1d ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1910s] (I)       Started Detoured routing ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1910s] (I)       Finished Detoured routing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1910s] (I)       Usage: 20294 = (11818 H, 8476 V) = (1.54% H, 1.36% V) = (2.364e+04um H, 1.695e+04um V)
[11/15 15:46:57   1910s] (I)       Finished Phase 1d ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1910s] (I)       
[11/15 15:46:57   1910s] (I)       ============  Phase 1e Route ============
[11/15 15:46:57   1910s] (I)       Started Phase 1e ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1910s] (I)       Started Route legalization ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1910s] (I)       Started Legalize Blockage Violations ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1910s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1910s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1910s] (I)       Usage: 20294 = (11818 H, 8476 V) = (1.54% H, 1.36% V) = (2.364e+04um H, 1.695e+04um V)
[11/15 15:46:57   1910s] [NR-eGR] Early Global Route overflow of layer group 2: 0.20% H + 0.90% V. EstWL: 4.058800e+04um
[11/15 15:46:57   1910s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1910s] (I)       
[11/15 15:46:57   1910s] (I)       ============  Phase 1f Route ============
[11/15 15:46:57   1910s] (I)       Started Phase 1f ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1910s] (I)       Started Congestion clean ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1910s] (I)       Finished Congestion clean ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1910s] (I)       Usage: 20560 = (12078 H, 8482 V) = (1.57% H, 1.36% V) = (2.416e+04um H, 1.696e+04um V)
[11/15 15:46:57   1910s] (I)       Finished Phase 1f ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1910s] (I)       
[11/15 15:46:57   1910s] (I)       ============  Phase 1g Route ============
[11/15 15:46:57   1910s] (I)       Started Phase 1g ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1910s] (I)       Started Post Routing ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1910s] (I)       Finished Post Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1910s] (I)       Usage: 17618 = (10247 H, 7371 V) = (1.33% H, 1.18% V) = (2.049e+04um H, 1.474e+04um V)
[11/15 15:46:57   1910s] (I)       Finished Phase 1g ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1910s] (I)       numNets=363  numFullyRipUpNets=155  numPartialRipUpNets=157 routedWL=3608
[11/15 15:46:57   1910s] [NR-eGR] Create a new net group with 157 nets and layer range [2, 5]
[11/15 15:46:57   1910s] (I)       
[11/15 15:46:57   1910s] (I)       ============  Phase 1h Route ============
[11/15 15:46:57   1910s] (I)       Started Phase 1h ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1910s] (I)       Started Post Routing ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1910s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1910s] (I)       Usage: 16606 = (9695 H, 6911 V) = (1.26% H, 1.10% V) = (1.939e+04um H, 1.382e+04um V)
[11/15 15:46:57   1910s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1910s] (I)       Started Layer assignment (8T) ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1910s] (I)       Current Layer assignment (8T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1910s] (I)       Finished Layer assignment (8T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1910s] (I)       Finished Net group 2 ( CPU: 0.15 sec, Real: 0.14 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1910s] (I)       Started Net group 3 ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1910s] (I)       Started Generate topology (8T) ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1910s] (I)       Finished Generate topology (8T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1910s] (I)       total 2D Cap : 4366228 = (2342114 H, 2024114 V)
[11/15 15:46:57   1910s] [NR-eGR] Layer group 3: route 56 net(s) in layer range [3, 6]
[11/15 15:46:57   1910s] (I)       
[11/15 15:46:57   1910s] (I)       ============  Phase 1a Route ============
[11/15 15:46:57   1910s] (I)       Started Phase 1a ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1910s] (I)       Started Pattern routing ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1910s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1910s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1910s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 41
[11/15 15:46:57   1910s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1910s] (I)       Usage: 20297 = (12010 H, 8287 V) = (0.51% H, 0.41% V) = (2.402e+04um H, 1.657e+04um V)
[11/15 15:46:57   1910s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1910s] (I)       
[11/15 15:46:57   1910s] (I)       ============  Phase 1b Route ============
[11/15 15:46:57   1910s] (I)       Started Phase 1b ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1910s] (I)       Started Monotonic routing ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1910s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1910s] (I)       Usage: 20297 = (12010 H, 8287 V) = (0.51% H, 0.41% V) = (2.402e+04um H, 1.657e+04um V)
[11/15 15:46:57   1910s] (I)       Overflow of layer group 3: 0.07% H + 0.10% V. EstWL: 4.059400e+04um
[11/15 15:46:57   1910s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1910s] (I)       
[11/15 15:46:57   1910s] (I)       ============  Phase 1c Route ============
[11/15 15:46:57   1910s] (I)       Started Phase 1c ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1910s] (I)       Started Two level routing ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1910s] (I)       Level2 Grid: 119 x 69
[11/15 15:46:57   1910s] (I)       Started Two Level Routing ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1910s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1910s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1910s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1910s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1910s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1910s] (I)       Usage: 20299 = (12012 H, 8287 V) = (0.51% H, 0.41% V) = (2.402e+04um H, 1.657e+04um V)
[11/15 15:46:57   1910s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1910s] (I)       
[11/15 15:46:57   1910s] (I)       ============  Phase 1d Route ============
[11/15 15:46:57   1910s] (I)       Started Phase 1d ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1910s] (I)       Started Detoured routing ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Detoured routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Usage: 20373 = (12045 H, 8328 V) = (0.51% H, 0.41% V) = (2.409e+04um H, 1.666e+04um V)
[11/15 15:46:57   1911s] (I)       Finished Phase 1d ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       
[11/15 15:46:57   1911s] (I)       ============  Phase 1e Route ============
[11/15 15:46:57   1911s] (I)       Started Phase 1e ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Started Route legalization ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Started Legalize Blockage Violations ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Usage: 20393 = (12065 H, 8328 V) = (0.52% H, 0.41% V) = (2.413e+04um H, 1.666e+04um V)
[11/15 15:46:57   1911s] [NR-eGR] Early Global Route overflow of layer group 3: 0.05% H + 0.02% V. EstWL: 4.078600e+04um
[11/15 15:46:57   1911s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       
[11/15 15:46:57   1911s] (I)       ============  Phase 1f Route ============
[11/15 15:46:57   1911s] (I)       Started Phase 1f ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Started Congestion clean ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Congestion clean ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Usage: 20495 = (12111 H, 8384 V) = (0.52% H, 0.41% V) = (2.422e+04um H, 1.677e+04um V)
[11/15 15:46:57   1911s] (I)       Finished Phase 1f ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       
[11/15 15:46:57   1911s] (I)       ============  Phase 1g Route ============
[11/15 15:46:57   1911s] (I)       Started Phase 1g ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Started Post Routing ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Usage: 19747 = (11666 H, 8081 V) = (0.50% H, 0.40% V) = (2.333e+04um H, 1.616e+04um V)
[11/15 15:46:57   1911s] (I)       Finished Phase 1g ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       numNets=56  numFullyRipUpNets=22  numPartialRipUpNets=31 routedWL=953
[11/15 15:46:57   1911s] [NR-eGR] Create a new net group with 31 nets and layer range [3, 8]
[11/15 15:46:57   1911s] (I)       
[11/15 15:46:57   1911s] (I)       ============  Phase 1h Route ============
[11/15 15:46:57   1911s] (I)       Started Phase 1h ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Started Post Routing ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Usage: 19383 = (11436 H, 7947 V) = (0.49% H, 0.39% V) = (2.287e+04um H, 1.589e+04um V)
[11/15 15:46:57   1911s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Started Layer assignment (8T) ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Current Layer assignment (8T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Layer assignment (8T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Net group 3 ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Started Net group 4 ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Started Generate topology (8T) ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Generate topology (8T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       total 2D Cap : 3596848 = (2343993 H, 1252855 V)
[11/15 15:46:57   1911s] [NR-eGR] Layer group 4: route 157 net(s) in layer range [2, 5]
[11/15 15:46:57   1911s] (I)       
[11/15 15:46:57   1911s] (I)       ============  Phase 1a Route ============
[11/15 15:46:57   1911s] (I)       Started Phase 1a ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Started Pattern routing ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 369
[11/15 15:46:57   1911s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Usage: 29107 = (16569 H, 12538 V) = (0.71% H, 1.00% V) = (3.314e+04um H, 2.508e+04um V)
[11/15 15:46:57   1911s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       
[11/15 15:46:57   1911s] (I)       ============  Phase 1b Route ============
[11/15 15:46:57   1911s] (I)       Started Phase 1b ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Started Monotonic routing ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Usage: 29104 = (16570 H, 12534 V) = (0.71% H, 1.00% V) = (3.314e+04um H, 2.507e+04um V)
[11/15 15:46:57   1911s] (I)       Overflow of layer group 4: 0.01% H + 0.19% V. EstWL: 5.820800e+04um
[11/15 15:46:57   1911s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       
[11/15 15:46:57   1911s] (I)       ============  Phase 1c Route ============
[11/15 15:46:57   1911s] (I)       Started Phase 1c ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Started Two level routing ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Level2 Grid: 119 x 69
[11/15 15:46:57   1911s] (I)       Started Two Level Routing ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Usage: 29104 = (16570 H, 12534 V) = (0.71% H, 1.00% V) = (3.314e+04um H, 2.507e+04um V)
[11/15 15:46:57   1911s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       
[11/15 15:46:57   1911s] (I)       ============  Phase 1d Route ============
[11/15 15:46:57   1911s] (I)       Started Phase 1d ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Started Detoured routing ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Usage: 29169 = (16611 H, 12558 V) = (0.71% H, 1.00% V) = (3.322e+04um H, 2.512e+04um V)
[11/15 15:46:57   1911s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       
[11/15 15:46:57   1911s] (I)       ============  Phase 1e Route ============
[11/15 15:46:57   1911s] (I)       Started Phase 1e ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Started Route legalization ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Started Legalize Blockage Violations ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Usage: 29169 = (16611 H, 12558 V) = (0.71% H, 1.00% V) = (3.322e+04um H, 2.512e+04um V)
[11/15 15:46:57   1911s] [NR-eGR] Early Global Route overflow of layer group 4: 0.01% H + 0.06% V. EstWL: 5.833800e+04um
[11/15 15:46:57   1911s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       
[11/15 15:46:57   1911s] (I)       ============  Phase 1f Route ============
[11/15 15:46:57   1911s] (I)       Started Phase 1f ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Started Congestion clean ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Congestion clean ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Usage: 29181 = (16627 H, 12554 V) = (0.71% H, 1.00% V) = (3.325e+04um H, 2.511e+04um V)
[11/15 15:46:57   1911s] (I)       Finished Phase 1f ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       
[11/15 15:46:57   1911s] (I)       ============  Phase 1g Route ============
[11/15 15:46:57   1911s] (I)       Started Phase 1g ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Started Post Routing ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Usage: 27374 = (15437 H, 11937 V) = (0.66% H, 0.95% V) = (3.087e+04um H, 2.387e+04um V)
[11/15 15:46:57   1911s] (I)       Finished Phase 1g ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       numNets=157  numFullyRipUpNets=116  numPartialRipUpNets=117 routedWL=1542
[11/15 15:46:57   1911s] [NR-eGR] Create a new net group with 117 nets and layer range [2, 7]
[11/15 15:46:57   1911s] (I)       
[11/15 15:46:57   1911s] (I)       ============  Phase 1h Route ============
[11/15 15:46:57   1911s] (I)       Started Phase 1h ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Started Post Routing ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Usage: 26117 = (14777 H, 11340 V) = (0.63% H, 0.91% V) = (2.955e+04um H, 2.268e+04um V)
[11/15 15:46:57   1911s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Started Layer assignment (8T) ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Current Layer assignment (8T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Layer assignment (8T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Net group 4 ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Started Net group 5 ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Started Generate topology (8T) ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Generate topology (8T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       total 2D Cap : 5571932 = (3547818 H, 2024114 V)
[11/15 15:46:57   1911s] [NR-eGR] Layer group 5: route 31 net(s) in layer range [3, 8]
[11/15 15:46:57   1911s] (I)       
[11/15 15:46:57   1911s] (I)       ============  Phase 1a Route ============
[11/15 15:46:57   1911s] (I)       Started Phase 1a ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Started Pattern routing ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 26
[11/15 15:46:57   1911s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Usage: 28871 = (16591 H, 12280 V) = (0.47% H, 0.61% V) = (3.318e+04um H, 2.456e+04um V)
[11/15 15:46:57   1911s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       
[11/15 15:46:57   1911s] (I)       ============  Phase 1b Route ============
[11/15 15:46:57   1911s] (I)       Started Phase 1b ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Started Monotonic routing ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Usage: 28871 = (16591 H, 12280 V) = (0.47% H, 0.61% V) = (3.318e+04um H, 2.456e+04um V)
[11/15 15:46:57   1911s] (I)       Overflow of layer group 5: 0.05% H + 0.10% V. EstWL: 5.774200e+04um
[11/15 15:46:57   1911s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       
[11/15 15:46:57   1911s] (I)       ============  Phase 1c Route ============
[11/15 15:46:57   1911s] (I)       Started Phase 1c ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Started Two level routing ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Level2 Grid: 119 x 69
[11/15 15:46:57   1911s] (I)       Started Two Level Routing ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Usage: 28871 = (16591 H, 12280 V) = (0.47% H, 0.61% V) = (3.318e+04um H, 2.456e+04um V)
[11/15 15:46:57   1911s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       
[11/15 15:46:57   1911s] (I)       ============  Phase 1d Route ============
[11/15 15:46:57   1911s] (I)       Started Phase 1d ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Started Detoured routing ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Usage: 28896 = (16605 H, 12291 V) = (0.47% H, 0.61% V) = (3.321e+04um H, 2.458e+04um V)
[11/15 15:46:57   1911s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       
[11/15 15:46:57   1911s] (I)       ============  Phase 1e Route ============
[11/15 15:46:57   1911s] (I)       Started Phase 1e ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Started Route legalization ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Started Legalize Blockage Violations ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Usage: 28896 = (16605 H, 12291 V) = (0.47% H, 0.61% V) = (3.321e+04um H, 2.458e+04um V)
[11/15 15:46:57   1911s] [NR-eGR] Early Global Route overflow of layer group 5: 0.04% H + 0.07% V. EstWL: 5.779200e+04um
[11/15 15:46:57   1911s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       
[11/15 15:46:57   1911s] (I)       ============  Phase 1f Route ============
[11/15 15:46:57   1911s] (I)       Started Phase 1f ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Started Congestion clean ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Congestion clean ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Usage: 29011 = (16671 H, 12340 V) = (0.47% H, 0.61% V) = (3.334e+04um H, 2.468e+04um V)
[11/15 15:46:57   1911s] (I)       Finished Phase 1f ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       
[11/15 15:46:57   1911s] (I)       ============  Phase 1g Route ============
[11/15 15:46:57   1911s] (I)       Started Phase 1g ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Started Post Routing ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Usage: 28214 = (16222 H, 11992 V) = (0.46% H, 0.59% V) = (3.244e+04um H, 2.398e+04um V)
[11/15 15:46:57   1911s] (I)       Finished Phase 1g ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       numNets=31  numFullyRipUpNets=1  numPartialRipUpNets=27 routedWL=202
[11/15 15:46:57   1911s] [NR-eGR] Create a new net group with 27 nets and layer range [2, 8]
[11/15 15:46:57   1911s] (I)       
[11/15 15:46:57   1911s] (I)       ============  Phase 1h Route ============
[11/15 15:46:57   1911s] (I)       Started Phase 1h ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Started Post Routing ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Usage: 28214 = (16222 H, 11992 V) = (0.46% H, 0.59% V) = (3.244e+04um H, 2.398e+04um V)
[11/15 15:46:57   1911s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Started Layer assignment (8T) ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Current Layer assignment (8T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Layer assignment (8T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Net group 5 ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Started Net group 6 ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Started Generate topology (8T) ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Generate topology (8T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       total 2D Cap : 6200329 = (3549697 H, 2650632 V)
[11/15 15:46:57   1911s] [NR-eGR] Layer group 6: route 117 net(s) in layer range [2, 7]
[11/15 15:46:57   1911s] (I)       
[11/15 15:46:57   1911s] (I)       ============  Phase 1a Route ============
[11/15 15:46:57   1911s] (I)       Started Phase 1a ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Started Pattern routing ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 346
[11/15 15:46:57   1911s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Usage: 35834 = (19946 H, 15888 V) = (0.56% H, 0.60% V) = (3.989e+04um H, 3.178e+04um V)
[11/15 15:46:57   1911s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       
[11/15 15:46:57   1911s] (I)       ============  Phase 1b Route ============
[11/15 15:46:57   1911s] (I)       Started Phase 1b ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Started Monotonic routing ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Usage: 35834 = (19946 H, 15888 V) = (0.56% H, 0.60% V) = (3.989e+04um H, 3.178e+04um V)
[11/15 15:46:57   1911s] (I)       Overflow of layer group 6: 0.01% H + 0.01% V. EstWL: 7.166800e+04um
[11/15 15:46:57   1911s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       
[11/15 15:46:57   1911s] (I)       ============  Phase 1c Route ============
[11/15 15:46:57   1911s] (I)       Started Phase 1c ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Started Two level routing ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Level2 Grid: 119 x 69
[11/15 15:46:57   1911s] (I)       Started Two Level Routing ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Usage: 35834 = (19946 H, 15888 V) = (0.56% H, 0.60% V) = (3.989e+04um H, 3.178e+04um V)
[11/15 15:46:57   1911s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       
[11/15 15:46:57   1911s] (I)       ============  Phase 1d Route ============
[11/15 15:46:57   1911s] (I)       Started Phase 1d ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Started Detoured routing ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Usage: 35856 = (19954 H, 15902 V) = (0.56% H, 0.60% V) = (3.991e+04um H, 3.180e+04um V)
[11/15 15:46:57   1911s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       
[11/15 15:46:57   1911s] (I)       ============  Phase 1e Route ============
[11/15 15:46:57   1911s] (I)       Started Phase 1e ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Started Route legalization ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Started Legalize Blockage Violations ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Usage: 35856 = (19954 H, 15902 V) = (0.56% H, 0.60% V) = (3.991e+04um H, 3.180e+04um V)
[11/15 15:46:57   1911s] [NR-eGR] Early Global Route overflow of layer group 6: 0.01% H + 0.00% V. EstWL: 7.171200e+04um
[11/15 15:46:57   1911s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       
[11/15 15:46:57   1911s] (I)       ============  Phase 1f Route ============
[11/15 15:46:57   1911s] (I)       Started Phase 1f ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Started Congestion clean ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Congestion clean ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Usage: 35856 = (19955 H, 15901 V) = (0.56% H, 0.60% V) = (3.991e+04um H, 3.180e+04um V)
[11/15 15:46:57   1911s] (I)       Finished Phase 1f ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       
[11/15 15:46:57   1911s] (I)       ============  Phase 1g Route ============
[11/15 15:46:57   1911s] (I)       Started Phase 1g ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Started Post Routing ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Usage: 34812 = (19417 H, 15395 V) = (0.55% H, 0.58% V) = (3.883e+04um H, 3.079e+04um V)
[11/15 15:46:57   1911s] (I)       Finished Phase 1g ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       numNets=117  numFullyRipUpNets=111  numPartialRipUpNets=111 routedWL=201
[11/15 15:46:57   1911s] [NR-eGR] Create a new net group with 111 nets and layer range [2, 8]
[11/15 15:46:57   1911s] (I)       
[11/15 15:46:57   1911s] (I)       ============  Phase 1h Route ============
[11/15 15:46:57   1911s] (I)       Started Phase 1h ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Started Post Routing ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Usage: 33669 = (18791 H, 14878 V) = (0.53% H, 0.56% V) = (3.758e+04um H, 2.976e+04um V)
[11/15 15:46:57   1911s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Started Layer assignment (8T) ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Current Layer assignment (8T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Layer assignment (8T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Net group 6 ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Started Net group 7 ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Started Generate topology (8T) ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Generate topology (8T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       total 2D Cap : 6198450 = (3547818 H, 2650632 V)
[11/15 15:46:57   1911s] [NR-eGR] Layer group 7: route 27 net(s) in layer range [2, 8]
[11/15 15:46:57   1911s] (I)       
[11/15 15:46:57   1911s] (I)       ============  Phase 1a Route ============
[11/15 15:46:57   1911s] (I)       Started Phase 1a ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Started Pattern routing ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 41
[11/15 15:46:57   1911s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Usage: 38164 = (21897 H, 16267 V) = (0.62% H, 0.61% V) = (4.379e+04um H, 3.253e+04um V)
[11/15 15:46:57   1911s] (I)       Started Add via demand to 2D ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       
[11/15 15:46:57   1911s] (I)       ============  Phase 1b Route ============
[11/15 15:46:57   1911s] (I)       Started Phase 1b ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Started Monotonic routing ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Usage: 38164 = (21897 H, 16267 V) = (0.62% H, 0.61% V) = (4.379e+04um H, 3.253e+04um V)
[11/15 15:46:57   1911s] (I)       Overflow of layer group 7: 0.04% H + 0.01% V. EstWL: 7.632800e+04um
[11/15 15:46:57   1911s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       
[11/15 15:46:57   1911s] (I)       ============  Phase 1c Route ============
[11/15 15:46:57   1911s] (I)       Started Phase 1c ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Started Two level routing ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Level2 Grid: 119 x 69
[11/15 15:46:57   1911s] (I)       Started Two Level Routing ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Usage: 38210 = (21943 H, 16267 V) = (0.62% H, 0.61% V) = (4.389e+04um H, 3.253e+04um V)
[11/15 15:46:57   1911s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       
[11/15 15:46:57   1911s] (I)       ============  Phase 1d Route ============
[11/15 15:46:57   1911s] (I)       Started Phase 1d ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Started Detoured routing ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Usage: 38197 = (21912 H, 16285 V) = (0.62% H, 0.61% V) = (4.382e+04um H, 3.257e+04um V)
[11/15 15:46:57   1911s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       
[11/15 15:46:57   1911s] (I)       ============  Phase 1e Route ============
[11/15 15:46:57   1911s] (I)       Started Phase 1e ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Started Route legalization ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Started Legalize Blockage Violations ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Usage: 38197 = (21912 H, 16285 V) = (0.62% H, 0.61% V) = (4.382e+04um H, 3.257e+04um V)
[11/15 15:46:57   1911s] [NR-eGR] Early Global Route overflow of layer group 7: 0.01% H + 0.00% V. EstWL: 7.639400e+04um
[11/15 15:46:57   1911s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       
[11/15 15:46:57   1911s] (I)       ============  Phase 1f Route ============
[11/15 15:46:57   1911s] (I)       Started Phase 1f ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Started Congestion clean ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Congestion clean ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Usage: 38218 = (21929 H, 16289 V) = (0.62% H, 0.61% V) = (4.386e+04um H, 3.258e+04um V)
[11/15 15:46:57   1911s] (I)       Finished Phase 1f ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       
[11/15 15:46:57   1911s] (I)       ============  Phase 1g Route ============
[11/15 15:46:57   1911s] (I)       Started Phase 1g ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Started Post Routing ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Usage: 38202 = (21921 H, 16281 V) = (0.62% H, 0.61% V) = (4.384e+04um H, 3.256e+04um V)
[11/15 15:46:57   1911s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       
[11/15 15:46:57   1911s] (I)       ============  Phase 1h Route ============
[11/15 15:46:57   1911s] (I)       Started Phase 1h ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Started Post Routing ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Usage: 38200 = (21920 H, 16280 V) = (0.62% H, 0.61% V) = (4.384e+04um H, 3.256e+04um V)
[11/15 15:46:57   1911s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Started Layer assignment (8T) ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Current Layer assignment (8T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Layer assignment (8T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Net group 7 ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Started Net group 8 ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Started Generate topology (8T) ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Generate topology (8T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       total 2D Cap : 6200329 = (3549697 H, 2650632 V)
[11/15 15:46:57   1911s] [NR-eGR] Layer group 8: route 111 net(s) in layer range [2, 8]
[11/15 15:46:57   1911s] (I)       
[11/15 15:46:57   1911s] (I)       ============  Phase 1a Route ============
[11/15 15:46:57   1911s] (I)       Started Phase 1a ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Started Pattern routing ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 342
[11/15 15:46:57   1911s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Usage: 45617 = (25577 H, 20040 V) = (0.72% H, 0.76% V) = (5.115e+04um H, 4.008e+04um V)
[11/15 15:46:57   1911s] (I)       Started Add via demand to 2D ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       
[11/15 15:46:57   1911s] (I)       ============  Phase 1b Route ============
[11/15 15:46:57   1911s] (I)       Started Phase 1b ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Started Monotonic routing ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Usage: 45617 = (25577 H, 20040 V) = (0.72% H, 0.76% V) = (5.115e+04um H, 4.008e+04um V)
[11/15 15:46:57   1911s] (I)       Overflow of layer group 8: 0.03% H + 0.03% V. EstWL: 9.123400e+04um
[11/15 15:46:57   1911s] (I)       Congestion metric : 0.03%H 0.03%V, 0.06%HV
[11/15 15:46:57   1911s] (I)       Congestion threshold : each 60.00, sum 90.00
[11/15 15:46:57   1911s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       
[11/15 15:46:57   1911s] (I)       ============  Phase 1c Route ============
[11/15 15:46:57   1911s] (I)       Started Phase 1c ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Started Two level routing ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Level2 Grid: 119 x 69
[11/15 15:46:57   1911s] (I)       Started Two Level Routing ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Usage: 45617 = (25577 H, 20040 V) = (0.72% H, 0.76% V) = (5.115e+04um H, 4.008e+04um V)
[11/15 15:46:57   1911s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       
[11/15 15:46:57   1911s] (I)       ============  Phase 1d Route ============
[11/15 15:46:57   1911s] (I)       Started Phase 1d ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Started Detoured routing ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Detoured routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Usage: 45654 = (25604 H, 20050 V) = (0.72% H, 0.76% V) = (5.121e+04um H, 4.010e+04um V)
[11/15 15:46:57   1911s] (I)       Finished Phase 1d ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       
[11/15 15:46:57   1911s] (I)       ============  Phase 1e Route ============
[11/15 15:46:57   1911s] (I)       Started Phase 1e ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Started Route legalization ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Started Legalize Blockage Violations ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Usage: 45654 = (25604 H, 20050 V) = (0.72% H, 0.76% V) = (5.121e+04um H, 4.010e+04um V)
[11/15 15:46:57   1911s] [NR-eGR] Early Global Route overflow of layer group 8: 0.02% H + 0.00% V. EstWL: 9.130800e+04um
[11/15 15:46:57   1911s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       
[11/15 15:46:57   1911s] (I)       ============  Phase 1f Route ============
[11/15 15:46:57   1911s] (I)       Started Phase 1f ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Started Congestion clean ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Congestion clean ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Usage: 45668 = (25615 H, 20053 V) = (0.72% H, 0.76% V) = (5.123e+04um H, 4.011e+04um V)
[11/15 15:46:57   1911s] (I)       Finished Phase 1f ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       
[11/15 15:46:57   1911s] (I)       ============  Phase 1g Route ============
[11/15 15:46:57   1911s] (I)       Started Phase 1g ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Started Post Routing ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Usage: 45577 = (25573 H, 20004 V) = (0.72% H, 0.75% V) = (5.115e+04um H, 4.001e+04um V)
[11/15 15:46:57   1911s] (I)       Finished Phase 1g ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       
[11/15 15:46:57   1911s] (I)       ============  Phase 1h Route ============
[11/15 15:46:57   1911s] (I)       Started Phase 1h ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Started Post Routing ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Usage: 45578 = (25594 H, 19984 V) = (0.72% H, 0.75% V) = (5.119e+04um H, 3.997e+04um V)
[11/15 15:46:57   1911s] (I)       Finished Phase 1h ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Started Layer assignment (8T) ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Current Layer assignment (8T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Layer assignment (8T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Net group 8 ( CPU: 0.12 sec, Real: 0.11 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       
[11/15 15:46:57   1911s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/15 15:46:57   1911s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[11/15 15:46:57   1911s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[11/15 15:46:57   1911s] [NR-eGR]       Layer              (1-4)             (5-9)           (10-14)           (15-19)    OverCon 
[11/15 15:46:57   1911s] [NR-eGR] -------------------------------------------------------------------------------------------------
[11/15 15:46:57   1911s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/15 15:46:57   1911s] [NR-eGR]      M2  (2)         6( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[11/15 15:46:57   1911s] [NR-eGR]      M3  (3)       167( 0.20%)        23( 0.03%)         3( 0.00%)         2( 0.00%)   ( 0.23%) 
[11/15 15:46:57   1911s] [NR-eGR]      M4  (4)       640( 0.93%)        65( 0.09%)         0( 0.00%)         0( 0.00%)   ( 1.03%) 
[11/15 15:46:57   1911s] [NR-eGR]      M5  (5)      1243( 0.76%)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.76%) 
[11/15 15:46:57   1911s] [NR-eGR]      M6  (6)        80( 0.05%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[11/15 15:46:57   1911s] [NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/15 15:46:57   1911s] [NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/15 15:46:57   1911s] [NR-eGR] -------------------------------------------------------------------------------------------------
[11/15 15:46:57   1911s] [NR-eGR] Total             2136( 0.32%)        91( 0.01%)         3( 0.00%)         2( 0.00%)   ( 0.34%) 
[11/15 15:46:57   1911s] [NR-eGR] 
[11/15 15:46:57   1911s] (I)       Finished Global Routing ( CPU: 1.06 sec, Real: 1.04 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Started Export 3D cong map ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       total 2D Cap : 6223656 = (3564986 H, 2658670 V)
[11/15 15:46:57   1911s] (I)       Started Export 2D cong map ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.01% H + 0.00% V
[11/15 15:46:57   1911s] [NR-eGR] Overflow after Early Global Route 0.01% H + 0.00% V
[11/15 15:46:57   1911s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Export 3D cong map ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       ============= Track Assignment ============
[11/15 15:46:57   1911s] (I)       Started Extract Global 3D Wires ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Started Track Assignment (8T) ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Initialize Track Assignment ( max pin layer : 9 )
[11/15 15:46:57   1911s] (I)       Current Track Assignment (8T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Run Multi-thread track assignment
[11/15 15:46:57   1911s] (I)       Finished Track Assignment (8T) ( CPU: 0.22 sec, Real: 0.04 sec, Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] (I)       Started Export ( Curr Mem: 4912.28 MB )
[11/15 15:46:57   1911s] [NR-eGR] Started Export DB wires ( Curr Mem: 4904.28 MB )
[11/15 15:46:57   1911s] [NR-eGR] Started Export all nets (8T) ( Curr Mem: 4904.28 MB )
[11/15 15:46:57   1911s] [NR-eGR] Finished Export all nets (8T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 4904.28 MB )
[11/15 15:46:57   1911s] [NR-eGR] Started Set wire vias (8T) ( Curr Mem: 4904.28 MB )
[11/15 15:46:57   1911s] [NR-eGR] Finished Set wire vias (8T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4904.28 MB )
[11/15 15:46:57   1911s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4904.28 MB )
[11/15 15:46:57   1911s] [NR-eGR] --------------------------------------------------------------------------
[11/15 15:46:57   1911s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 111252
[11/15 15:46:57   1911s] [NR-eGR]     M2  (2V) length: 2.250196e+05um, number of vias: 158888
[11/15 15:46:57   1911s] [NR-eGR]     M3  (3H) length: 3.118789e+05um, number of vias: 24249
[11/15 15:46:57   1911s] [NR-eGR]     M4  (4V) length: 1.256757e+05um, number of vias: 14446
[11/15 15:46:57   1911s] [NR-eGR]     M5  (5H) length: 2.435792e+05um, number of vias: 3047
[11/15 15:46:57   1911s] [NR-eGR]     M6  (6V) length: 6.372260e+04um, number of vias: 824
[11/15 15:46:57   1911s] [NR-eGR]     M7  (7H) length: 8.221800e+03um, number of vias: 2
[11/15 15:46:57   1911s] [NR-eGR]     M8  (8V) length: 4.000000e-01um, number of vias: 0
[11/15 15:46:57   1911s] [NR-eGR] Total length: 9.780981e+05um, number of vias: 312708
[11/15 15:46:57   1911s] [NR-eGR] --------------------------------------------------------------------------
[11/15 15:46:57   1911s] [NR-eGR] Total eGR-routed clock nets wire length: 4.282844e+04um 
[11/15 15:46:57   1911s] [NR-eGR] --------------------------------------------------------------------------
[11/15 15:46:57   1911s] [NR-eGR] Report for selected net(s) only.
[11/15 15:46:57   1911s] [NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 5677
[11/15 15:46:57   1911s] [NR-eGR]     M2  (2V) length: 7.732545e+03um, number of vias: 7122
[11/15 15:46:57   1911s] [NR-eGR]     M3  (3H) length: 1.211632e+04um, number of vias: 2354
[11/15 15:46:57   1911s] [NR-eGR]     M4  (4V) length: 9.000880e+03um, number of vias: 954
[11/15 15:46:57   1911s] [NR-eGR]     M5  (5H) length: 1.208360e+04um, number of vias: 216
[11/15 15:46:57   1911s] [NR-eGR]     M6  (6V) length: 1.577000e+03um, number of vias: 54
[11/15 15:46:57   1911s] [NR-eGR]     M7  (7H) length: 3.181000e+02um, number of vias: 0
[11/15 15:46:57   1911s] [NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[11/15 15:46:57   1911s] [NR-eGR] Total length: 4.282844e+04um, number of vias: 16377
[11/15 15:46:57   1911s] [NR-eGR] --------------------------------------------------------------------------
[11/15 15:46:57   1911s] [NR-eGR] Total routed clock nets wire length: 4.282844e+04um, number of vias: 16377
[11/15 15:46:57   1911s] [NR-eGR] --------------------------------------------------------------------------
[11/15 15:46:57   1911s] (I)       Started Update net boxes ( Curr Mem: 4904.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Update net boxes ( CPU: 0.07 sec, Real: 0.01 sec, Curr Mem: 4904.28 MB )
[11/15 15:46:57   1911s] (I)       Started Update timing ( Curr Mem: 4904.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4904.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Export ( CPU: 0.11 sec, Real: 0.06 sec, Curr Mem: 4904.28 MB )
[11/15 15:46:57   1911s] (I)       Started Postprocess design ( Curr Mem: 4904.28 MB )
[11/15 15:46:57   1911s] (I)       Finished Postprocess design ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4572.28 MB )
[11/15 15:46:57   1911s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.75 sec, Real: 1.48 sec, Curr Mem: 4572.28 MB )
[11/15 15:46:57   1911s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:01.8 real=0:00:01.6)
[11/15 15:46:57   1911s]     Routing using eGR in eGR->NR Step done.
[11/15 15:46:57   1911s]     Routing using NR in eGR->NR Step...
[11/15 15:46:57   1911s] 
[11/15 15:46:57   1911s] CCOPT: Preparing to route 569 clock nets with NanoRoute.
[11/15 15:46:57   1911s]   0 nets are default rule, 363 are CTS_2W1S and 206 are CTS_2W2S.
[11/15 15:46:57   1911s]   Preferred NanoRoute mode settings: Current
[11/15 15:46:57   1911s] **WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/15 15:46:57   1911s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[11/15 15:46:57   1911s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[11/15 15:46:57   1911s]       Clock detailed routing...
[11/15 15:46:57   1911s]         NanoRoute...
[11/15 15:46:57   1911s] % Begin globalDetailRoute (date=11/15 15:46:57, mem=3289.0M)
[11/15 15:46:57   1911s] 
[11/15 15:46:57   1911s] globalDetailRoute
[11/15 15:46:57   1911s] 
[11/15 15:46:57   1911s] ### Time Record (globalDetailRoute) is installed.
[11/15 15:46:57   1911s] #Start globalDetailRoute on Sat Nov 15 15:46:57 2025
[11/15 15:46:57   1911s] #
[11/15 15:46:57   1911s] ### Time Record (Pre Callback) is installed.
[11/15 15:46:57   1911s] ### Time Record (Pre Callback) is uninstalled.
[11/15 15:46:57   1911s] ### Time Record (DB Import) is installed.
[11/15 15:46:57   1911s] ### Time Record (Timing Data Generation) is installed.
[11/15 15:46:57   1911s] ### Time Record (Timing Data Generation) is uninstalled.
[11/15 15:46:57   1911s] ### info: trigger incremental rule import ( 2 new NDRs ).
[11/15 15:46:57   1911s] ### info: trigger incremental via import ( 44 new vias ).
[11/15 15:46:57   1911s] ### info: trigger incremental reloading library data ( #rule = 2 #via = 44 ).
[11/15 15:46:57   1911s] #WARNING (NRDB-166) Boundary for CELL_VIEW MCU,init is not properly defined. Correct the SIZE of the corresponding MACRO in the library.
[11/15 15:46:57   1912s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[31] of net a0[31] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:46:57   1912s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[30] of net a0[30] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:46:57   1912s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[29] of net a0[29] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:46:57   1912s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[28] of net a0[28] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:46:57   1912s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[27] of net a0[27] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:46:57   1912s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[26] of net a0[26] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:46:57   1912s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[25] of net a0[25] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:46:57   1912s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[24] of net a0[24] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:46:57   1912s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[23] of net a0[23] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:46:57   1912s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[22] of net a0[22] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:46:57   1912s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[21] of net a0[21] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:46:57   1912s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[20] of net a0[20] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:46:57   1912s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[19] of net a0[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:46:57   1912s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[18] of net a0[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:46:57   1912s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[17] of net a0[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:46:57   1912s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[16] of net a0[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:46:57   1912s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[15] of net a0[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:46:57   1912s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[14] of net a0[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:46:57   1912s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[13] of net a0[13] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:46:57   1912s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[12] of net a0[12] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:46:57   1912s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[11/15 15:46:57   1912s] #To increase the message display limit, refer to the product command reference manual.
[11/15 15:46:58   1912s] ### Net info: total nets: 38987
[11/15 15:46:58   1912s] ### Net info: dirty nets: 0
[11/15 15:46:58   1912s] ### Net info: marked as disconnected nets: 0
[11/15 15:46:58   1912s] #num needed restored net=0
[11/15 15:46:58   1912s] #need_extraction net=0 (total=38987)
[11/15 15:46:58   1912s] ### Net info: fully routed nets: 569
[11/15 15:46:58   1912s] ### Net info: trivial (< 2 pins) nets: 7279
[11/15 15:46:58   1912s] ### Net info: unrouted nets: 31139
[11/15 15:46:58   1912s] ### Net info: re-extraction nets: 0
[11/15 15:46:58   1912s] ### Net info: selected nets: 569
[11/15 15:46:58   1912s] ### Net info: ignored nets: 0
[11/15 15:46:58   1912s] ### Net info: skip routing nets: 0
[11/15 15:46:58   1912s] ### import design signature (5): route=1100070775 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1509670708 net_attr=709230522 dirty_area=697392491 del_dirty_area=0 cell=246263158 placement=1253982019 pin_access=1 halo=0
[11/15 15:46:58   1912s] ### Time Record (DB Import) is uninstalled.
[11/15 15:46:58   1912s] #NanoRoute Version 20.12-s088_1 NR201104-1900/20_12-UB
[11/15 15:46:58   1912s] #Wire/Via statistics before Line Assignment ...
[11/15 15:46:58   1912s] #Total number of nets with non-default rule or having extra spacing = 571
[11/15 15:46:58   1912s] #Total wire length = 42828 um.
[11/15 15:46:58   1912s] #Total half perimeter of net bounding box = 32030 um.
[11/15 15:46:58   1912s] #Total wire length on LAYER M1 = 0 um.
[11/15 15:46:58   1912s] #Total wire length on LAYER M2 = 7733 um.
[11/15 15:46:58   1912s] #Total wire length on LAYER M3 = 12116 um.
[11/15 15:46:58   1912s] #Total wire length on LAYER M4 = 9001 um.
[11/15 15:46:58   1912s] #Total wire length on LAYER M5 = 12084 um.
[11/15 15:46:58   1912s] #Total wire length on LAYER M6 = 1577 um.
[11/15 15:46:58   1912s] #Total wire length on LAYER M7 = 318 um.
[11/15 15:46:58   1912s] #Total wire length on LAYER M8 = 0 um.
[11/15 15:46:58   1912s] #Total number of vias = 16377
[11/15 15:46:58   1912s] #Up-Via Summary (total 16377):
[11/15 15:46:58   1912s] #           
[11/15 15:46:58   1912s] #-----------------------
[11/15 15:46:58   1912s] # M1               5677
[11/15 15:46:58   1912s] # M2               7122
[11/15 15:46:58   1912s] # M3               2354
[11/15 15:46:58   1912s] # M4                954
[11/15 15:46:58   1912s] # M5                216
[11/15 15:46:58   1912s] # M6                 54
[11/15 15:46:58   1912s] #-----------------------
[11/15 15:46:58   1912s] #                 16377 
[11/15 15:46:58   1912s] #
[11/15 15:46:58   1912s] ### Time Record (Data Preparation) is installed.
[11/15 15:46:58   1912s] #Start routing data preparation on Sat Nov 15 15:46:58 2025
[11/15 15:46:58   1912s] #
[11/15 15:46:58   1913s] #Minimum voltage of a net in the design = 0.000.
[11/15 15:46:58   1913s] #Maximum voltage of a net in the design = 1.100.
[11/15 15:46:58   1913s] #Voltage range [0.000 - 1.100] has 38983 nets.
[11/15 15:46:58   1913s] #Voltage range [0.900 - 1.100] has 1 net.
[11/15 15:46:58   1913s] #Voltage range [0.000 - 0.000] has 3 nets.
[11/15 15:46:58   1913s] ### Time Record (Cell Pin Access) is installed.
[11/15 15:46:58   1913s] #Rebuild pin access data for design.
[11/15 15:46:58   1913s] #Initial pin access analysis.
[11/15 15:47:01   1937s] #Detail pin access analysis.
[11/15 15:47:01   1937s] ### Time Record (Cell Pin Access) is uninstalled.
[11/15 15:47:02   1937s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[11/15 15:47:02   1937s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[11/15 15:47:02   1937s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[11/15 15:47:02   1937s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[11/15 15:47:02   1937s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[11/15 15:47:02   1937s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[11/15 15:47:02   1937s] # M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[11/15 15:47:02   1937s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[11/15 15:47:02   1937s] #Monitoring time of adding inner blkg by smac
[11/15 15:47:02   1937s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3370.48 (MB), peak = 3741.56 (MB)
[11/15 15:47:02   1937s] #Regenerating Ggrids automatically.
[11/15 15:47:02   1937s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[11/15 15:47:02   1937s] #Using automatically generated G-grids.
[11/15 15:47:02   1937s] #Done routing data preparation.
[11/15 15:47:02   1937s] #cpu time = 00:00:25, elapsed time = 00:00:04, memory = 3379.80 (MB), peak = 3741.56 (MB)
[11/15 15:47:02   1937s] ### Time Record (Data Preparation) is uninstalled.
[11/15 15:47:02   1938s] #Data initialization: cpu:00:00:25, real:00:00:04, mem:3.3 GB, peak:3.7 GB --6.14 [8]--
[11/15 15:47:02   1938s] LayerId::1 widthSet size::1
[11/15 15:47:02   1938s] LayerId::2 widthSet size::2
[11/15 15:47:02   1938s] LayerId::3 widthSet size::2
[11/15 15:47:02   1938s] LayerId::4 widthSet size::2
[11/15 15:47:02   1938s] LayerId::5 widthSet size::2
[11/15 15:47:02   1938s] LayerId::6 widthSet size::2
[11/15 15:47:02   1938s] LayerId::7 widthSet size::1
[11/15 15:47:02   1938s] LayerId::8 widthSet size::1
[11/15 15:47:02   1938s] Updating RC grid for preRoute extraction ...
[11/15 15:47:02   1938s] Initializing multi-corner resistance tables ...
[11/15 15:47:02   1938s] **Info: Trial Route has Max Route Layer 15/8.
[11/15 15:47:02   1938s] {RT worst_rc_corner 0 8 7 0}
[11/15 15:47:02   1938s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.462385 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.870700 ; wcR: 0.680000 ; newSi: 0.081200 ; pMod: 80 ; 
[11/15 15:47:02   1938s] #Successfully loaded pre-route RC model
[11/15 15:47:02   1938s] #Enabled timing driven Line Assignment.
[11/15 15:47:02   1938s] ### Time Record (Line Assignment) is installed.
[11/15 15:47:02   1938s] #
[11/15 15:47:02   1938s] #Begin Line Assignment ...
[11/15 15:47:02   1938s] #
[11/15 15:47:02   1938s] #Begin build data ...
[11/15 15:47:02   1938s] #
[11/15 15:47:02   1938s] #Distribution of nets:
[11/15 15:47:02   1938s] #     7266 ( 0         pin),     13 ( 1         pin),  20648 ( 2         pin),
[11/15 15:47:02   1938s] #     5587 ( 3         pin),   1645 ( 4         pin),    935 ( 5         pin),
[11/15 15:47:02   1938s] #      470 ( 6         pin),    341 ( 7         pin),    224 ( 8         pin),
[11/15 15:47:02   1938s] #      457 ( 9         pin),    712 (10-19      pin),    256 (20-29      pin),
[11/15 15:47:02   1938s] #      294 (30-39      pin),     43 (40-49      pin),     29 (50-59      pin),
[11/15 15:47:02   1938s] #       46 (60-69      pin),     19 (70-79      pin),      2 (80-89      pin),
[11/15 15:47:02   1938s] #        0 (>=2000     pin).
[11/15 15:47:02   1938s] #Total: 38987 nets, 569 fully global routed, 571 clocks,
[11/15 15:47:02   1938s] #       569 nets have nondefault rule, 206 nets have shield rule,
[11/15 15:47:02   1938s] #       206 nets have extra space, 571 nets have layer range,
[11/15 15:47:02   1938s] #       571 nets have weight, 571 nets have avoid detour,
[11/15 15:47:02   1938s] #       571 nets have priority.
[11/15 15:47:02   1938s] #
[11/15 15:47:02   1938s] #  Rule            #net     #shield    Pref.Layer
[11/15 15:47:02   1938s] #------------------------------------------------
[11/15 15:47:02   1938s] #  CTS_2W2S         206         206      [ 3,  4]
[11/15 15:47:02   1938s] #  CTS_2W1S         363           0      [ 2,  3]
[11/15 15:47:02   1938s] #
[11/15 15:47:02   1938s] #Nets in 2 layer ranges:
[11/15 15:47:02   1938s] #   (M2, M3) :      365 ( 0.9%)
[11/15 15:47:02   1938s] #   (M3, M4) :      206 ( 0.5%)
[11/15 15:47:02   1938s] #
[11/15 15:47:02   1938s] #Nets in 1 priority group:
[11/15 15:47:02   1938s] #  clock:      571 ( 1.5%)
[11/15 15:47:02   1938s] #
[11/15 15:47:02   1938s] #569 nets selected.
[11/15 15:47:02   1938s] #
[11/15 15:47:02   1938s] #End build data: cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.7 GB --2.24 [8]--
[11/15 15:47:02   1938s] #
[11/15 15:47:02   1938s] #Net length summary:
[11/15 15:47:02   1938s] #Layer   H-Len   V-Len         Total       #Up-Via
[11/15 15:47:02   1938s] #-------------------------------------------------
[11/15 15:47:02   1938s] #   M1       0       0       0(  0%)    5677( 35%)
[11/15 15:47:02   1938s] #   M2       0    7732    7732( 18%)    7140( 44%)
[11/15 15:47:02   1938s] #   M3   12116       0   12116( 28%)    2354( 14%)
[11/15 15:47:02   1938s] #   M4       0    9000    9000( 21%)     954(  6%)
[11/15 15:47:02   1938s] #   M5   12083       0   12083( 28%)     216(  1%)
[11/15 15:47:02   1938s] #   M6       0    1577    1577(  4%)      54(  0%)
[11/15 15:47:02   1938s] #   M7     318       0     318(  1%)       0(  0%)
[11/15 15:47:02   1938s] #   M8       0       0       0(  0%)       0(  0%)
[11/15 15:47:02   1938s] #-------------------------------------------------
[11/15 15:47:02   1938s] #        24518   18309   42828         16395      
[11/15 15:47:03   1940s] ### Top 20 overlap violations ...
[11/15 15:47:03   1940s] ###   Net: CTS_33
[11/15 15:47:03   1940s] ###     M5: (387.90050, 504.90000, 472.29950, 505.30000), length: 84.39900, total: 84.39900
[11/15 15:47:03   1940s] ###       CTS_29
[11/15 15:47:03   1940s] ###   Net: clk_periph[12]
[11/15 15:47:03   1940s] ###     M5: (709.58050, 438.90000, 721.41950, 439.30000), length: 11.83900, total: 52.71200
[11/15 15:47:03   1940s] ###       fixed object
[11/15 15:47:03   1940s] ###   Net: clk_periph[8]
[11/15 15:47:03   1940s] ###     M3: (150.58050, 356.90000, 156.41950, 357.30000), length: 5.83900, total: 5.83900
[11/15 15:47:03   1940s] ###       fixed object
[11/15 15:47:03   1940s] ###   Net: clk_periph[8]
[11/15 15:47:03   1940s] ###     M5: (200.58050, 354.70000, 206.41950, 355.10000), length: 5.83900, total: 5.83900
[11/15 15:47:03   1940s] ###       fixed object
[11/15 15:47:03   1940s] ###   Net: timer0/CTS_4
[11/15 15:47:03   1940s] ###     M5: (209.58050, 372.70000, 215.41950, 373.10000), length: 5.83900, total: 35.03400
[11/15 15:47:03   1940s] ###       fixed object
[11/15 15:47:03   1940s] ###   Net: timer1/CTS_3
[11/15 15:47:03   1940s] ###     M5: (209.58050, 382.90000, 215.41950, 383.30000), length: 5.83900, total: 17.51700
[11/15 15:47:03   1940s] ###       fixed object
[11/15 15:47:03   1940s] ###   Net: clk_periph[7]
[11/15 15:47:03   1940s] ###     M5: (250.58050, 380.90000, 256.41950, 381.30000), length: 5.83900, total: 5.83900
[11/15 15:47:03   1940s] ###       fixed object
[11/15 15:47:03   1940s] ###   Net: CTS_8
[11/15 15:47:03   1940s] ###     M5: (250.58050, 466.70000, 256.41950, 467.10000), length: 5.83900, total: 5.83900
[11/15 15:47:03   1940s] ###       fixed object
[11/15 15:47:03   1940s] ###   Net: timer0/CTS_4
[11/15 15:47:03   1940s] ###     M5: (259.58050, 372.70000, 265.41950, 373.10000), length: 5.83900, total: 35.03400
[11/15 15:47:03   1940s] ###       fixed object
[11/15 15:47:03   1940s] ###   Net: timer1/CTS_3
[11/15 15:47:03   1940s] ###     M5: (259.58050, 382.90000, 265.41950, 383.30000), length: 5.83900, total: 17.51700
[11/15 15:47:03   1940s] ###       fixed object
[11/15 15:47:03   1940s] ###   Net: adddec0/CTS_4
[11/15 15:47:03   1940s] ###     M5: (259.58050, 354.90000, 265.41950, 355.30000), length: 5.83900, total: 5.83900
[11/15 15:47:03   1940s] ###       fixed object
[11/15 15:47:03   1940s] ###   Net: timer1/clk_mux/ClkGated[1]
[11/15 15:47:03   1940s] ###     M5: (300.58050, 418.70000, 306.41950, 419.10000), length: 5.83900, total: 17.51700
[11/15 15:47:03   1940s] ###       fixed object
[11/15 15:47:03   1940s] ###   Net: adddec0/CTS_4
[11/15 15:47:03   1940s] ###     M5: (300.58050, 410.70000, 306.41950, 411.10000), length: 5.83900, total: 17.51700
[11/15 15:47:03   1940s] ###       fixed object
[11/15 15:47:03   1940s] ###   Net: CTS_23
[11/15 15:47:03   1940s] ###     M5: (300.58050, 378.70000, 306.41950, 379.10000), length: 5.83900, total: 11.67800
[11/15 15:47:03   1940s] ###       fixed object
[11/15 15:47:03   1940s] ###   Net: timer0/clk_mux/ClkGated[1]
[11/15 15:47:03   1940s] ###     M5: (300.58050, 408.90000, 306.41950, 409.30000), length: 5.83900, total: 5.83900
[11/15 15:47:03   1940s] ###       fixed object
[11/15 15:47:03   1940s] ###   Net: timer0/CTS_4
[11/15 15:47:03   1940s] ###     M5: (309.58050, 372.70000, 315.41950, 373.10000), length: 5.83900, total: 35.03400
[11/15 15:47:03   1940s] ###       fixed object
[11/15 15:47:03   1940s] ###   Net: timer1/clk_mux/ClkGated[0]
[11/15 15:47:03   1940s] ###     M5: (309.58050, 420.70000, 315.41950, 421.10000), length: 5.83900, total: 23.35600
[11/15 15:47:03   1940s] ###       fixed object
[11/15 15:47:03   1940s] ###   Net: timer1/CTS_3
[11/15 15:47:03   1940s] ###     M5: (309.58050, 382.90000, 315.41950, 383.30000), length: 5.83900, total: 17.51700
[11/15 15:47:03   1940s] ###       fixed object
[11/15 15:47:03   1940s] ###   Net: CTS_9
[11/15 15:47:03   1940s] ###     M5: (309.58050, 444.70000, 315.41950, 445.10000), length: 5.83900, total: 5.83900
[11/15 15:47:03   1940s] ###       fixed object
[11/15 15:47:03   1940s] ###   Net: adddec0/CTS_4
[11/15 15:47:03   1940s] ###     M5: (309.58050, 446.90000, 315.41950, 447.30000), length: 5.83900, total: 5.83900
[11/15 15:47:03   1940s] ###       fixed object
[11/15 15:47:03   1940s] #
[11/15 15:47:03   1940s] #Net length and overlap summary:
[11/15 15:47:03   1940s] #Layer   H-Len   V-Len         Total       #Up-Via      #Overlap    Overlap-Len       Trim-Len
[11/15 15:47:03   1940s] #---------------------------------------------------------------------------------------------
[11/15 15:47:03   1940s] #   M1     160       0     160(  0%)    5675( 38%)       0(  0%)      0(  0.0%)      0(  0.0%)
[11/15 15:47:03   1940s] #   M2       0    8759    8759( 20%)    6241( 42%)       0(  0%)      0(  0.0%)      1(  0.0%)
[11/15 15:47:03   1940s] #   M3   12132       0   12132( 28%)    1943( 13%)       2(  1%)     11(  1.3%)     39(  0.3%)
[11/15 15:47:03   1940s] #   M4       0    8566    8566( 20%)     726(  5%)       1(  1%)      0(  0.1%)      3(  0.0%)
[11/15 15:47:03   1940s] #   M5   11700       0   11700( 27%)     154(  1%)     152( 98%)    893( 98.6%)    111(  1.0%)
[11/15 15:47:03   1940s] #   M6       0    1401    1401(  3%)      23(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[11/15 15:47:03   1940s] #   M7     143       0     143(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[11/15 15:47:03   1940s] #   M8       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[11/15 15:47:03   1940s] #---------------------------------------------------------------------------------------------
[11/15 15:47:03   1940s] #        24137   18727   42864         14762           155          906            154        
[11/15 15:47:03   1940s] #Line Assignment statistics:
[11/15 15:47:03   1940s] #Cpu time = 00:00:02
[11/15 15:47:03   1940s] #Elapsed time = 00:00:01
[11/15 15:47:03   1940s] #Increased memory = 6.62 (MB)
[11/15 15:47:03   1940s] #Total memory = 3410.67 (MB)
[11/15 15:47:03   1940s] #Peak memory = 3741.56 (MB)
[11/15 15:47:03   1940s] #End Line Assignment: cpu:00:00:03, real:00:00:01, mem:3.3 GB, peak:3.7 GB --2.86 [8]--
[11/15 15:47:03   1940s] #
[11/15 15:47:03   1940s] #Begin assignment summary ...
[11/15 15:47:03   1940s] #
[11/15 15:47:03   1940s] #  Total number of segments             = 4815
[11/15 15:47:03   1940s] #  Total number of overlap segments     =  102 (  2.1%)
[11/15 15:47:03   1940s] #  Total number of assigned segments    = 4713 ( 97.9%)
[11/15 15:47:03   1940s] #  Total number of shifted segments     =  474 (  9.8%)
[11/15 15:47:03   1940s] #  Average movement of shifted segments =    6.32 tracks
[11/15 15:47:03   1940s] #
[11/15 15:47:03   1940s] #  Total number of overlaps             =  155
[11/15 15:47:03   1940s] #  Total length of overlaps             =  906 um
[11/15 15:47:03   1940s] #
[11/15 15:47:03   1940s] #End assignment summary.
[11/15 15:47:03   1940s] ### Time Record (Line Assignment) is uninstalled.
[11/15 15:47:03   1940s] #Wire/Via statistics after Line Assignment ...
[11/15 15:47:03   1940s] #Total number of nets with non-default rule or having extra spacing = 571
[11/15 15:47:03   1940s] #Total wire length = 42864 um.
[11/15 15:47:03   1940s] #Total half perimeter of net bounding box = 32030 um.
[11/15 15:47:03   1940s] #Total wire length on LAYER M1 = 160 um.
[11/15 15:47:03   1940s] #Total wire length on LAYER M2 = 8759 um.
[11/15 15:47:03   1940s] #Total wire length on LAYER M3 = 12133 um.
[11/15 15:47:03   1940s] #Total wire length on LAYER M4 = 8566 um.
[11/15 15:47:03   1940s] #Total wire length on LAYER M5 = 11700 um.
[11/15 15:47:03   1940s] #Total wire length on LAYER M6 = 1402 um.
[11/15 15:47:03   1940s] #Total wire length on LAYER M7 = 144 um.
[11/15 15:47:03   1940s] #Total wire length on LAYER M8 = 0 um.
[11/15 15:47:03   1940s] #Total number of vias = 14762
[11/15 15:47:03   1940s] #Up-Via Summary (total 14762):
[11/15 15:47:03   1940s] #           
[11/15 15:47:03   1940s] #-----------------------
[11/15 15:47:03   1940s] # M1               5675
[11/15 15:47:03   1940s] # M2               6241
[11/15 15:47:03   1940s] # M3               1943
[11/15 15:47:03   1940s] # M4                726
[11/15 15:47:03   1940s] # M5                154
[11/15 15:47:03   1940s] # M6                 23
[11/15 15:47:03   1940s] #-----------------------
[11/15 15:47:03   1940s] #                 14762 
[11/15 15:47:03   1940s] #
[11/15 15:47:03   1940s] #Routing data preparation, pin analysis, Line Assignment statistics:
[11/15 15:47:03   1940s] #Cpu time = 00:00:28
[11/15 15:47:03   1940s] #Elapsed time = 00:00:05
[11/15 15:47:03   1940s] #Increased memory = 77.32 (MB)
[11/15 15:47:03   1940s] #Total memory = 3394.67 (MB)
[11/15 15:47:03   1940s] #Peak memory = 3741.56 (MB)
[11/15 15:47:03   1940s] #RTESIG:78da8d934d4f834010863dfb2b26b4074c6c9d59cab27bf0a0498d4d1a354df5da60a184
[11/15 15:47:03   1940s] #       b8b006169bfe7bb7b507302d5b4ebccb33ef7c2d83e1c774011ec331b1518d42ac085e16
[11/15 15:47:03   1940s] #       0c897032228978c770653fbd3f7ad783e1ebdb928107715de759b92a7492deaf955e7f81
[11/15 15:47:03   1940s] #       c98bbccc0e271ef8b5a9acba85a64e2ba85363acba39864760aa2605ff536b7592a040c0
[11/15 15:47:03   1940s] #       2656751fc3ac0d43f0f3d2a4595a9dc9445d9f6457c645be8624ddc48d32fff00027aeca
[11/15 15:47:03   1940s] #       4242f08cfed64a673b50da36bccd2b47c34246ce760843b2ce36bbf54acba6384d59cc39
[11/15 15:47:03   1940s] #       bc094a60340e70ff80bf513a3667c8c83d67e2680b3b50bd9571144061ff3e88db85783f
[11/15 15:47:03   1940s] #       41ffb8884b0e5e6de23289aba43fa99daca7f4b61712dceeec69369f4f178ec442883f72
[11/15 15:47:03   1940s] #       399b12130f84cb67386a3ee9c8807524f18eec8676235b819d1ced046df7b6750b6fd16d
[11/15 15:47:03   1940s] #       f8f0ea6c53bad7bebfb4ae9b26c3d06d24c30b2e99e417fc2232c23ee8ea1753086d0c
[11/15 15:47:03   1940s] #
[11/15 15:47:03   1940s] #Skip comparing routing design signature in db-snapshot flow
[11/15 15:47:03   1940s] #Using multithreading with 8 threads.
[11/15 15:47:03   1940s] ### Time Record (Detail Routing) is installed.
[11/15 15:47:03   1941s] ### max drc and si pitch = 6840 ( 3.42000 um) MT-safe pitch = 6040 ( 3.02000 um) patch pitch = 7200 ( 3.60000 um)
[11/15 15:47:04   1941s] #
[11/15 15:47:04   1941s] #Start Detail Routing..
[11/15 15:47:04   1941s] #start initial detail routing ...
[11/15 15:47:04   1941s] ### Design has 38985 dirty nets
[11/15 15:47:04   1946s] #    completing 10% with 171 violations
[11/15 15:47:04   1946s] #    elapsed time = 00:00:01, memory = 3841.11 (MB)
[11/15 15:47:05   1951s] #    completing 20% with 348 violations
[11/15 15:47:05   1951s] #    elapsed time = 00:00:01, memory = 3869.40 (MB)
[11/15 15:47:05   1953s] #    completing 30% with 401 violations
[11/15 15:47:05   1953s] #    elapsed time = 00:00:02, memory = 3869.11 (MB)
[11/15 15:47:06   1961s] #    completing 40% with 554 violations
[11/15 15:47:06   1961s] #    elapsed time = 00:00:03, memory = 3927.32 (MB)
[11/15 15:47:06   1964s] #    completing 50% with 611 violations
[11/15 15:47:06   1964s] #    elapsed time = 00:00:03, memory = 3926.53 (MB)
[11/15 15:47:07   1968s] #    completing 60% with 708 violations
[11/15 15:47:07   1968s] #    elapsed time = 00:00:03, memory = 3925.27 (MB)
[11/15 15:47:08   1974s] #    completing 70% with 854 violations
[11/15 15:47:08   1974s] #    elapsed time = 00:00:04, memory = 3923.25 (MB)
[11/15 15:47:08   1975s] #    completing 80% with 910 violations
[11/15 15:47:08   1975s] #    elapsed time = 00:00:04, memory = 3922.79 (MB)
[11/15 15:47:09   1983s] #    completing 90% with 1072 violations
[11/15 15:47:09   1983s] #    elapsed time = 00:00:05, memory = 3962.54 (MB)
[11/15 15:47:09   1985s] #    completing 100% with 1135 violations
[11/15 15:47:09   1985s] #    elapsed time = 00:00:06, memory = 3962.80 (MB)
[11/15 15:47:09   1985s] #   number of violations = 1144
[11/15 15:47:09   1985s] #
[11/15 15:47:09   1985s] #    By Layer and Type :
[11/15 15:47:09   1985s] #	         MetSpc    Short   MinStp     Loop   MinCut   AdjCut   Others   Totals
[11/15 15:47:09   1985s] #	M1           80      349        1        0      498        0        4      932
[11/15 15:47:09   1985s] #	M2            5        4       50      114        0       16       20      209
[11/15 15:47:09   1985s] #	M3            0        0        0        1        0        0        0        1
[11/15 15:47:09   1985s] #	M4            0        1        0        0        0        0        0        1
[11/15 15:47:09   1985s] #	M5            0        0        0        0        0        0        0        0
[11/15 15:47:09   1985s] #	M6            0        1        0        0        0        0        0        1
[11/15 15:47:09   1985s] #	Totals       85      355       51      115      498       16       24     1144
[11/15 15:47:09   1985s] #cpu time = 00:00:44, elapsed time = 00:00:06, memory = 3431.62 (MB), peak = 3964.55 (MB)
[11/15 15:47:09   1985s] #start 1st optimization iteration ...
[11/15 15:47:13   2017s] #   number of violations = 110
[11/15 15:47:13   2017s] #
[11/15 15:47:13   2017s] #    By Layer and Type :
[11/15 15:47:13   2017s] #	         MetSpc    Short   MinStp     Loop   MinCut WireFuse   Totals
[11/15 15:47:13   2017s] #	M1            0        3        0        0        7        0       10
[11/15 15:47:13   2017s] #	M2            2        0        2       93        0        1       98
[11/15 15:47:13   2017s] #	M3            0        0        0        2        0        0        2
[11/15 15:47:13   2017s] #	Totals        2        3        2       95        7        1      110
[11/15 15:47:13   2017s] #cpu time = 00:00:32, elapsed time = 00:00:04, memory = 3429.97 (MB), peak = 3964.55 (MB)
[11/15 15:47:13   2017s] #start 2nd optimization iteration ...
[11/15 15:47:14   2022s] #   number of violations = 46
[11/15 15:47:14   2022s] #
[11/15 15:47:14   2022s] #    By Layer and Type :
[11/15 15:47:14   2022s] #	         MetSpc     Loop   MinCut   Totals
[11/15 15:47:14   2022s] #	M1            0        0        2        2
[11/15 15:47:14   2022s] #	M2            2       42        0       44
[11/15 15:47:14   2022s] #	Totals        2       42        2       46
[11/15 15:47:14   2022s] #cpu time = 00:00:05, elapsed time = 00:00:01, memory = 3425.86 (MB), peak = 3964.55 (MB)
[11/15 15:47:14   2022s] #start 3rd optimization iteration ...
[11/15 15:47:14   2025s] #   number of violations = 26
[11/15 15:47:14   2025s] #
[11/15 15:47:14   2025s] #    By Layer and Type :
[11/15 15:47:14   2025s] #	         MetSpc    Short     Loop   MinCut   Totals
[11/15 15:47:14   2025s] #	M1            0        1        0        1        2
[11/15 15:47:14   2025s] #	M2            2        0       22        0       24
[11/15 15:47:14   2025s] #	Totals        2        1       22        1       26
[11/15 15:47:14   2025s] #cpu time = 00:00:03, elapsed time = 00:00:00, memory = 3423.94 (MB), peak = 3964.55 (MB)
[11/15 15:47:14   2025s] #start 4th optimization iteration ...
[11/15 15:47:15   2027s] #   number of violations = 16
[11/15 15:47:15   2027s] #
[11/15 15:47:15   2027s] #    By Layer and Type :
[11/15 15:47:15   2027s] #	           Loop   Totals
[11/15 15:47:15   2027s] #	M1            0        0
[11/15 15:47:15   2027s] #	M2           16       16
[11/15 15:47:15   2027s] #	Totals       16       16
[11/15 15:47:15   2027s] #cpu time = 00:00:02, elapsed time = 00:00:00, memory = 3423.18 (MB), peak = 3964.55 (MB)
[11/15 15:47:15   2027s] #start 5th optimization iteration ...
[11/15 15:47:15   2028s] #   number of violations = 15
[11/15 15:47:15   2028s] #
[11/15 15:47:15   2028s] #    By Layer and Type :
[11/15 15:47:15   2028s] #	          Short     Loop   MinCut   Totals
[11/15 15:47:15   2028s] #	M1            1        0        1        2
[11/15 15:47:15   2028s] #	M2            0       13        0       13
[11/15 15:47:15   2028s] #	Totals        1       13        1       15
[11/15 15:47:15   2028s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3422.53 (MB), peak = 3964.55 (MB)
[11/15 15:47:15   2028s] #start 6th optimization iteration ...
[11/15 15:47:15   2029s] #   number of violations = 10
[11/15 15:47:15   2029s] #
[11/15 15:47:15   2029s] #    By Layer and Type :
[11/15 15:47:15   2029s] #	           Loop   MinCut   Totals
[11/15 15:47:15   2029s] #	M1            0        0        0
[11/15 15:47:15   2029s] #	M2            9        1       10
[11/15 15:47:15   2029s] #	Totals        9        1       10
[11/15 15:47:15   2029s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3424.84 (MB), peak = 3964.55 (MB)
[11/15 15:47:15   2029s] #start 7th optimization iteration ...
[11/15 15:47:15   2030s] #   number of violations = 7
[11/15 15:47:15   2030s] #
[11/15 15:47:15   2030s] #    By Layer and Type :
[11/15 15:47:15   2030s] #	           Loop   Totals
[11/15 15:47:15   2030s] #	M1            0        0
[11/15 15:47:15   2030s] #	M2            7        7
[11/15 15:47:15   2030s] #	Totals        7        7
[11/15 15:47:15   2030s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3424.14 (MB), peak = 3964.55 (MB)
[11/15 15:47:15   2030s] #start 8th optimization iteration ...
[11/15 15:47:15   2030s] #   number of violations = 7
[11/15 15:47:15   2030s] #
[11/15 15:47:15   2030s] #    By Layer and Type :
[11/15 15:47:15   2030s] #	           Loop   Totals
[11/15 15:47:15   2030s] #	M1            0        0
[11/15 15:47:15   2030s] #	M2            7        7
[11/15 15:47:15   2030s] #	Totals        7        7
[11/15 15:47:15   2030s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3422.76 (MB), peak = 3964.55 (MB)
[11/15 15:47:15   2030s] #start 9th optimization iteration ...
[11/15 15:47:16   2031s] #   number of violations = 7
[11/15 15:47:16   2031s] #
[11/15 15:47:16   2031s] #    By Layer and Type :
[11/15 15:47:16   2031s] #	           Loop   Totals
[11/15 15:47:16   2031s] #	M1            0        0
[11/15 15:47:16   2031s] #	M2            7        7
[11/15 15:47:16   2031s] #	Totals        7        7
[11/15 15:47:16   2031s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3423.77 (MB), peak = 3964.55 (MB)
[11/15 15:47:16   2031s] #start 10th optimization iteration ...
[11/15 15:47:16   2031s] #   number of violations = 6
[11/15 15:47:16   2031s] #
[11/15 15:47:16   2031s] #    By Layer and Type :
[11/15 15:47:16   2031s] #	           Loop   Totals
[11/15 15:47:16   2031s] #	M1            0        0
[11/15 15:47:16   2031s] #	M2            6        6
[11/15 15:47:16   2031s] #	Totals        6        6
[11/15 15:47:16   2031s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3422.10 (MB), peak = 3964.55 (MB)
[11/15 15:47:16   2031s] #start 11th optimization iteration ...
[11/15 15:47:16   2032s] #   number of violations = 3
[11/15 15:47:16   2032s] #
[11/15 15:47:16   2032s] #    By Layer and Type :
[11/15 15:47:16   2032s] #	           Loop   Totals
[11/15 15:47:16   2032s] #	M1            0        0
[11/15 15:47:16   2032s] #	M2            3        3
[11/15 15:47:16   2032s] #	Totals        3        3
[11/15 15:47:16   2032s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3424.30 (MB), peak = 3964.55 (MB)
[11/15 15:47:16   2032s] #start 12th optimization iteration ...
[11/15 15:47:16   2032s] #   number of violations = 2
[11/15 15:47:16   2032s] #
[11/15 15:47:16   2032s] #    By Layer and Type :
[11/15 15:47:16   2032s] #	           Loop   Totals
[11/15 15:47:16   2032s] #	M1            0        0
[11/15 15:47:16   2032s] #	M2            2        2
[11/15 15:47:16   2032s] #	Totals        2        2
[11/15 15:47:16   2032s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3422.90 (MB), peak = 3964.55 (MB)
[11/15 15:47:16   2032s] #start 13th optimization iteration ...
[11/15 15:47:16   2033s] #   number of violations = 2
[11/15 15:47:16   2033s] #
[11/15 15:47:16   2033s] #    By Layer and Type :
[11/15 15:47:16   2033s] #	           Loop   Totals
[11/15 15:47:16   2033s] #	M1            0        0
[11/15 15:47:16   2033s] #	M2            2        2
[11/15 15:47:16   2033s] #	Totals        2        2
[11/15 15:47:16   2033s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3421.27 (MB), peak = 3964.55 (MB)
[11/15 15:47:16   2033s] #start 14th optimization iteration ...
[11/15 15:47:16   2033s] #   number of violations = 2
[11/15 15:47:16   2033s] #
[11/15 15:47:16   2033s] #    By Layer and Type :
[11/15 15:47:16   2033s] #	           Loop   Totals
[11/15 15:47:16   2033s] #	M1            0        0
[11/15 15:47:16   2033s] #	M2            2        2
[11/15 15:47:16   2033s] #	Totals        2        2
[11/15 15:47:16   2033s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3420.84 (MB), peak = 3964.55 (MB)
[11/15 15:47:16   2033s] #start 15th optimization iteration ...
[11/15 15:47:16   2033s] #   number of violations = 2
[11/15 15:47:16   2033s] #
[11/15 15:47:16   2033s] #    By Layer and Type :
[11/15 15:47:16   2033s] #	           Loop   Totals
[11/15 15:47:16   2033s] #	M1            0        0
[11/15 15:47:16   2033s] #	M2            2        2
[11/15 15:47:16   2033s] #	Totals        2        2
[11/15 15:47:16   2033s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3420.35 (MB), peak = 3964.55 (MB)
[11/15 15:47:16   2033s] #start 16th optimization iteration ...
[11/15 15:47:17   2034s] #   number of violations = 0
[11/15 15:47:17   2034s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3420.25 (MB), peak = 3964.55 (MB)
[11/15 15:47:17   2034s] #Complete Detail Routing.
[11/15 15:47:17   2034s] #Total number of nets with non-default rule or having extra spacing = 571
[11/15 15:47:17   2034s] #Total wire length = 44645 um.
[11/15 15:47:17   2034s] #Total half perimeter of net bounding box = 32030 um.
[11/15 15:47:17   2034s] #Total wire length on LAYER M1 = 99 um.
[11/15 15:47:17   2034s] #Total wire length on LAYER M2 = 8088 um.
[11/15 15:47:17   2034s] #Total wire length on LAYER M3 = 13788 um.
[11/15 15:47:17   2034s] #Total wire length on LAYER M4 = 9485 um.
[11/15 15:47:17   2034s] #Total wire length on LAYER M5 = 11659 um.
[11/15 15:47:17   2034s] #Total wire length on LAYER M6 = 1383 um.
[11/15 15:47:17   2034s] #Total wire length on LAYER M7 = 143 um.
[11/15 15:47:17   2034s] #Total wire length on LAYER M8 = 0 um.
[11/15 15:47:17   2034s] #Total number of vias = 15459
[11/15 15:47:17   2034s] #Total number of multi-cut vias = 12114 ( 78.4%)
[11/15 15:47:17   2034s] #Total number of single cut vias = 3345 ( 21.6%)
[11/15 15:47:17   2034s] #Up-Via Summary (total 15459):
[11/15 15:47:17   2034s] #                   single-cut          multi-cut      Total
[11/15 15:47:17   2034s] #-----------------------------------------------------------
[11/15 15:47:17   2034s] # M1              3339 ( 59.0%)      2323 ( 41.0%)       5662
[11/15 15:47:17   2034s] # M2                 6 (  0.1%)      6468 ( 99.9%)       6474
[11/15 15:47:17   2034s] # M3                 0 (  0.0%)      2428 (100.0%)       2428
[11/15 15:47:17   2034s] # M4                 0 (  0.0%)       737 (100.0%)        737
[11/15 15:47:17   2034s] # M5                 0 (  0.0%)       137 (100.0%)        137
[11/15 15:47:17   2034s] # M6                 0 (  0.0%)        21 (100.0%)         21
[11/15 15:47:17   2034s] #-----------------------------------------------------------
[11/15 15:47:17   2034s] #                 3345 ( 21.6%)     12114 ( 78.4%)      15459 
[11/15 15:47:17   2034s] #
[11/15 15:47:17   2034s] #Total number of DRC violations = 0
[11/15 15:47:17   2034s] ### Time Record (Detail Routing) is uninstalled.
[11/15 15:47:17   2034s] #Cpu time = 00:01:33
[11/15 15:47:17   2034s] #Elapsed time = 00:00:14
[11/15 15:47:17   2034s] #Increased memory = -1.35 (MB)
[11/15 15:47:17   2034s] #Total memory = 3393.32 (MB)
[11/15 15:47:17   2034s] #Peak memory = 3964.55 (MB)
[11/15 15:47:17   2034s] ### Time Record (Shielding) is installed.
[11/15 15:47:17   2034s] #Analyzing shielding information. 
[11/15 15:47:17   2034s] #  Total shield net = 206 (one-side = 0, hf = 0 ), 206 nets need to be shielded.
[11/15 15:47:17   2034s] #  Bottom shield layer is layer 1.
[11/15 15:47:17   2034s] #  Bottom routing layer for shield is layer 1.
[11/15 15:47:17   2034s] #  Start shielding step 1
[11/15 15:47:17   2034s] #  Finished shielding step 1: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3393.32 (MB), peak = 3964.55 (MB)
[11/15 15:47:17   2034s] #  Start shielding step 2 
[11/15 15:47:17   2034s] #    Inner loop #1
[11/15 15:47:17   2035s] #    Inner loop #2
[11/15 15:47:17   2036s] #    Inner loop #3
[11/15 15:47:17   2037s] #  Finished shielding step 2:   cpu time = 00:00:04, elapsed time = 00:00:01, memory = 3392.02 (MB), peak = 3964.55 (MB)
[11/15 15:47:18   2038s] #  Start shielding step 3
[11/15 15:47:18   2038s] #    Start loop 1
[11/15 15:47:21   2043s] #    Finished loop 1 cpu time = 00:00:05, elapsed time = 00:00:03, memory = 3434.55 (MB), peak = 3964.55 (MB)
[11/15 15:47:21   2043s] #  Finished shielding step 3: cpu time = 00:00:05, elapsed time = 00:00:03, memory = 3434.55 (MB), peak = 3964.55 (MB)
[11/15 15:47:21   2043s] #  Start shielding step 4
[11/15 15:47:21   2043s] #    Inner loop #1
[11/15 15:47:21   2044s] #  Finished shielding step 4:   cpu time = 00:00:02, elapsed time = 00:00:00, memory = 3430.23 (MB), peak = 3964.55 (MB)
[11/15 15:47:21   2044s] #    cpu time = 00:00:07, elapsed time = 00:00:04, memory = 3428.34 (MB), peak = 3964.55 (MB)
[11/15 15:47:21   2044s] #-------------------------------------------------------------------------------
[11/15 15:47:21   2044s] #
[11/15 15:47:21   2044s] #	Shielding Summary
[11/15 15:47:21   2044s] #-------------------------------------------------------------------------------
[11/15 15:47:21   2044s] #Primary shielding net(s): VSS 
[11/15 15:47:21   2044s] #Opportunistic shielding net(s): VDD
[11/15 15:47:21   2044s] #
[11/15 15:47:21   2044s] #Number of nets with shield attribute: 206
[11/15 15:47:21   2044s] #Number of nets reported: 206
[11/15 15:47:21   2044s] #Number of nets without shielding: 7
[11/15 15:47:21   2044s] #Average ratio                   : 0.908
[11/15 15:47:21   2044s] #
[11/15 15:47:21   2044s] #Name   Average Length     Shield    Ratio
[11/15 15:47:21   2044s] #   M1:           0.3        0.1     0.142
[11/15 15:47:21   2044s] #   M2:           0.6        0.7     0.617
[11/15 15:47:21   2044s] #   M3:           6.4       10.4     0.817
[11/15 15:47:21   2044s] #   M4:          18.8       35.1     0.932
[11/15 15:47:21   2044s] #   M5:          48.6       90.0     0.926
[11/15 15:47:21   2044s] #   M6:           4.3        6.9     0.807
[11/15 15:47:21   2044s] #   M7:           0.7        1.4     0.999
[11/15 15:47:21   2044s] #-------------------------------------------------------------------------------
[11/15 15:47:21   2044s] #Bottom shield layer (M1) and above: 
[11/15 15:47:21   2044s] #Average (BotShieldLayer) ratio  : 0.908
[11/15 15:47:21   2044s] #
[11/15 15:47:21   2044s] #Name    Actual Length     Shield    Ratio
[11/15 15:47:21   2044s] #   M1:          55.2       15.7     0.142
[11/15 15:47:21   2044s] #   M2:         116.5      143.7     0.617
[11/15 15:47:21   2044s] #   M3:        1316.5     2150.2     0.817
[11/15 15:47:21   2044s] #   M4:        3875.2     7223.3     0.932
[11/15 15:47:21   2044s] #   M5:       10020.0    18547.3     0.926
[11/15 15:47:21   2044s] #   M6:         885.2     1429.1     0.807
[11/15 15:47:21   2044s] #   M7:         143.0      285.7     0.999
[11/15 15:47:21   2044s] #-------------------------------------------------------------------------------
[11/15 15:47:21   2044s] #Preferred routing layer range: M3 - M7
[11/15 15:47:21   2044s] #Average (PrefLayerOnly) ratio   : 0.912
[11/15 15:47:21   2044s] #
[11/15 15:47:21   2044s] #Name    Actual Length     Shield    Ratio
[11/15 15:47:21   2044s] #   M3:        1316.5     2150.2     0.817
[11/15 15:47:21   2044s] #   M4:        3875.2     7223.3     0.932
[11/15 15:47:21   2044s] #   M5:       10014.8    18538.5     0.926
[11/15 15:47:21   2044s] #   M6:         885.2     1429.1     0.807
[11/15 15:47:21   2044s] #   M7:         143.0      285.7     0.999
[11/15 15:47:21   2044s] #-------------------------------------------------------------------------------
[11/15 15:47:21   2044s] #Done Shielding:    cpu time = 00:00:11, elapsed time = 00:00:05, memory = 3400.11 (MB), peak = 3964.55 (MB)
[11/15 15:47:21   2044s] #Total number of nets with non-default rule or having extra spacing = 571
[11/15 15:47:21   2044s] #Total wire length = 44645 um.
[11/15 15:47:21   2044s] #Total half perimeter of net bounding box = 32030 um.
[11/15 15:47:21   2044s] #Total wire length on LAYER M1 = 99 um.
[11/15 15:47:21   2044s] #Total wire length on LAYER M2 = 8088 um.
[11/15 15:47:21   2044s] #Total wire length on LAYER M3 = 13788 um.
[11/15 15:47:21   2044s] #Total wire length on LAYER M4 = 9485 um.
[11/15 15:47:21   2044s] #Total wire length on LAYER M5 = 11659 um.
[11/15 15:47:21   2044s] #Total wire length on LAYER M6 = 1383 um.
[11/15 15:47:21   2044s] #Total wire length on LAYER M7 = 143 um.
[11/15 15:47:21   2044s] #Total wire length on LAYER M8 = 0 um.
[11/15 15:47:21   2044s] #Total number of vias = 15459
[11/15 15:47:21   2044s] #Total number of multi-cut vias = 12114 ( 78.4%)
[11/15 15:47:21   2044s] #Total number of single cut vias = 3345 ( 21.6%)
[11/15 15:47:21   2044s] #Up-Via Summary (total 15459):
[11/15 15:47:21   2044s] #                   single-cut          multi-cut      Total
[11/15 15:47:21   2044s] #-----------------------------------------------------------
[11/15 15:47:21   2044s] # M1              3339 ( 59.0%)      2323 ( 41.0%)       5662
[11/15 15:47:21   2044s] # M2                 6 (  0.1%)      6468 ( 99.9%)       6474
[11/15 15:47:21   2044s] # M3                 0 (  0.0%)      2428 (100.0%)       2428
[11/15 15:47:21   2044s] # M4                 0 (  0.0%)       737 (100.0%)        737
[11/15 15:47:21   2044s] # M5                 0 (  0.0%)       137 (100.0%)        137
[11/15 15:47:21   2044s] # M6                 0 (  0.0%)        21 (100.0%)         21
[11/15 15:47:21   2044s] #-----------------------------------------------------------
[11/15 15:47:21   2044s] #                 3345 ( 21.6%)     12114 ( 78.4%)      15459 
[11/15 15:47:21   2044s] #
[11/15 15:47:21   2044s] #
[11/15 15:47:21   2044s] #Vias used for rule 'DEFAULT'
[11/15 15:47:21   2044s] # VIA1_X                     3076	(single)
[11/15 15:47:21   2044s] # VIA1_2CUT_S                 837
[11/15 15:47:21   2044s] # VIA1_2CUT_N                 817
[11/15 15:47:21   2044s] # VIA1_V                      241	(single)
[11/15 15:47:21   2044s] # VIA1_2CUT_E                  78
[11/15 15:47:21   2044s] # VIA1_2CUT_W                  70
[11/15 15:47:21   2044s] # VIA1_H                       18	(single)
[11/15 15:47:21   2044s] # VIA1_XR                       4	(single)
[11/15 15:47:21   2044s] # VIA2_2CUT_N                2371
[11/15 15:47:21   2044s] # VIA2_2CUT_E                 164
[11/15 15:47:21   2044s] # VIA2_2CUT_S                 146
[11/15 15:47:21   2044s] # VIA2_2CUT_W                  28
[11/15 15:47:21   2044s] # VIA2_X                        5	(single)
[11/15 15:47:21   2044s] # VIA2_H                        1	(single)
[11/15 15:47:21   2044s] # VIA3_2CUT_N                   4
[11/15 15:47:21   2044s] # VIA3_2CUT_E                   3
[11/15 15:47:21   2044s] #
[11/15 15:47:21   2044s] #Vias used for rule 'CTS_2W2S'
[11/15 15:47:21   2044s] # CTS_2W2S_via1Array_2x1_HV_C        219
[11/15 15:47:21   2044s] # CTS_2W2S_via1Array_1x2_HH_C         28
[11/15 15:47:21   2044s] # CTS_2W2S_via2Array_1x2_HH_C        425
[11/15 15:47:21   2044s] # CTS_2W2S_via2Array_2x1_VV_C          4
[11/15 15:47:21   2044s] # CTS_2W2S_via3Array_2x1_VV_C        720
[11/15 15:47:21   2044s] # CTS_2W2S_via3Array_1x2_HH_C          3
[11/15 15:47:21   2044s] # CTS_2W2S_via4Array_1x2_HH_C        498
[11/15 15:47:21   2044s] # CTS_2W2S_via4Array_2x1_VV_C          1
[11/15 15:47:21   2044s] # CTS_2W2S_via5Array_2x1_VV_C         83
[11/15 15:47:21   2044s] # CTS_2W2S_via6Array_2x1_VH_C         21
[11/15 15:47:21   2044s] #
[11/15 15:47:21   2044s] #Vias used for rule 'CTS_2W1S'
[11/15 15:47:21   2044s] # CTS_2W1S_via1Array_2x1_HV_C        159
[11/15 15:47:21   2044s] # CTS_2W1S_via1Array_1x2_HH_C        115
[11/15 15:47:21   2044s] # CTS_2W1S_via2Array_1x2_HH_C       3249
[11/15 15:47:21   2044s] # CTS_2W1S_via2Array_2x1_VV_C         81
[11/15 15:47:21   2044s] # CTS_2W1S_via3Array_2x1_VV_C       1672
[11/15 15:47:21   2044s] # CTS_2W1S_via3Array_1x2_HH_C         26
[11/15 15:47:21   2044s] # CTS_2W1S_via4Array_1x2_HH_C        238
[11/15 15:47:21   2044s] # CTS_2W1S_via5Array_2x1_VV_C         54
[11/15 15:47:21   2044s] #
[11/15 15:47:21   2044s] #Please check the report file : MCU_init_wire.rpt
[11/15 15:47:21   2045s] ### Time Record (Shielding) is uninstalled.
[11/15 15:47:21   2045s] #Skip updating routing design signature in db-snapshot flow
[11/15 15:47:21   2045s] #detailRoute Statistics:
[11/15 15:47:21   2045s] #Cpu time = 00:01:44
[11/15 15:47:21   2045s] #Elapsed time = 00:00:18
[11/15 15:47:21   2045s] #Increased memory = 4.64 (MB)
[11/15 15:47:21   2045s] #Total memory = 3399.32 (MB)
[11/15 15:47:21   2045s] #Peak memory = 3964.55 (MB)
[11/15 15:47:21   2045s] ### Time Record (DB Export) is installed.
[11/15 15:47:21   2045s] ### export design design signature (61): route=591271883 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1411223568 net_attr=1331036900 dirty_area=0 del_dirty_area=0 cell=246263158 placement=1253982019 pin_access=2096076857 halo=2019803932
[11/15 15:47:22   2045s] ### Time Record (DB Export) is uninstalled.
[11/15 15:47:22   2045s] ### Time Record (Post Callback) is installed.
[11/15 15:47:22   2045s] ### Time Record (Post Callback) is uninstalled.
[11/15 15:47:22   2045s] #
[11/15 15:47:22   2045s] #globalDetailRoute statistics:
[11/15 15:47:22   2045s] #Cpu time = 00:02:14
[11/15 15:47:22   2045s] #Elapsed time = 00:00:24
[11/15 15:47:22   2045s] #Increased memory = 95.30 (MB)
[11/15 15:47:22   2045s] #Total memory = 3384.34 (MB)
[11/15 15:47:22   2045s] #Peak memory = 3964.55 (MB)
[11/15 15:47:22   2045s] #Number of warnings = 22
[11/15 15:47:22   2045s] #Total number of warnings = 24
[11/15 15:47:22   2045s] #Number of fails = 0
[11/15 15:47:22   2045s] #Total number of fails = 0
[11/15 15:47:22   2045s] #Complete globalDetailRoute on Sat Nov 15 15:47:22 2025
[11/15 15:47:22   2045s] #
[11/15 15:47:22   2045s] ### import design signature (62): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=2096076857 halo=0
[11/15 15:47:22   2045s] ### Time Record (globalDetailRoute) is uninstalled.
[11/15 15:47:22   2045s] ### 
[11/15 15:47:22   2045s] ###   Scalability Statistics
[11/15 15:47:22   2045s] ### 
[11/15 15:47:22   2045s] ### --------------------------------+----------------+----------------+----------------+
[11/15 15:47:22   2045s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[11/15 15:47:22   2045s] ### --------------------------------+----------------+----------------+----------------+
[11/15 15:47:22   2045s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[11/15 15:47:22   2045s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[11/15 15:47:22   2045s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[11/15 15:47:22   2045s] ###   DB Import                     |        00:00:01|        00:00:01|             1.0|
[11/15 15:47:22   2045s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[11/15 15:47:22   2045s] ###   Cell Pin Access               |        00:00:24|        00:00:03|             7.5|
[11/15 15:47:22   2045s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[11/15 15:47:22   2045s] ###   Detail Routing                |        00:01:33|        00:00:13|             6.9|
[11/15 15:47:22   2045s] ###   Shielding                     |        00:00:11|        00:00:05|             2.3|
[11/15 15:47:22   2045s] ###   Line Assignment               |        00:00:03|        00:00:01|             1.0|
[11/15 15:47:22   2045s] ###   Entire Command                |        00:02:14|        00:00:24|             5.5|
[11/15 15:47:22   2045s] ### --------------------------------+----------------+----------------+----------------+
[11/15 15:47:22   2045s] ### 
[11/15 15:47:22   2045s] % End globalDetailRoute (date=11/15 15:47:22, total cpu=0:02:14, real=0:00:25.0, peak res=3964.6M, current mem=3364.7M)
[11/15 15:47:22   2045s]         NanoRoute done. (took cpu=0:02:14 real=0:00:24.5)
[11/15 15:47:22   2045s]       Clock detailed routing done.
[11/15 15:47:22   2045s] Skipping check of guided vs. routed net lengths.
[11/15 15:47:22   2045s] Set FIXED routing status on 569 net(s)
[11/15 15:47:22   2045s] Set FIXED placed status on 567 instance(s)
[11/15 15:47:22   2045s]       Route Remaining Unrouted Nets...
[11/15 15:47:22   2045s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[11/15 15:47:22   2045s] **Info: Trial Route has Max Route Layer 15/8.
[11/15 15:47:22   2045s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:4720.0M
[11/15 15:47:22   2045s] All LLGs are deleted
[11/15 15:47:22   2045s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:4720.0M
[11/15 15:47:22   2045s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.009, REAL:0.009, MEM:4720.0M
[11/15 15:47:22   2045s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.010, MEM:4720.0M
[11/15 15:47:22   2045s] **Info: Trial Route has Max Route Layer 15/8.
[11/15 15:47:22   2045s] ### Creating LA Mngr. totSessionCpu=0:34:06 mem=4720.0M
[11/15 15:47:22   2045s] ### Creating LA Mngr, finished. totSessionCpu=0:34:06 mem=4720.0M
[11/15 15:47:22   2045s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 4720.01 MB )
[11/15 15:47:22   2045s] (I)       Started Import and model ( Curr Mem: 4720.01 MB )
[11/15 15:47:22   2045s] (I)       Started Create place DB ( Curr Mem: 4720.01 MB )
[11/15 15:47:22   2045s] (I)       Started Import place data ( Curr Mem: 4720.01 MB )
[11/15 15:47:22   2045s] (I)       Started Read instances and placement ( Curr Mem: 4720.01 MB )
[11/15 15:47:22   2045s] (I)       Finished Read instances and placement ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 4734.89 MB )
[11/15 15:47:22   2045s] (I)       Started Read nets ( Curr Mem: 4734.89 MB )
[11/15 15:47:22   2045s] (I)       Finished Read nets ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 4738.89 MB )
[11/15 15:47:22   2045s] (I)       Finished Import place data ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 4738.89 MB )
[11/15 15:47:22   2045s] (I)       Finished Create place DB ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 4738.89 MB )
[11/15 15:47:22   2045s] (I)       Started Create route DB ( Curr Mem: 4738.89 MB )
[11/15 15:47:22   2045s] (I)       == Non-default Options ==
[11/15 15:47:22   2045s] (I)       Maximum routing layer                              : 8
[11/15 15:47:22   2045s] (I)       Number of threads                                  : 8
[11/15 15:47:22   2045s] (I)       Method to set GCell size                           : row
[11/15 15:47:22   2045s] (I)       Counted 38709 PG shapes. We will not process PG shapes layer by layer.
[11/15 15:47:22   2045s] (I)       Started Import route data (8T) ( Curr Mem: 4738.89 MB )
[11/15 15:47:22   2045s] (I)       Use row-based GCell size
[11/15 15:47:22   2045s] (I)       Use row-based GCell align
[11/15 15:47:22   2045s] (I)       GCell unit size   : 4000
[11/15 15:47:22   2045s] (I)       GCell multiplier  : 1
[11/15 15:47:22   2045s] (I)       GCell row height  : 4000
[11/15 15:47:22   2045s] (I)       Actual row height : 4000
[11/15 15:47:22   2045s] (I)       GCell align ref   : 2000 4000
[11/15 15:47:22   2045s] [NR-eGR] Track table information for default rule: 
[11/15 15:47:22   2045s] [NR-eGR] M1 has no routable track
[11/15 15:47:22   2045s] [NR-eGR] M2 has single uniform track structure
[11/15 15:47:22   2045s] [NR-eGR] M3 has single uniform track structure
[11/15 15:47:22   2045s] [NR-eGR] M4 has single uniform track structure
[11/15 15:47:22   2045s] [NR-eGR] M5 has single uniform track structure
[11/15 15:47:22   2045s] [NR-eGR] M6 has single uniform track structure
[11/15 15:47:22   2045s] [NR-eGR] M7 has single uniform track structure
[11/15 15:47:22   2045s] [NR-eGR] M8 has single uniform track structure
[11/15 15:47:22   2045s] (I)       ===========================================================================
[11/15 15:47:22   2045s] (I)       == Report All Rule Vias ==
[11/15 15:47:22   2045s] (I)       ===========================================================================
[11/15 15:47:22   2045s] (I)        Via Rule : (Default)
[11/15 15:47:22   2045s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/15 15:47:22   2045s] (I)       ---------------------------------------------------------------------------
[11/15 15:47:22   2045s] (I)        1    3 : VIA1_X                     31 : VIA1_2CUT_N              
[11/15 15:47:22   2045s] (I)        2    7 : VIA2_X                     33 : VIA2_2CUT_E              
[11/15 15:47:22   2045s] (I)        3   11 : VIA3_X                     37 : VIA3_2CUT_E              
[11/15 15:47:22   2045s] (I)        4   15 : VIA4_X                     41 : VIA4_2CUT_E              
[11/15 15:47:22   2045s] (I)        5   19 : VIA5_X                     47 : VIA5_2CUT_N              
[11/15 15:47:22   2045s] (I)        6   23 : VIA6_X                     49 : VIA6_2CUT_E              
[11/15 15:47:22   2045s] (I)        7   27 : VIA7_X                     53 : VIA7_2CUT_E              
[11/15 15:47:22   2045s] (I)       ===========================================================================
[11/15 15:47:22   2045s] (I)        Via Rule : CTS_2W2S
[11/15 15:47:22   2045s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/15 15:47:22   2045s] (I)       ---------------------------------------------------------------------------
[11/15 15:47:22   2045s] (I)        1  154 : CTS_2W2S_via1Array_2x1_HV_C 154 : CTS_2W2S_via1Array_2x1_HV_C
[11/15 15:47:22   2045s] (I)        2  157 : CTS_2W2S_via2Array_1x2_HH_C 157 : CTS_2W2S_via2Array_1x2_HH_C
[11/15 15:47:22   2045s] (I)        3  158 : CTS_2W2S_via3Array_2x1_VV_C 158 : CTS_2W2S_via3Array_2x1_VV_C
[11/15 15:47:22   2045s] (I)        4  161 : CTS_2W2S_via4Array_1x2_HH_C 161 : CTS_2W2S_via4Array_1x2_HH_C
[11/15 15:47:22   2045s] (I)        5  162 : CTS_2W2S_via5Array_2x1_VV_C 162 : CTS_2W2S_via5Array_2x1_VV_C
[11/15 15:47:22   2045s] (I)        6  164 : CTS_2W2S_via6Array_2x1_VH_C 164 : CTS_2W2S_via6Array_2x1_VH_C
[11/15 15:47:22   2045s] (I)        7   27 : VIA7_X                    170 : CTS_2W2S_via7Array_2x1_HV_E
[11/15 15:47:22   2045s] (I)       ===========================================================================
[11/15 15:47:22   2045s] (I)        Via Rule : CTS_2W1S
[11/15 15:47:22   2045s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/15 15:47:22   2045s] (I)       ---------------------------------------------------------------------------
[11/15 15:47:22   2045s] (I)        1  176 : CTS_2W1S_via1Array_2x1_HV_C 176 : CTS_2W1S_via1Array_2x1_HV_C
[11/15 15:47:22   2045s] (I)        2  179 : CTS_2W1S_via2Array_1x2_HH_C 179 : CTS_2W1S_via2Array_1x2_HH_C
[11/15 15:47:22   2045s] (I)        3  180 : CTS_2W1S_via3Array_2x1_VV_C 180 : CTS_2W1S_via3Array_2x1_VV_C
[11/15 15:47:22   2045s] (I)        4  183 : CTS_2W1S_via4Array_1x2_HH_C 183 : CTS_2W1S_via4Array_1x2_HH_C
[11/15 15:47:22   2045s] (I)        5  184 : CTS_2W1S_via5Array_2x1_VV_C 184 : CTS_2W1S_via5Array_2x1_VV_C
[11/15 15:47:22   2045s] (I)        6  186 : CTS_2W1S_via6Array_2x1_VH_C 186 : CTS_2W1S_via6Array_2x1_VH_C
[11/15 15:47:22   2045s] (I)        7   27 : VIA7_X                    192 : CTS_2W1S_via7Array_2x1_HV_E
[11/15 15:47:22   2045s] (I)       ===========================================================================
[11/15 15:47:22   2045s] (I)       Started Read blockages ( Layer 2-8 ) ( Curr Mem: 4738.89 MB )
[11/15 15:47:22   2045s] (I)       Started Read routing blockages ( Curr Mem: 4738.89 MB )
[11/15 15:47:22   2045s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4738.89 MB )
[11/15 15:47:22   2045s] (I)       Started Read instance blockages ( Curr Mem: 4738.89 MB )
[11/15 15:47:22   2045s] (I)       Finished Read instance blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4738.89 MB )
[11/15 15:47:22   2045s] (I)       Started Read PG blockages ( Curr Mem: 4738.89 MB )
[11/15 15:47:22   2045s] [NR-eGR] Read 63527 PG shapes
[11/15 15:47:22   2045s] (I)       Finished Read PG blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4738.89 MB )
[11/15 15:47:22   2045s] (I)       Started Read boundary cut boxes ( Curr Mem: 4738.89 MB )
[11/15 15:47:22   2045s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4738.89 MB )
[11/15 15:47:22   2045s] [NR-eGR] #Routing Blockages  : 20
[11/15 15:47:22   2045s] [NR-eGR] #Instance Blockages : 3210
[11/15 15:47:22   2045s] [NR-eGR] #PG Blockages       : 63527
[11/15 15:47:22   2045s] [NR-eGR] #Halo Blockages     : 0
[11/15 15:47:22   2045s] [NR-eGR] #Boundary Blockages : 21
[11/15 15:47:22   2045s] (I)       Finished Read blockages ( Layer 2-8 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4738.89 MB )
[11/15 15:47:22   2045s] (I)       Started Read blackboxes ( Curr Mem: 4738.89 MB )
[11/15 15:47:22   2045s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/15 15:47:22   2045s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4738.89 MB )
[11/15 15:47:22   2045s] (I)       Started Read prerouted ( Curr Mem: 4738.89 MB )
[11/15 15:47:22   2045s] [NR-eGR] Num Prerouted Nets = 569  Num Prerouted Wires = 19781
[11/15 15:47:22   2045s] (I)       Finished Read prerouted ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4738.89 MB )
[11/15 15:47:22   2045s] (I)       Started Read unlegalized nets ( Curr Mem: 4738.89 MB )
[11/15 15:47:22   2045s] (I)       Finished Read unlegalized nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4738.89 MB )
[11/15 15:47:22   2045s] (I)       Started Read nets ( Curr Mem: 4738.89 MB )
[11/15 15:47:22   2045s] [NR-eGR] Read numTotalNets=31708  numIgnoredNets=569
[11/15 15:47:22   2045s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4745.78 MB )
[11/15 15:47:22   2045s] (I)       Started Set up via pillars ( Curr Mem: 4745.78 MB )
[11/15 15:47:22   2045s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4745.78 MB )
[11/15 15:47:22   2045s] (I)       early_global_route_priority property id does not exist.
[11/15 15:47:22   2045s] (I)       Started Initialize 3D grid graph ( Curr Mem: 4745.78 MB )
[11/15 15:47:22   2045s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4745.78 MB )
[11/15 15:47:22   2045s] (I)       Model blockages into capacity
[11/15 15:47:22   2045s] (I)       Read Num Blocks=66778  Num Prerouted Wires=19781  Num CS=0
[11/15 15:47:22   2045s] (I)       Started Initialize 3D capacity ( Curr Mem: 4745.78 MB )
[11/15 15:47:22   2045s] (I)       Layer 1 (V) : #blockages 12244 : #preroutes 10778
[11/15 15:47:22   2045s] (I)       Layer 2 (H) : #blockages 11902 : #preroutes 6557
[11/15 15:47:22   2045s] (I)       Layer 3 (V) : #blockages 13412 : #preroutes 1806
[11/15 15:47:22   2045s] (I)       Layer 4 (H) : #blockages 12033 : #preroutes 545
[11/15 15:47:22   2045s] (I)       Layer 5 (V) : #blockages 10322 : #preroutes 84
[11/15 15:47:22   2045s] (I)       Layer 6 (H) : #blockages 5968 : #preroutes 11
[11/15 15:47:22   2045s] (I)       Layer 7 (V) : #blockages 897 : #preroutes 0
[11/15 15:47:22   2045s] (I)       Finished Initialize 3D capacity ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 4745.78 MB )
[11/15 15:47:22   2045s] (I)       -- layer congestion ratio --
[11/15 15:47:22   2045s] (I)       Layer 1 : 0.100000
[11/15 15:47:22   2045s] (I)       Layer 2 : 0.700000
[11/15 15:47:22   2045s] (I)       Layer 3 : 0.700000
[11/15 15:47:22   2045s] (I)       Layer 4 : 0.700000
[11/15 15:47:22   2045s] (I)       Layer 5 : 0.700000
[11/15 15:47:22   2045s] (I)       Layer 6 : 0.700000
[11/15 15:47:22   2045s] (I)       Layer 7 : 0.700000
[11/15 15:47:22   2045s] (I)       Layer 8 : 0.700000
[11/15 15:47:22   2045s] (I)       ----------------------------
[11/15 15:47:22   2045s] (I)       Number of ignored nets                =    569
[11/15 15:47:22   2045s] (I)       Number of connected nets              =      0
[11/15 15:47:22   2045s] (I)       Number of fixed nets                  =    569.  Ignored: Yes
[11/15 15:47:22   2045s] (I)       Number of clock nets                  =    569.  Ignored: No
[11/15 15:47:22   2045s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[11/15 15:47:22   2045s] (I)       Number of special nets                =      0.  Ignored: Yes
[11/15 15:47:22   2045s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[11/15 15:47:22   2045s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[11/15 15:47:22   2045s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[11/15 15:47:22   2045s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[11/15 15:47:22   2045s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/15 15:47:22   2045s] (I)       Finished Import route data (8T) ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 4745.78 MB )
[11/15 15:47:22   2045s] (I)       Finished Create route DB ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 4745.78 MB )
[11/15 15:47:22   2045s] (I)       Started Read aux data ( Curr Mem: 4745.78 MB )
[11/15 15:47:22   2045s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4745.78 MB )
[11/15 15:47:22   2045s] (I)       Started Others data preparation ( Curr Mem: 4745.78 MB )
[11/15 15:47:22   2045s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4745.78 MB )
[11/15 15:47:22   2045s] (I)       Started Create route kernel ( Curr Mem: 4745.78 MB )
[11/15 15:47:22   2045s] (I)       Ndr track 0 does not exist
[11/15 15:47:22   2045s] (I)       Ndr track 0 does not exist
[11/15 15:47:22   2045s] (I)       Ndr track 0 does not exist
[11/15 15:47:22   2045s] (I)       ---------------------Grid Graph Info--------------------
[11/15 15:47:22   2045s] (I)       Routing area        : (0, 0) - (2372000, 1372000)
[11/15 15:47:22   2045s] (I)       Core area           : (2000, 4000) - (2370000, 1370000)
[11/15 15:47:22   2045s] (I)       Site width          :   400  (dbu)
[11/15 15:47:22   2045s] (I)       Row height          :  4000  (dbu)
[11/15 15:47:22   2045s] (I)       GCell row height    :  4000  (dbu)
[11/15 15:47:22   2045s] (I)       GCell width         :  4000  (dbu)
[11/15 15:47:22   2045s] (I)       GCell height        :  4000  (dbu)
[11/15 15:47:22   2045s] (I)       Grid                :   593   343     8
[11/15 15:47:22   2045s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[11/15 15:47:22   2045s] (I)       Vertical capacity   :     0  4000     0  4000     0  4000     0  4000
[11/15 15:47:22   2045s] (I)       Horizontal capacity :     0     0  4000     0  4000     0  4000     0
[11/15 15:47:22   2045s] (I)       Default wire width  :   180   200   200   200   200   200   200   800
[11/15 15:47:22   2045s] (I)       Default wire space  :   180   200   200   200   200   200   200   800
[11/15 15:47:22   2045s] (I)       Default wire pitch  :   360   400   400   400   400   400   400  1600
[11/15 15:47:22   2045s] (I)       Default pitch size  :   360   400   400   400   400   400   400  1600
[11/15 15:47:22   2045s] (I)       First track coord   :     0   200   200   200   200   200   200  1200
[11/15 15:47:22   2045s] (I)       Num tracks per GCell: 11.11 10.00 10.00 10.00 10.00 10.00 10.00  2.50
[11/15 15:47:22   2045s] (I)       Total num of tracks :     0  5930  3430  5930  3430  5930  3430  1482
[11/15 15:47:22   2045s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[11/15 15:47:22   2045s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[11/15 15:47:22   2045s] (I)       --------------------------------------------------------
[11/15 15:47:22   2045s] 
[11/15 15:47:22   2045s] [NR-eGR] ============ Routing rule table ============
[11/15 15:47:22   2045s] [NR-eGR] Rule id: 0  Rule name: CTS_2W2S  Nets: 0 
[11/15 15:47:22   2045s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:2 Max Demand(H):9 Max Demand(V):9
[11/15 15:47:22   2045s] (I)       Pitch:  L1=1080  L2=3600  L3=3600  L4=3600  L5=3600  L6=3600  L7=1200  L8=4800
[11/15 15:47:22   2045s] (I)       NumUsedTracks:  L1=3  L2=9  L3=9  L4=9  L5=9  L6=9  L7=3  L8=3
[11/15 15:47:22   2045s] (I)       NumFullyUsedTracks:  L1=1  L2=7  L3=7  L4=7  L5=7  L6=7  L7=1  L8=1
[11/15 15:47:22   2045s] [NR-eGR] Rule id: 1  Rule name: CTS_2W1S  Nets: 0 
[11/15 15:47:22   2045s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):5 Max Demand(V):5
[11/15 15:47:22   2045s] (I)       Pitch:  L1=360  L2=2000  L3=2000  L4=2000  L5=2000  L6=2000  L7=400  L8=1600
[11/15 15:47:22   2045s] (I)       NumUsedTracks:  L1=1  L2=5  L3=5  L4=5  L5=5  L6=5  L7=1  L8=1
[11/15 15:47:22   2045s] (I)       NumFullyUsedTracks:  L1=1  L2=5  L3=5  L4=5  L5=5  L6=5  L7=1  L8=1
[11/15 15:47:22   2045s] [NR-eGR] Rule id: 2  Nets: 31139 
[11/15 15:47:22   2045s] (I)       ID:2  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/15 15:47:22   2045s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=400  L8=1600
[11/15 15:47:22   2045s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[11/15 15:47:22   2045s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[11/15 15:47:22   2045s] [NR-eGR] ========================================
[11/15 15:47:22   2045s] [NR-eGR] 
[11/15 15:47:22   2045s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/15 15:47:22   2045s] (I)       blocked tracks on layer2 : = 1436602 / 2033990 (70.63%)
[11/15 15:47:22   2045s] (I)       blocked tracks on layer3 : = 1271636 / 2033990 (62.52%)
[11/15 15:47:22   2045s] (I)       blocked tracks on layer4 : = 1433404 / 2033990 (70.47%)
[11/15 15:47:22   2045s] (I)       blocked tracks on layer5 : = 480865 / 2033990 (23.64%)
[11/15 15:47:22   2045s] (I)       blocked tracks on layer6 : = 633463 / 2033990 (31.14%)
[11/15 15:47:22   2045s] (I)       blocked tracks on layer7 : = 962846 / 2033990 (47.34%)
[11/15 15:47:22   2045s] (I)       blocked tracks on layer8 : = 508326 / 508326 (100.00%)
[11/15 15:47:22   2045s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4753.93 MB )
[11/15 15:47:22   2045s] (I)       Finished Import and model ( CPU: 0.26 sec, Real: 0.26 sec, Curr Mem: 4753.93 MB )
[11/15 15:47:22   2045s] (I)       Reset routing kernel
[11/15 15:47:22   2045s] (I)       Started Global Routing ( Curr Mem: 4753.93 MB )
[11/15 15:47:22   2045s] (I)       Started Initialization ( Curr Mem: 4753.93 MB )
[11/15 15:47:22   2045s] (I)       Started Free existing wires ( Curr Mem: 4753.93 MB )
[11/15 15:47:22   2045s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4753.93 MB )
[11/15 15:47:22   2046s] (I)       totalPins=108175  totalGlobalPin=105088 (97.15%)
[11/15 15:47:22   2046s] (I)       Finished Initialization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4753.93 MB )
[11/15 15:47:22   2046s] (I)       Started Net group 1 ( Curr Mem: 4753.93 MB )
[11/15 15:47:22   2046s] (I)       Started Generate topology (8T) ( Curr Mem: 4753.93 MB )
[11/15 15:47:22   2046s] (I)       Finished Generate topology (8T) ( CPU: 0.03 sec, Real: 0.01 sec, Curr Mem: 4761.93 MB )
[11/15 15:47:22   2046s] (I)       total 2D Cap : 6588958 = (3538551 H, 3050407 V)
[11/15 15:47:22   2046s] [NR-eGR] Layer group 1: route 31139 net(s) in layer range [2, 8]
[11/15 15:47:22   2046s] (I)       
[11/15 15:47:22   2046s] (I)       ============  Phase 1a Route ============
[11/15 15:47:22   2046s] (I)       Started Phase 1a ( Curr Mem: 4761.93 MB )
[11/15 15:47:22   2046s] (I)       Started Pattern routing ( Curr Mem: 4761.93 MB )
[11/15 15:47:22   2046s] (I)       Finished Pattern routing ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 4761.93 MB )
[11/15 15:47:22   2046s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 4761.93 MB )
[11/15 15:47:22   2046s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 46
[11/15 15:47:22   2046s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4761.93 MB )
[11/15 15:47:22   2046s] (I)       Usage: 464520 = (271141 H, 193379 V) = (7.66% H, 6.34% V) = (5.423e+05um H, 3.868e+05um V)
[11/15 15:47:22   2046s] (I)       Started Add via demand to 2D ( Curr Mem: 4761.93 MB )
[11/15 15:47:22   2046s] (I)       Finished Add via demand to 2D ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4761.93 MB )
[11/15 15:47:22   2046s] (I)       Finished Phase 1a ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 4761.93 MB )
[11/15 15:47:22   2046s] (I)       
[11/15 15:47:22   2046s] (I)       ============  Phase 1b Route ============
[11/15 15:47:22   2046s] (I)       Started Phase 1b ( Curr Mem: 4761.93 MB )
[11/15 15:47:22   2046s] (I)       Started Monotonic routing ( Curr Mem: 4761.93 MB )
[11/15 15:47:22   2046s] (I)       Finished Monotonic routing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 4761.93 MB )
[11/15 15:47:22   2046s] (I)       Usage: 464820 = (271198 H, 193622 V) = (7.66% H, 6.35% V) = (5.424e+05um H, 3.872e+05um V)
[11/15 15:47:22   2046s] (I)       Overflow of layer group 1: 0.70% H + 0.12% V. EstWL: 9.296400e+05um
[11/15 15:47:22   2046s] (I)       Congestion metric : 0.70%H 0.12%V, 0.81%HV
[11/15 15:47:22   2046s] (I)       Congestion threshold : each 60.00, sum 90.00
[11/15 15:47:22   2046s] (I)       Finished Phase 1b ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 4761.93 MB )
[11/15 15:47:22   2046s] (I)       
[11/15 15:47:22   2046s] (I)       ============  Phase 1c Route ============
[11/15 15:47:22   2046s] (I)       Started Phase 1c ( Curr Mem: 4761.93 MB )
[11/15 15:47:22   2046s] (I)       Started Two level routing ( Curr Mem: 4761.93 MB )
[11/15 15:47:22   2046s] (I)       Level2 Grid: 119 x 69
[11/15 15:47:22   2046s] (I)       Started Two Level Routing ( Curr Mem: 4761.93 MB )
[11/15 15:47:22   2046s] (I)       Finished Two Level Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4761.93 MB )
[11/15 15:47:22   2046s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 4761.93 MB )
[11/15 15:47:22   2046s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4761.93 MB )
[11/15 15:47:22   2046s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4761.93 MB )
[11/15 15:47:22   2046s] (I)       Finished Two level routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4761.93 MB )
[11/15 15:47:22   2046s] (I)       Usage: 465144 = (271227 H, 193917 V) = (7.66% H, 6.36% V) = (5.425e+05um H, 3.878e+05um V)
[11/15 15:47:22   2046s] (I)       Finished Phase 1c ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4761.93 MB )
[11/15 15:47:22   2046s] (I)       
[11/15 15:47:22   2046s] (I)       ============  Phase 1d Route ============
[11/15 15:47:22   2046s] (I)       Started Phase 1d ( Curr Mem: 4761.93 MB )
[11/15 15:47:22   2046s] (I)       Started Detoured routing ( Curr Mem: 4761.93 MB )
[11/15 15:47:22   2046s] (I)       Finished Detoured routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4761.93 MB )
[11/15 15:47:22   2046s] (I)       Usage: 465144 = (271227 H, 193917 V) = (7.66% H, 6.36% V) = (5.425e+05um H, 3.878e+05um V)
[11/15 15:47:22   2046s] (I)       Finished Phase 1d ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4761.93 MB )
[11/15 15:47:22   2046s] (I)       
[11/15 15:47:22   2046s] (I)       ============  Phase 1e Route ============
[11/15 15:47:22   2046s] (I)       Started Phase 1e ( Curr Mem: 4761.93 MB )
[11/15 15:47:22   2046s] (I)       Started Route legalization ( Curr Mem: 4761.93 MB )
[11/15 15:47:22   2046s] (I)       Started Legalize Blockage Violations ( Curr Mem: 4761.93 MB )
[11/15 15:47:22   2046s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4761.93 MB )
[11/15 15:47:22   2046s] (I)       Finished Route legalization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4761.93 MB )
[11/15 15:47:22   2046s] (I)       Usage: 465144 = (271227 H, 193917 V) = (7.66% H, 6.36% V) = (5.425e+05um H, 3.878e+05um V)
[11/15 15:47:22   2046s] [NR-eGR] Early Global Route overflow of layer group 1: 0.45% H + 0.00% V. EstWL: 9.302880e+05um
[11/15 15:47:22   2046s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4761.93 MB )
[11/15 15:47:22   2046s] (I)       
[11/15 15:47:22   2046s] (I)       ============  Phase 1l Route ============
[11/15 15:47:22   2046s] (I)       Started Phase 1l ( Curr Mem: 4761.93 MB )
[11/15 15:47:22   2046s] (I)       Started Layer assignment (8T) ( Curr Mem: 4761.93 MB )
[11/15 15:47:22   2046s] (I)       Current Layer assignment (8T) [Initialization] ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 4761.93 MB )
[11/15 15:47:23   2046s] (I)       Finished Layer assignment (8T) ( CPU: 0.61 sec, Real: 0.15 sec, Curr Mem: 4761.93 MB )
[11/15 15:47:23   2046s] (I)       Finished Phase 1l ( CPU: 0.61 sec, Real: 0.16 sec, Curr Mem: 4761.93 MB )
[11/15 15:47:23   2046s] (I)       Finished Net group 1 ( CPU: 0.86 sec, Real: 0.39 sec, Curr Mem: 4761.93 MB )
[11/15 15:47:23   2046s] (I)       Started Clean cong LA ( Curr Mem: 4761.93 MB )
[11/15 15:47:23   2046s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4761.93 MB )
[11/15 15:47:23   2046s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[11/15 15:47:23   2046s] (I)       Layer  2:     745855    168004       102     1202230      825830    (59.28%) 
[11/15 15:47:23   2046s] (I)       Layer  3:     771116    197164      1817     1195570      834990    (58.88%) 
[11/15 15:47:23   2046s] (I)       Layer  4:     744514     92168       111     1203850      824210    (59.36%) 
[11/15 15:47:23   2046s] (I)       Layer  5:    1564428    159058      1900      389700     1640860    (19.19%) 
[11/15 15:47:23   2046s] (I)       Layer  6:    1558657     37175       167      384450     1643610    (18.96%) 
[11/15 15:47:23   2046s] (I)       Layer  7:    1205861      4403         0      702910     1327650    (34.62%) 
[11/15 15:47:23   2046s] (I)       Layer  8:          0         0         0      507015           0    (100.00%) 
[11/15 15:47:23   2046s] (I)       Total:       6590431    657972      4097     5585725     7097150    (44.04%) 
[11/15 15:47:23   2046s] (I)       
[11/15 15:47:23   2046s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/15 15:47:23   2046s] [NR-eGR]                        OverCon           OverCon           OverCon            
[11/15 15:47:23   2046s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[11/15 15:47:23   2046s] [NR-eGR]       Layer              (1-4)             (5-8)            (9-11)    OverCon 
[11/15 15:47:23   2046s] [NR-eGR] --------------------------------------------------------------------------------
[11/15 15:47:23   2046s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/15 15:47:23   2046s] [NR-eGR]      M2  (2)        77( 0.09%)         0( 0.00%)         0( 0.00%)   ( 0.09%) 
[11/15 15:47:23   2046s] [NR-eGR]      M3  (3)       813( 0.97%)        62( 0.07%)         0( 0.00%)   ( 1.05%) 
[11/15 15:47:23   2046s] [NR-eGR]      M4  (4)        81( 0.10%)         1( 0.00%)         0( 0.00%)   ( 0.10%) 
[11/15 15:47:23   2046s] [NR-eGR]      M5  (5)      1162( 0.71%)        38( 0.02%)         2( 0.00%)   ( 0.73%) 
[11/15 15:47:23   2046s] [NR-eGR]      M6  (6)        83( 0.05%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[11/15 15:47:23   2046s] [NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/15 15:47:23   2046s] [NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/15 15:47:23   2046s] [NR-eGR] --------------------------------------------------------------------------------
[11/15 15:47:23   2046s] [NR-eGR] Total             2216( 0.31%)       101( 0.01%)         2( 0.00%)   ( 0.33%) 
[11/15 15:47:23   2046s] [NR-eGR] 
[11/15 15:47:23   2046s] (I)       Finished Global Routing ( CPU: 0.90 sec, Real: 0.43 sec, Curr Mem: 4761.93 MB )
[11/15 15:47:23   2046s] (I)       Started Export 3D cong map ( Curr Mem: 4761.93 MB )
[11/15 15:47:23   2046s] (I)       total 2D Cap : 6619318 = (3557200 H, 3062118 V)
[11/15 15:47:23   2046s] (I)       Started Export 2D cong map ( Curr Mem: 4761.93 MB )
[11/15 15:47:23   2046s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.21% H + 0.00% V
[11/15 15:47:23   2046s] [NR-eGR] Overflow after Early Global Route 0.35% H + 0.00% V
[11/15 15:47:23   2046s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4761.93 MB )
[11/15 15:47:23   2046s] (I)       Finished Export 3D cong map ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4761.93 MB )
[11/15 15:47:23   2046s] (I)       ============= Track Assignment ============
[11/15 15:47:23   2046s] (I)       Started Extract Global 3D Wires ( Curr Mem: 4761.93 MB )
[11/15 15:47:23   2046s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4761.93 MB )
[11/15 15:47:23   2046s] (I)       Started Track Assignment (8T) ( Curr Mem: 4761.93 MB )
[11/15 15:47:23   2046s] (I)       Initialize Track Assignment ( max pin layer : 9 )
[11/15 15:47:23   2046s] (I)       Current Track Assignment (8T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4761.93 MB )
[11/15 15:47:23   2046s] (I)       Run Multi-thread track assignment
[11/15 15:47:23   2047s] (I)       Finished Track Assignment (8T) ( CPU: 0.71 sec, Real: 0.11 sec, Curr Mem: 4761.93 MB )
[11/15 15:47:23   2047s] (I)       Started Export ( Curr Mem: 4761.93 MB )
[11/15 15:47:23   2047s] [NR-eGR] Started Export DB wires ( Curr Mem: 4753.93 MB )
[11/15 15:47:23   2047s] [NR-eGR] Started Export all nets (8T) ( Curr Mem: 4753.93 MB )
[11/15 15:47:23   2047s] [NR-eGR] Finished Export all nets (8T) ( CPU: 0.19 sec, Real: 0.05 sec, Curr Mem: 4753.93 MB )
[11/15 15:47:23   2047s] [NR-eGR] Started Set wire vias (8T) ( Curr Mem: 4753.93 MB )
[11/15 15:47:23   2047s] [NR-eGR] Finished Set wire vias (8T) ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 4753.93 MB )
[11/15 15:47:23   2047s] [NR-eGR] Finished Export DB wires ( CPU: 0.23 sec, Real: 0.07 sec, Curr Mem: 4753.93 MB )
[11/15 15:47:23   2047s] [NR-eGR] --------------------------------------------------------------------------
[11/15 15:47:23   2047s] [NR-eGR]     M1  (1F) length: 9.905000e+01um, number of vias: 113221
[11/15 15:47:23   2047s] [NR-eGR]     M2  (2V) length: 2.325459e+05um, number of vias: 161473
[11/15 15:47:23   2047s] [NR-eGR]     M3  (3H) length: 3.181051e+05um, number of vias: 24690
[11/15 15:47:23   2047s] [NR-eGR]     M4  (4V) length: 1.262740e+05um, number of vias: 14778
[11/15 15:47:23   2047s] [NR-eGR]     M5  (5H) length: 2.484799e+05um, number of vias: 3349
[11/15 15:47:23   2047s] [NR-eGR]     M6  (6V) length: 6.590674e+04um, number of vias: 926
[11/15 15:47:23   2047s] [NR-eGR]     M7  (7H) length: 9.159900e+03um, number of vias: 6
[11/15 15:47:23   2047s] [NR-eGR]     M8  (8V) length: 1.800000e+00um, number of vias: 0
[11/15 15:47:23   2047s] [NR-eGR] Total length: 1.000572e+06um, number of vias: 318443
[11/15 15:47:23   2047s] [NR-eGR] --------------------------------------------------------------------------
[11/15 15:47:23   2047s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[11/15 15:47:23   2047s] [NR-eGR] --------------------------------------------------------------------------
[11/15 15:47:23   2047s] (I)       Started Update net boxes ( Curr Mem: 4753.93 MB )
[11/15 15:47:23   2048s] (I)       Finished Update net boxes ( CPU: 0.09 sec, Real: 0.01 sec, Curr Mem: 4753.93 MB )
[11/15 15:47:23   2048s] (I)       Started Update timing ( Curr Mem: 4753.93 MB )
[11/15 15:47:23   2048s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4753.93 MB )
[11/15 15:47:23   2048s] (I)       Finished Export ( CPU: 0.38 sec, Real: 0.14 sec, Curr Mem: 4753.93 MB )
[11/15 15:47:23   2048s] (I)       Started Postprocess design ( Curr Mem: 4753.93 MB )
[11/15 15:47:23   2048s] (I)       Finished Postprocess design ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4726.93 MB )
[11/15 15:47:23   2048s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.28 sec, Real: 0.99 sec, Curr Mem: 4726.93 MB )
[11/15 15:47:23   2048s]       Route Remaining Unrouted Nets done. (took cpu=0:00:02.3 real=0:00:01.0)
[11/15 15:47:23   2048s]     Routing using NR in eGR->NR Step done.
[11/15 15:47:23   2048s] Net route status summary:
[11/15 15:47:23   2048s]   Clock:       569 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=569, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/15 15:47:23   2048s]   Non-clock: 38418 (unrouted=7279, trialRouted=31139, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=7279, (crossesIlmBoundary AND tooFewTerms=0)])
[11/15 15:47:23   2048s] 
[11/15 15:47:23   2048s] CCOPT: Done with clock implementation routing.
[11/15 15:47:23   2048s] 
[11/15 15:47:23   2048s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:02:18 real=0:00:27.2)
[11/15 15:47:23   2048s]   Clock implementation routing done.
[11/15 15:47:23   2048s]   Leaving CCOpt scope - extractRC...
[11/15 15:47:23   2048s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[11/15 15:47:23   2048s] Extraction called for design 'MCU' of instances=36089 and nets=38987 using extraction engine 'preRoute' .
[11/15 15:47:23   2048s] PreRoute RC Extraction called for design MCU.
[11/15 15:47:23   2048s] RC Extraction called in multi-corner(2) mode.
[11/15 15:47:23   2048s] RCMode: PreRoute
[11/15 15:47:23   2048s]       RC Corner Indexes            0       1   
[11/15 15:47:23   2048s] Capacitance Scaling Factor   : 1.00000 1.00000 
[11/15 15:47:23   2048s] Resistance Scaling Factor    : 1.00000 1.00000 
[11/15 15:47:23   2048s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[11/15 15:47:23   2048s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[11/15 15:47:23   2048s] Shrink Factor                : 1.00000
[11/15 15:47:23   2048s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/15 15:47:23   2048s] Using Quantus QRC technology file ...
[11/15 15:47:23   2048s] LayerId::1 widthSet size::1
[11/15 15:47:23   2048s] LayerId::2 widthSet size::2
[11/15 15:47:23   2048s] LayerId::3 widthSet size::2
[11/15 15:47:23   2048s] LayerId::4 widthSet size::2
[11/15 15:47:23   2048s] LayerId::5 widthSet size::2
[11/15 15:47:23   2048s] LayerId::6 widthSet size::2
[11/15 15:47:23   2048s] LayerId::7 widthSet size::1
[11/15 15:47:23   2048s] LayerId::8 widthSet size::1
[11/15 15:47:23   2048s] Updating RC grid for preRoute extraction ...
[11/15 15:47:23   2048s] Initializing multi-corner resistance tables ...
[11/15 15:47:23   2048s] **Info: Trial Route has Max Route Layer 15/8.
[11/15 15:47:23   2048s] {RT worst_rc_corner 0 8 7 0}
[11/15 15:47:23   2048s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.340171 ; uaWl: 1.000000 ; uaWlH: 0.446846 ; aWlH: 0.000000 ; Pmax: 0.870600 ; wcR: 0.680000 ; newSi: 0.081200 ; pMod: 80 ; 
[11/15 15:47:23   2048s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 4720.926M)
[11/15 15:47:23   2048s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[11/15 15:47:23   2048s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.5 real=0:00:00.4)
[11/15 15:47:23   2048s]   Clock tree timing engine global stage delay update for max_delay_corner:setup.late...
[11/15 15:47:23   2048s]   Initializing Timing Graph...
[11/15 15:47:23   2048s]   Initializing Timing Graph done.
[11/15 15:47:23   2048s] End AAE Lib Interpolated Model. (MEM=4720.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 15:47:23   2048s]   Clock tree timing engine global stage delay update for max_delay_corner:setup.late done. (took cpu=0:00:00.3 real=0:00:00.0)
[11/15 15:47:23   2048s]   Clock DAG stats after routing clock trees:
[11/15 15:47:23   2048s]     cell counts      : b=3, i=159, icg=360, nicg=0, l=41, total=563
[11/15 15:47:23   2048s]     cell areas       : b=9.200um^2, i=371.200um^2, icg=2793.600um^2, nicg=0.000um^2, l=186.000um^2, total=3360.000um^2
[11/15 15:47:23   2048s]     cell capacitance : b=0.004pF, i=0.795pF, icg=1.114pF, nicg=0.000pF, l=0.124pF, total=2.037pF
[11/15 15:47:23   2048s]     sink capacitance : count=4549, total=7.811pF, avg=0.002pF, sd=0.022pF, min=0.001pF, max=0.600pF
[11/15 15:47:23   2048s]     wire capacitance : top=0.000pF, trunk=2.768pF, leaf=5.572pF, total=8.339pF
[11/15 15:47:23   2048s]     wire lengths     : top=0.000um, trunk=16411.620um, leaf=28233.045um, total=44644.665um
[11/15 15:47:23   2048s]     hp wire lengths  : top=0.000um, trunk=14106.000um, leaf=17451.380um, total=31557.380um
[11/15 15:47:23   2048s]   Clock DAG net violations after routing clock trees: none
[11/15 15:47:23   2048s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[11/15 15:47:23   2048s]     Trunk : target=0.400ns count=206 avg=0.091ns sd=0.058ns min=0.029ns max=0.395ns {199 <= 0.240ns, 5 <= 0.320ns, 1 <= 0.360ns, 0 <= 0.380ns, 1 <= 0.400ns}
[11/15 15:47:23   2048s]     Leaf  : target=0.400ns count=363 avg=0.160ns sd=0.073ns min=0.023ns max=0.394ns {306 <= 0.240ns, 44 <= 0.320ns, 9 <= 0.360ns, 3 <= 0.380ns, 1 <= 0.400ns}
[11/15 15:47:23   2048s]   Clock DAG library cell distribution after routing clock trees {count}:
[11/15 15:47:23   2048s]      Bufs: DLY4X0P5MA10TH: 1 DLY2X0P5MA10TH: 2 
[11/15 15:47:23   2048s]      Invs: INVX16BA10TH: 8 INVX13BA10TH: 3 INVX11BA10TH: 2 INVX9BA10TH: 3 INVX7P5BA10TH: 3 INVX6BA10TH: 4 INVX5BA10TH: 5 INVX4BA10TH: 11 INVX3BA10TH: 14 INVX2BA10TH: 21 INVX1BA10TH: 85 
[11/15 15:47:23   2048s]      ICGs: PREICGX16BA10TH: 1 PREICGX11BA10TH: 4 PREICGX9BA10TH: 1 PREICGX7P5BA10TH: 6 PREICGX6BA10TH: 2 PREICGX5BA10TH: 6 PREICGX4BA10TH: 15 PREICGX3BA10TH: 48 PREICGX2BA10TH: 84 PREICGX1BA10TH: 133 PREICGX0P5BA10TH: 60 
[11/15 15:47:23   2048s]    Logics: OAI21X8MA10TH: 2 AOI2XB1X6MA10TH: 1 AOI21X6MA10TH: 1 OAI2XB1X6MA10TH: 1 AO22X3MA10TH: 1 XOR2X4MA10TH: 1 OAI2XB1X4MA10TH: 1 XOR2X3MA10TH: 1 OAI21X3MA10TH: 1 AOI221X3MA10TH: 2 OAI21X2MA10TH: 1 OR4X0P7MA10TH: 2 NAND2X0P5AA10TH: 14 AOI31X0P5MA10TH: 4 NOR2BX0P5MA10TH: 4 OAI21X0P5MA10TH: 4 
[11/15 15:47:23   2048s]   Primary reporting skew groups after routing clock trees:
[11/15 15:47:23   2048s]     skew_group mclk/prelayout_constraint_mode: insertion delay [min=0.750, max=0.916, avg=0.879, sd=0.023], skew [0.166 vs 0.154*], 99.4% {0.766, 0.916} (wid=0.018 ws=0.016) (gid=0.902 gs=0.162)
[11/15 15:47:23   2048s]         min path sink: core/cg_insret/CG1/CK
[11/15 15:47:23   2048s]         max path sink: core/irq_handler_inst/irqs_in_service_reg[24]/CK
[11/15 15:47:23   2048s]   Skew group summary after routing clock trees:
[11/15 15:47:23   2048s]     skew_group clk_cpu/prelayout_constraint_mode: insertion delay [min=0.360, max=0.530, avg=0.496, sd=0.020], skew [0.170 vs 0.154*], 99.7% {0.437, 0.530} (wid=0.037 ws=0.032) (gid=0.524 gs=0.179)
[11/15 15:47:23   2048s]     skew_group clk_hfxt/prelayout_constraint_mode: insertion delay [min=0.651, max=0.788, avg=0.770, sd=0.033], skew [0.136 vs 0.154], 100% {0.651, 0.788} (wid=0.009 ws=0.008) (gid=0.779 gs=0.128)
[11/15 15:47:23   2048s]     skew_group clk_lfxt/prelayout_constraint_mode: insertion delay [min=0.653, max=0.800, avg=0.784, sd=0.035], skew [0.147 vs 0.154], 100% {0.653, 0.800} (wid=0.009 ws=0.006) (gid=0.794 gs=0.143)
[11/15 15:47:23   2048s]     skew_group clk_sck0/prelayout_constraint_mode: insertion delay [min=0.419, max=0.430, avg=0.422, sd=0.003], skew [0.011 vs 0.154], 100% {0.419, 0.430} (wid=0.015 ws=0.004) (gid=0.419 gs=0.011)
[11/15 15:47:23   2048s]     skew_group clk_sck1/prelayout_constraint_mode: insertion delay [min=0.356, max=0.360, avg=0.357, sd=0.001], skew [0.005 vs 0.154], 100% {0.356, 0.360} (wid=0.009 ws=0.001) (gid=0.353 gs=0.005)
[11/15 15:47:23   2048s]     skew_group mclk/prelayout_constraint_mode: insertion delay [min=0.750, max=0.916, avg=0.879, sd=0.023], skew [0.166 vs 0.154*], 99.4% {0.766, 0.916} (wid=0.018 ws=0.016) (gid=0.902 gs=0.162)
[11/15 15:47:24   2048s]     skew_group smclk/prelayout_constraint_mode: insertion delay [min=0.651, max=0.835, avg=0.783, sd=0.041], skew [0.184 vs 0.154*], 96.6% {0.684, 0.835} (wid=0.009 ws=0.008) (gid=0.832 gs=0.184)
[11/15 15:47:24   2048s]   CCOpt::Phase::Routing done. (took cpu=0:02:19 real=0:00:28.0)
[11/15 15:47:24   2048s]   CCOpt::Phase::PostConditioning...
[11/15 15:47:24   2048s]   Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
[11/15 15:47:24   2049s] OPERPROF: Starting DPlace-Init at level 1, MEM:5114.5M
[11/15 15:47:24   2049s] z: 2, totalTracks: 1
[11/15 15:47:24   2049s] z: 4, totalTracks: 1
[11/15 15:47:24   2049s] z: 6, totalTracks: 1
[11/15 15:47:24   2049s] z: 8, totalTracks: 1
[11/15 15:47:24   2049s] #spOpts: N=65 mergeVia=F 
[11/15 15:47:24   2049s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:5114.5M
[11/15 15:47:24   2049s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:5114.5M
[11/15 15:47:24   2049s] Core basic site is TSMC65ADV10TSITE
[11/15 15:47:24   2049s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:5114.5M
[11/15 15:47:24   2049s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.059, REAL:0.012, MEM:5146.5M
[11/15 15:47:24   2049s] SiteArray: non-trimmed site array dimensions = 341 x 5920
[11/15 15:47:24   2049s] SiteArray: use 8,380,416 bytes
[11/15 15:47:24   2049s] SiteArray: current memory after site array memory allocation 5146.5M
[11/15 15:47:24   2049s] SiteArray: FP blocked sites are writable
[11/15 15:47:24   2049s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/15 15:47:24   2049s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:5146.5M
[11/15 15:47:24   2049s] Process 38707 wires and vias for routing blockage analysis
[11/15 15:47:24   2049s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.146, REAL:0.020, MEM:5146.5M
[11/15 15:47:24   2049s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.264, REAL:0.076, MEM:5146.5M
[11/15 15:47:24   2049s] OPERPROF:     Starting CMU at level 3, MEM:5146.5M
[11/15 15:47:24   2049s] OPERPROF:     Finished CMU at level 3, CPU:0.009, REAL:0.005, MEM:5146.5M
[11/15 15:47:24   2049s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.301, REAL:0.109, MEM:5146.5M
[11/15 15:47:24   2049s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=5146.5MB).
[11/15 15:47:24   2049s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.331, REAL:0.139, MEM:5146.5M
[11/15 15:47:24   2049s]   Removing CTS place status from clock tree and sinks.
[11/15 15:47:24   2049s]   Removed CTS place status from 563 clock cells (out of 577 ) and 0 clock sinks (out of 0 ).
[11/15 15:47:24   2049s]   Switching to inst based legalization.
[11/15 15:47:24   2049s]   PostConditioning...
[11/15 15:47:24   2049s]     PostConditioning active optimizations:
[11/15 15:47:24   2049s]      - DRV fixing with cell sizing and buffering
[11/15 15:47:24   2049s]      - Skew fixing with cell sizing
[11/15 15:47:24   2049s]     
[11/15 15:47:24   2049s]     Currently running CTS, using active skew data
[11/15 15:47:24   2049s]     Reset bufferability constraints...
[11/15 15:47:24   2049s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[11/15 15:47:24   2049s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 15:47:24   2049s]     PostConditioning Upsizing To Fix DRVs...
[11/15 15:47:24   2049s]       Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[11/15 15:47:24   2049s]       CCOpt-PostConditioning: considered: 569, tested: 569, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[11/15 15:47:24   2049s]       
[11/15 15:47:24   2049s]       PRO Statistics: Fix DRVs (initial upsizing):
[11/15 15:47:24   2049s]       ============================================
[11/15 15:47:24   2049s]       
[11/15 15:47:24   2049s]       Cell changes by Net Type:
[11/15 15:47:24   2049s]       
[11/15 15:47:24   2049s]       -------------------------------------------------------------------------------------------------
[11/15 15:47:24   2049s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[11/15 15:47:24   2049s]       -------------------------------------------------------------------------------------------------
[11/15 15:47:24   2049s]       top                0            0           0            0                    0                0
[11/15 15:47:24   2049s]       trunk              0            0           0            0                    0                0
[11/15 15:47:24   2049s]       leaf               0            0           0            0                    0                0
[11/15 15:47:24   2049s]       -------------------------------------------------------------------------------------------------
[11/15 15:47:24   2049s]       Total              0            0           0            0                    0                0
[11/15 15:47:24   2049s]       -------------------------------------------------------------------------------------------------
[11/15 15:47:24   2049s]       
[11/15 15:47:24   2049s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[11/15 15:47:24   2049s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[11/15 15:47:24   2049s]       
[11/15 15:47:24   2049s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[11/15 15:47:24   2049s]         cell counts      : b=3, i=159, icg=360, nicg=0, l=41, total=563
[11/15 15:47:24   2049s]         cell areas       : b=9.200um^2, i=371.200um^2, icg=2793.600um^2, nicg=0.000um^2, l=186.000um^2, total=3360.000um^2
[11/15 15:47:24   2049s]         cell capacitance : b=0.004pF, i=0.795pF, icg=1.114pF, nicg=0.000pF, l=0.124pF, total=2.037pF
[11/15 15:47:24   2049s]         sink capacitance : count=4549, total=7.811pF, avg=0.002pF, sd=0.022pF, min=0.001pF, max=0.600pF
[11/15 15:47:24   2049s]         wire capacitance : top=0.000pF, trunk=2.768pF, leaf=5.572pF, total=8.339pF
[11/15 15:47:24   2049s]         wire lengths     : top=0.000um, trunk=16411.620um, leaf=28233.045um, total=44644.665um
[11/15 15:47:24   2049s]         hp wire lengths  : top=0.000um, trunk=14106.000um, leaf=17451.380um, total=31557.380um
[11/15 15:47:24   2049s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
[11/15 15:47:24   2049s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[11/15 15:47:24   2049s]         Trunk : target=0.400ns count=206 avg=0.091ns sd=0.058ns min=0.029ns max=0.395ns {199 <= 0.240ns, 5 <= 0.320ns, 1 <= 0.360ns, 0 <= 0.380ns, 1 <= 0.400ns}
[11/15 15:47:24   2049s]         Leaf  : target=0.400ns count=363 avg=0.160ns sd=0.073ns min=0.023ns max=0.394ns {306 <= 0.240ns, 44 <= 0.320ns, 9 <= 0.360ns, 3 <= 0.380ns, 1 <= 0.400ns}
[11/15 15:47:24   2049s]       Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
[11/15 15:47:24   2049s]          Bufs: DLY4X0P5MA10TH: 1 DLY2X0P5MA10TH: 2 
[11/15 15:47:24   2049s]          Invs: INVX16BA10TH: 8 INVX13BA10TH: 3 INVX11BA10TH: 2 INVX9BA10TH: 3 INVX7P5BA10TH: 3 INVX6BA10TH: 4 INVX5BA10TH: 5 INVX4BA10TH: 11 INVX3BA10TH: 14 INVX2BA10TH: 21 INVX1BA10TH: 85 
[11/15 15:47:24   2049s]          ICGs: PREICGX16BA10TH: 1 PREICGX11BA10TH: 4 PREICGX9BA10TH: 1 PREICGX7P5BA10TH: 6 PREICGX6BA10TH: 2 PREICGX5BA10TH: 6 PREICGX4BA10TH: 15 PREICGX3BA10TH: 48 PREICGX2BA10TH: 84 PREICGX1BA10TH: 133 PREICGX0P5BA10TH: 60 
[11/15 15:47:24   2049s]        Logics: OAI21X8MA10TH: 2 AOI2XB1X6MA10TH: 1 AOI21X6MA10TH: 1 OAI2XB1X6MA10TH: 1 AO22X3MA10TH: 1 XOR2X4MA10TH: 1 OAI2XB1X4MA10TH: 1 XOR2X3MA10TH: 1 OAI21X3MA10TH: 1 AOI221X3MA10TH: 2 OAI21X2MA10TH: 1 OR4X0P7MA10TH: 2 NAND2X0P5AA10TH: 14 AOI31X0P5MA10TH: 4 NOR2BX0P5MA10TH: 4 OAI21X0P5MA10TH: 4 
[11/15 15:47:24   2049s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[11/15 15:47:24   2049s]         skew_group mclk/prelayout_constraint_mode: insertion delay [min=0.750, max=0.916, avg=0.879, sd=0.023], skew [0.166 vs 0.154*], 99.4% {0.766, 0.916} (wid=0.018 ws=0.016) (gid=0.902 gs=0.162)
[11/15 15:47:24   2049s]             min path sink: core/cg_insret/CG1/CK
[11/15 15:47:24   2049s]             max path sink: core/irq_handler_inst/irqs_in_service_reg[24]/CK
[11/15 15:47:24   2049s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[11/15 15:47:24   2049s]         skew_group clk_cpu/prelayout_constraint_mode: insertion delay [min=0.360, max=0.530, avg=0.496, sd=0.020], skew [0.170 vs 0.154*], 99.7% {0.437, 0.530} (wid=0.037 ws=0.032) (gid=0.524 gs=0.179)
[11/15 15:47:24   2049s]         skew_group clk_hfxt/prelayout_constraint_mode: insertion delay [min=0.651, max=0.788, avg=0.770, sd=0.033], skew [0.136 vs 0.154], 100% {0.651, 0.788} (wid=0.009 ws=0.008) (gid=0.779 gs=0.128)
[11/15 15:47:24   2049s]         skew_group clk_lfxt/prelayout_constraint_mode: insertion delay [min=0.653, max=0.800, avg=0.784, sd=0.035], skew [0.147 vs 0.154], 100% {0.653, 0.800} (wid=0.009 ws=0.006) (gid=0.794 gs=0.143)
[11/15 15:47:24   2049s]         skew_group clk_sck0/prelayout_constraint_mode: insertion delay [min=0.419, max=0.430, avg=0.422, sd=0.003], skew [0.011 vs 0.154], 100% {0.419, 0.430} (wid=0.015 ws=0.004) (gid=0.419 gs=0.011)
[11/15 15:47:24   2049s]         skew_group clk_sck1/prelayout_constraint_mode: insertion delay [min=0.356, max=0.360, avg=0.357, sd=0.001], skew [0.005 vs 0.154], 100% {0.356, 0.360} (wid=0.009 ws=0.001) (gid=0.353 gs=0.005)
[11/15 15:47:24   2049s]         skew_group mclk/prelayout_constraint_mode: insertion delay [min=0.750, max=0.916, avg=0.879, sd=0.023], skew [0.166 vs 0.154*], 99.4% {0.766, 0.916} (wid=0.018 ws=0.016) (gid=0.902 gs=0.162)
[11/15 15:47:24   2049s]         skew_group smclk/prelayout_constraint_mode: insertion delay [min=0.651, max=0.835, avg=0.783, sd=0.041], skew [0.184 vs 0.154*], 96.6% {0.684, 0.835} (wid=0.009 ws=0.008) (gid=0.832 gs=0.184)
[11/15 15:47:24   2049s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/15 15:47:24   2049s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/15 15:47:24   2049s]     Recomputing CTS skew targets...
[11/15 15:47:24   2049s]     Resolving skew group constraints...
[11/15 15:47:24   2049s]       Solving LP: 7 skew groups; 34 fragments, 69 fraglets and 69 vertices; 475 variables and 1452 constraints; tolerance 1
[11/15 15:47:24   2049s]     Resolving skew group constraints done.
[11/15 15:47:24   2049s]     Recomputing CTS skew targets done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/15 15:47:24   2049s]     PostConditioning Fixing DRVs...
[11/15 15:47:24   2049s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[11/15 15:47:24   2049s]       CCOpt-PostConditioning: considered: 569, tested: 569, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[11/15 15:47:24   2049s]       
[11/15 15:47:24   2049s]       PRO Statistics: Fix DRVs (cell sizing):
[11/15 15:47:24   2049s]       =======================================
[11/15 15:47:24   2049s]       
[11/15 15:47:24   2049s]       Cell changes by Net Type:
[11/15 15:47:24   2049s]       
[11/15 15:47:24   2049s]       -------------------------------------------------------------------------------------------------
[11/15 15:47:24   2049s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[11/15 15:47:24   2049s]       -------------------------------------------------------------------------------------------------
[11/15 15:47:24   2049s]       top                0            0           0            0                    0                0
[11/15 15:47:24   2049s]       trunk              0            0           0            0                    0                0
[11/15 15:47:24   2049s]       leaf               0            0           0            0                    0                0
[11/15 15:47:24   2049s]       -------------------------------------------------------------------------------------------------
[11/15 15:47:24   2049s]       Total              0            0           0            0                    0                0
[11/15 15:47:24   2049s]       -------------------------------------------------------------------------------------------------
[11/15 15:47:24   2049s]       
[11/15 15:47:24   2049s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[11/15 15:47:24   2049s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[11/15 15:47:24   2049s]       
[11/15 15:47:24   2049s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[11/15 15:47:24   2049s]         cell counts      : b=3, i=159, icg=360, nicg=0, l=41, total=563
[11/15 15:47:24   2049s]         cell areas       : b=9.200um^2, i=371.200um^2, icg=2793.600um^2, nicg=0.000um^2, l=186.000um^2, total=3360.000um^2
[11/15 15:47:24   2049s]         cell capacitance : b=0.004pF, i=0.795pF, icg=1.114pF, nicg=0.000pF, l=0.124pF, total=2.037pF
[11/15 15:47:24   2049s]         sink capacitance : count=4549, total=7.811pF, avg=0.002pF, sd=0.022pF, min=0.001pF, max=0.600pF
[11/15 15:47:24   2049s]         wire capacitance : top=0.000pF, trunk=2.768pF, leaf=5.572pF, total=8.339pF
[11/15 15:47:24   2049s]         wire lengths     : top=0.000um, trunk=16411.620um, leaf=28233.045um, total=44644.665um
[11/15 15:47:24   2049s]         hp wire lengths  : top=0.000um, trunk=14106.000um, leaf=17451.380um, total=31557.380um
[11/15 15:47:24   2049s]       Clock DAG net violations after 'PostConditioning Fixing DRVs': none
[11/15 15:47:24   2049s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[11/15 15:47:24   2049s]         Trunk : target=0.400ns count=206 avg=0.091ns sd=0.058ns min=0.029ns max=0.395ns {199 <= 0.240ns, 5 <= 0.320ns, 1 <= 0.360ns, 0 <= 0.380ns, 1 <= 0.400ns}
[11/15 15:47:24   2049s]         Leaf  : target=0.400ns count=363 avg=0.160ns sd=0.073ns min=0.023ns max=0.394ns {306 <= 0.240ns, 44 <= 0.320ns, 9 <= 0.360ns, 3 <= 0.380ns, 1 <= 0.400ns}
[11/15 15:47:24   2049s]       Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
[11/15 15:47:24   2049s]          Bufs: DLY4X0P5MA10TH: 1 DLY2X0P5MA10TH: 2 
[11/15 15:47:24   2049s]          Invs: INVX16BA10TH: 8 INVX13BA10TH: 3 INVX11BA10TH: 2 INVX9BA10TH: 3 INVX7P5BA10TH: 3 INVX6BA10TH: 4 INVX5BA10TH: 5 INVX4BA10TH: 11 INVX3BA10TH: 14 INVX2BA10TH: 21 INVX1BA10TH: 85 
[11/15 15:47:24   2049s]          ICGs: PREICGX16BA10TH: 1 PREICGX11BA10TH: 4 PREICGX9BA10TH: 1 PREICGX7P5BA10TH: 6 PREICGX6BA10TH: 2 PREICGX5BA10TH: 6 PREICGX4BA10TH: 15 PREICGX3BA10TH: 48 PREICGX2BA10TH: 84 PREICGX1BA10TH: 133 PREICGX0P5BA10TH: 60 
[11/15 15:47:24   2049s]        Logics: OAI21X8MA10TH: 2 AOI2XB1X6MA10TH: 1 AOI21X6MA10TH: 1 OAI2XB1X6MA10TH: 1 AO22X3MA10TH: 1 XOR2X4MA10TH: 1 OAI2XB1X4MA10TH: 1 XOR2X3MA10TH: 1 OAI21X3MA10TH: 1 AOI221X3MA10TH: 2 OAI21X2MA10TH: 1 OR4X0P7MA10TH: 2 NAND2X0P5AA10TH: 14 AOI31X0P5MA10TH: 4 NOR2BX0P5MA10TH: 4 OAI21X0P5MA10TH: 4 
[11/15 15:47:24   2049s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[11/15 15:47:24   2049s]         skew_group mclk/prelayout_constraint_mode: insertion delay [min=0.750, max=0.916, avg=0.879, sd=0.023], skew [0.166 vs 0.154*], 99.4% {0.766, 0.916} (wid=0.018 ws=0.016) (gid=0.902 gs=0.162)
[11/15 15:47:24   2049s]             min path sink: core/cg_insret/CG1/CK
[11/15 15:47:24   2049s]             max path sink: core/irq_handler_inst/irqs_in_service_reg[24]/CK
[11/15 15:47:24   2049s]       Skew group summary after 'PostConditioning Fixing DRVs':
[11/15 15:47:24   2049s]         skew_group clk_cpu/prelayout_constraint_mode: insertion delay [min=0.360, max=0.530, avg=0.496, sd=0.020], skew [0.170 vs 0.154*], 99.7% {0.437, 0.530} (wid=0.037 ws=0.032) (gid=0.524 gs=0.179)
[11/15 15:47:24   2049s]         skew_group clk_hfxt/prelayout_constraint_mode: insertion delay [min=0.651, max=0.788, avg=0.770, sd=0.033], skew [0.136 vs 0.154], 100% {0.651, 0.788} (wid=0.009 ws=0.008) (gid=0.779 gs=0.128)
[11/15 15:47:24   2049s]         skew_group clk_lfxt/prelayout_constraint_mode: insertion delay [min=0.653, max=0.800, avg=0.784, sd=0.035], skew [0.147 vs 0.154], 100% {0.653, 0.800} (wid=0.009 ws=0.006) (gid=0.794 gs=0.143)
[11/15 15:47:24   2049s]         skew_group clk_sck0/prelayout_constraint_mode: insertion delay [min=0.419, max=0.430, avg=0.422, sd=0.003], skew [0.011 vs 0.154], 100% {0.419, 0.430} (wid=0.015 ws=0.004) (gid=0.419 gs=0.011)
[11/15 15:47:24   2049s]         skew_group clk_sck1/prelayout_constraint_mode: insertion delay [min=0.356, max=0.360, avg=0.357, sd=0.001], skew [0.005 vs 0.154], 100% {0.356, 0.360} (wid=0.009 ws=0.001) (gid=0.353 gs=0.005)
[11/15 15:47:24   2049s]         skew_group mclk/prelayout_constraint_mode: insertion delay [min=0.750, max=0.916, avg=0.879, sd=0.023], skew [0.166 vs 0.154*], 99.4% {0.766, 0.916} (wid=0.018 ws=0.016) (gid=0.902 gs=0.162)
[11/15 15:47:24   2049s]         skew_group smclk/prelayout_constraint_mode: insertion delay [min=0.651, max=0.835, avg=0.783, sd=0.041], skew [0.184 vs 0.154*], 96.6% {0.684, 0.835} (wid=0.009 ws=0.008) (gid=0.832 gs=0.184)
[11/15 15:47:24   2049s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/15 15:47:24   2049s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/15 15:47:24   2049s]     Buffering to fix DRVs...
[11/15 15:47:24   2049s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[11/15 15:47:24   2049s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[11/15 15:47:24   2049s]     Inserted 0 buffers and inverters.
[11/15 15:47:24   2049s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[11/15 15:47:24   2049s]     CCOpt-PostConditioning: nets considered: 569, nets tested: 569, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[11/15 15:47:24   2049s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[11/15 15:47:24   2049s]       cell counts      : b=3, i=159, icg=360, nicg=0, l=41, total=563
[11/15 15:47:24   2049s]       cell areas       : b=9.200um^2, i=371.200um^2, icg=2793.600um^2, nicg=0.000um^2, l=186.000um^2, total=3360.000um^2
[11/15 15:47:24   2049s]       cell capacitance : b=0.004pF, i=0.795pF, icg=1.114pF, nicg=0.000pF, l=0.124pF, total=2.037pF
[11/15 15:47:24   2049s]       sink capacitance : count=4549, total=7.811pF, avg=0.002pF, sd=0.022pF, min=0.001pF, max=0.600pF
[11/15 15:47:24   2049s]       wire capacitance : top=0.000pF, trunk=2.768pF, leaf=5.572pF, total=8.339pF
[11/15 15:47:24   2049s]       wire lengths     : top=0.000um, trunk=16411.620um, leaf=28233.045um, total=44644.665um
[11/15 15:47:24   2049s]       hp wire lengths  : top=0.000um, trunk=14106.000um, leaf=17451.380um, total=31557.380um
[11/15 15:47:24   2049s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
[11/15 15:47:24   2049s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[11/15 15:47:24   2049s]       Trunk : target=0.400ns count=206 avg=0.091ns sd=0.058ns min=0.029ns max=0.395ns {199 <= 0.240ns, 5 <= 0.320ns, 1 <= 0.360ns, 0 <= 0.380ns, 1 <= 0.400ns}
[11/15 15:47:24   2049s]       Leaf  : target=0.400ns count=363 avg=0.160ns sd=0.073ns min=0.023ns max=0.394ns {306 <= 0.240ns, 44 <= 0.320ns, 9 <= 0.360ns, 3 <= 0.380ns, 1 <= 0.400ns}
[11/15 15:47:24   2049s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[11/15 15:47:24   2049s]        Bufs: DLY4X0P5MA10TH: 1 DLY2X0P5MA10TH: 2 
[11/15 15:47:24   2049s]        Invs: INVX16BA10TH: 8 INVX13BA10TH: 3 INVX11BA10TH: 2 INVX9BA10TH: 3 INVX7P5BA10TH: 3 INVX6BA10TH: 4 INVX5BA10TH: 5 INVX4BA10TH: 11 INVX3BA10TH: 14 INVX2BA10TH: 21 INVX1BA10TH: 85 
[11/15 15:47:24   2049s]        ICGs: PREICGX16BA10TH: 1 PREICGX11BA10TH: 4 PREICGX9BA10TH: 1 PREICGX7P5BA10TH: 6 PREICGX6BA10TH: 2 PREICGX5BA10TH: 6 PREICGX4BA10TH: 15 PREICGX3BA10TH: 48 PREICGX2BA10TH: 84 PREICGX1BA10TH: 133 PREICGX0P5BA10TH: 60 
[11/15 15:47:24   2049s]      Logics: OAI21X8MA10TH: 2 AOI2XB1X6MA10TH: 1 AOI21X6MA10TH: 1 OAI2XB1X6MA10TH: 1 AO22X3MA10TH: 1 XOR2X4MA10TH: 1 OAI2XB1X4MA10TH: 1 XOR2X3MA10TH: 1 OAI21X3MA10TH: 1 AOI221X3MA10TH: 2 OAI21X2MA10TH: 1 OR4X0P7MA10TH: 2 NAND2X0P5AA10TH: 14 AOI31X0P5MA10TH: 4 NOR2BX0P5MA10TH: 4 OAI21X0P5MA10TH: 4 
[11/15 15:47:24   2049s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[11/15 15:47:24   2049s]       skew_group mclk/prelayout_constraint_mode: insertion delay [min=0.750, max=0.916, avg=0.879, sd=0.023], skew [0.166 vs 0.154*], 99.4% {0.766, 0.916} (wid=0.018 ws=0.016) (gid=0.902 gs=0.162)
[11/15 15:47:24   2049s]           min path sink: core/cg_insret/CG1/CK
[11/15 15:47:24   2049s]           max path sink: core/irq_handler_inst/irqs_in_service_reg[24]/CK
[11/15 15:47:24   2049s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[11/15 15:47:24   2049s]       skew_group clk_cpu/prelayout_constraint_mode: insertion delay [min=0.360, max=0.530, avg=0.496, sd=0.020], skew [0.170 vs 0.154*], 99.7% {0.437, 0.530} (wid=0.037 ws=0.032) (gid=0.524 gs=0.179)
[11/15 15:47:24   2049s]       skew_group clk_hfxt/prelayout_constraint_mode: insertion delay [min=0.651, max=0.788, avg=0.770, sd=0.033], skew [0.136 vs 0.154], 100% {0.651, 0.788} (wid=0.009 ws=0.008) (gid=0.779 gs=0.128)
[11/15 15:47:24   2049s]       skew_group clk_lfxt/prelayout_constraint_mode: insertion delay [min=0.653, max=0.800, avg=0.784, sd=0.035], skew [0.147 vs 0.154], 100% {0.653, 0.800} (wid=0.009 ws=0.006) (gid=0.794 gs=0.143)
[11/15 15:47:24   2049s]       skew_group clk_sck0/prelayout_constraint_mode: insertion delay [min=0.419, max=0.430, avg=0.422, sd=0.003], skew [0.011 vs 0.154], 100% {0.419, 0.430} (wid=0.015 ws=0.004) (gid=0.419 gs=0.011)
[11/15 15:47:24   2049s]       skew_group clk_sck1/prelayout_constraint_mode: insertion delay [min=0.356, max=0.360, avg=0.357, sd=0.001], skew [0.005 vs 0.154], 100% {0.356, 0.360} (wid=0.009 ws=0.001) (gid=0.353 gs=0.005)
[11/15 15:47:24   2049s]       skew_group mclk/prelayout_constraint_mode: insertion delay [min=0.750, max=0.916, avg=0.879, sd=0.023], skew [0.166 vs 0.154*], 99.4% {0.766, 0.916} (wid=0.018 ws=0.016) (gid=0.902 gs=0.162)
[11/15 15:47:24   2049s]       skew_group smclk/prelayout_constraint_mode: insertion delay [min=0.651, max=0.835, avg=0.783, sd=0.041], skew [0.184 vs 0.154*], 96.6% {0.684, 0.835} (wid=0.009 ws=0.008) (gid=0.832 gs=0.184)
[11/15 15:47:24   2049s]     Buffering to fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/15 15:47:24   2049s]     
[11/15 15:47:24   2049s]     Slew Diagnostics: After DRV fixing
[11/15 15:47:24   2049s]     ==================================
[11/15 15:47:24   2049s]     
[11/15 15:47:24   2049s]     Global Causes:
[11/15 15:47:24   2049s]     
[11/15 15:47:24   2049s]     -----
[11/15 15:47:24   2049s]     Cause
[11/15 15:47:24   2049s]     -----
[11/15 15:47:24   2049s]       (empty table)
[11/15 15:47:24   2049s]     -----
[11/15 15:47:24   2049s]     
[11/15 15:47:24   2049s]     Top 5 overslews:
[11/15 15:47:24   2049s]     
[11/15 15:47:24   2049s]     ---------------------------------
[11/15 15:47:24   2049s]     Overslew    Causes    Driving Pin
[11/15 15:47:24   2049s]     ---------------------------------
[11/15 15:47:24   2049s]       (empty table)
[11/15 15:47:24   2049s]     ---------------------------------
[11/15 15:47:24   2049s]     
[11/15 15:47:24   2049s]     Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[11/15 15:47:24   2049s]     
[11/15 15:47:24   2049s]     -------------------
[11/15 15:47:24   2049s]     Cause    Occurences
[11/15 15:47:24   2049s]     -------------------
[11/15 15:47:24   2049s]       (empty table)
[11/15 15:47:24   2049s]     -------------------
[11/15 15:47:24   2049s]     
[11/15 15:47:24   2049s]     Violation diagnostics counts from the 0 nodes that have violations:
[11/15 15:47:24   2049s]     
[11/15 15:47:24   2049s]     -------------------
[11/15 15:47:24   2049s]     Cause    Occurences
[11/15 15:47:24   2049s]     -------------------
[11/15 15:47:24   2049s]       (empty table)
[11/15 15:47:24   2049s]     -------------------
[11/15 15:47:24   2049s]     
[11/15 15:47:24   2049s]     PostConditioning Fixing Skew by cell sizing...
[11/15 15:47:25   2050s]       Path optimization required 265 stage delay updates 
[11/15 15:47:25   2050s]       Resized 38 clock insts to decrease delay.
[11/15 15:47:25   2050s]       Fixing short paths with downsize only
[11/15 15:47:25   2050s]       Path optimization required 10 stage delay updates 
[11/15 15:47:25   2050s]       Resized 0 clock insts to increase delay.
[11/15 15:47:25   2050s]       
[11/15 15:47:25   2050s]       PRO Statistics: Fix Skew (cell sizing):
[11/15 15:47:25   2050s]       =======================================
[11/15 15:47:25   2050s]       
[11/15 15:47:25   2050s]       Cell changes by Net Type:
[11/15 15:47:25   2050s]       
[11/15 15:47:25   2050s]       ---------------------------------------------------------------------------------------------------------------------------
[11/15 15:47:25   2050s]       Net Type    Attempted            Upsized             Downsized    Swapped Same Size    Total Changed       Not Sized
[11/15 15:47:25   2050s]       ---------------------------------------------------------------------------------------------------------------------------
[11/15 15:47:25   2050s]       top                0                    0                   0            0                    0                   0
[11/15 15:47:25   2050s]       trunk              8 [17.8%]            6 (75.0%)           0            0                    6 (75.0%)           2 (25.0%)
[11/15 15:47:25   2050s]       leaf              37 [82.2%]           25 (67.6%)           0            7 (18.9%)           32 (86.5%)           5 (13.5%)
[11/15 15:47:25   2050s]       ---------------------------------------------------------------------------------------------------------------------------
[11/15 15:47:25   2050s]       Total             45 [100.0%]          31 (68.9%)           0            7 (15.6%)           38 (84.4%)           7 (15.6%)
[11/15 15:47:25   2050s]       ---------------------------------------------------------------------------------------------------------------------------
[11/15 15:47:25   2050s]       
[11/15 15:47:25   2050s]       Upsized: 31, Downsized: 0, Sized but same area: 7, Unchanged: 7, Area change: 26.400um^2 (0.786%)
[11/15 15:47:25   2050s]       Max. move: 10.441um(afe0/adc_fsm/counter/RC_CG_HIER_INST35/RC_CGIC_INST {Ccopt::ClockTree::ClockGate at 0x7f250438ec50, uid:Ad6b6, a PREICGX2BA10TH at (524.800,466.000) in powerdomain auto-default in usermodule module afe0/adc_fsm/counter/RC_CG_HIER_INST35 in clock tree smclk} and 24 others), Min. move: 0.000um, Avg. move: 0.485um
[11/15 15:47:25   2050s]       
[11/15 15:47:25   2050s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[11/15 15:47:25   2050s]         cell counts      : b=3, i=159, icg=360, nicg=0, l=41, total=563
[11/15 15:47:25   2050s]         cell areas       : b=9.200um^2, i=373.200um^2, icg=2808.000um^2, nicg=0.000um^2, l=196.000um^2, total=3386.400um^2
[11/15 15:47:25   2050s]         cell capacitance : b=0.004pF, i=0.801pF, icg=1.128pF, nicg=0.000pF, l=0.130pF, total=2.063pF
[11/15 15:47:25   2050s]         sink capacitance : count=4549, total=7.811pF, avg=0.002pF, sd=0.022pF, min=0.001pF, max=0.600pF
[11/15 15:47:25   2050s]         wire capacitance : top=0.000pF, trunk=2.768pF, leaf=5.572pF, total=8.339pF
[11/15 15:47:25   2050s]         wire lengths     : top=0.000um, trunk=16411.620um, leaf=28233.045um, total=44644.665um
[11/15 15:47:25   2050s]         hp wire lengths  : top=0.000um, trunk=14111.800um, leaf=17461.580um, total=31573.380um
[11/15 15:47:25   2050s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
[11/15 15:47:25   2050s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[11/15 15:47:25   2050s]         Trunk : target=0.400ns count=206 avg=0.091ns sd=0.058ns min=0.029ns max=0.395ns {199 <= 0.240ns, 5 <= 0.320ns, 1 <= 0.360ns, 0 <= 0.380ns, 1 <= 0.400ns}
[11/15 15:47:25   2050s]         Leaf  : target=0.400ns count=363 avg=0.155ns sd=0.074ns min=0.023ns max=0.394ns {309 <= 0.240ns, 43 <= 0.320ns, 7 <= 0.360ns, 3 <= 0.380ns, 1 <= 0.400ns}
[11/15 15:47:25   2050s]       Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
[11/15 15:47:25   2050s]          Bufs: DLY4X0P5MA10TH: 1 DLY2X0P5MA10TH: 2 
[11/15 15:47:25   2050s]          Invs: INVX16BA10TH: 8 INVX13BA10TH: 3 INVX11BA10TH: 3 INVX9BA10TH: 2 INVX7P5BA10TH: 3 INVX6BA10TH: 4 INVX5BA10TH: 6 INVX4BA10TH: 11 INVX3BA10TH: 13 INVX2BA10TH: 21 INVX1BA10TH: 85 
[11/15 15:47:25   2050s]          ICGs: PREICGX16BA10TH: 1 PREICGX13BA10TH: 1 PREICGX11BA10TH: 3 PREICGX9BA10TH: 2 PREICGX7P5BA10TH: 5 PREICGX6BA10TH: 2 PREICGX5BA10TH: 8 PREICGX4BA10TH: 17 PREICGX3BA10TH: 54 PREICGX2BA10TH: 82 PREICGX1BA10TH: 133 PREICGX0P5BA10TH: 52 
[11/15 15:47:25   2050s]        Logics: AOI2XB1X8MA10TH: 1 AOI21X8MA10TH: 1 OAI21X8MA10TH: 2 OAI2XB1X6MA10TH: 2 AO22X3MA10TH: 1 XOR2X4MA10TH: 1 XOR2X3MA10TH: 1 OAI21X3MA10TH: 1 AOI221X3MA10TH: 2 OAI21X2MA10TH: 1 OR4X0P7MA10TH: 2 NAND2X0P5AA10TH: 14 AOI31X0P5MA10TH: 4 NOR2BX0P5MA10TH: 4 OAI21X0P5MA10TH: 4 
[11/15 15:47:25   2050s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[11/15 15:47:25   2050s]         skew_group mclk/prelayout_constraint_mode: insertion delay [min=0.750, max=0.902, avg=0.875, sd=0.021], skew [0.152 vs 0.154], 100% {0.750, 0.902} (wid=0.018 ws=0.016) (gid=0.892 gs=0.152)
[11/15 15:47:25   2050s]             min path sink: core/cg_insret/CG1/CK
[11/15 15:47:25   2050s]             max path sink: core/datapath_inst/mainalu/divider/D_u_reg[17]/CK
[11/15 15:47:25   2050s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[11/15 15:47:25   2050s]         skew_group clk_cpu/prelayout_constraint_mode: insertion delay [min=0.360, max=0.527, avg=0.494, sd=0.018], skew [0.167 vs 0.154*], 99.7% {0.437, 0.527} (wid=0.037 ws=0.032) (gid=0.520 gs=0.175)
[11/15 15:47:25   2050s]         skew_group clk_hfxt/prelayout_constraint_mode: insertion delay [min=0.651, max=0.780, avg=0.767, sd=0.031], skew [0.128 vs 0.154], 100% {0.651, 0.780} (wid=0.009 ws=0.008) (gid=0.772 gs=0.121)
[11/15 15:47:25   2050s]         skew_group clk_lfxt/prelayout_constraint_mode: insertion delay [min=0.653, max=0.799, avg=0.781, sd=0.034], skew [0.146 vs 0.154], 100% {0.653, 0.799} (wid=0.009 ws=0.006) (gid=0.792 gs=0.142)
[11/15 15:47:25   2050s]         skew_group clk_sck0/prelayout_constraint_mode: insertion delay [min=0.419, max=0.430, avg=0.422, sd=0.003], skew [0.011 vs 0.154], 100% {0.419, 0.430} (wid=0.015 ws=0.004) (gid=0.419 gs=0.011)
[11/15 15:47:25   2050s]         skew_group clk_sck1/prelayout_constraint_mode: insertion delay [min=0.356, max=0.360, avg=0.357, sd=0.001], skew [0.005 vs 0.154], 100% {0.356, 0.360} (wid=0.009 ws=0.001) (gid=0.353 gs=0.005)
[11/15 15:47:25   2050s]         skew_group mclk/prelayout_constraint_mode: insertion delay [min=0.750, max=0.902, avg=0.875, sd=0.021], skew [0.152 vs 0.154], 100% {0.750, 0.902} (wid=0.018 ws=0.016) (gid=0.892 gs=0.152)
[11/15 15:47:25   2050s]         skew_group smclk/prelayout_constraint_mode: insertion delay [min=0.651, max=0.805, avg=0.775, sd=0.036], skew [0.154 vs 0.154], 100% {0.651, 0.805} (wid=0.010 ws=0.008) (gid=0.803 gs=0.155)
[11/15 15:47:25   2050s]       Legalizer API calls during this step: 85 succeeded with high effort: 85 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/15 15:47:25   2050s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.6 real=0:00:00.6)
[11/15 15:47:25   2050s]     Reconnecting optimized routes...
[11/15 15:47:25   2050s]     Reset timing graph...
[11/15 15:47:25   2050s] Ignoring AAE DB Resetting ...
[11/15 15:47:25   2050s]     Reset timing graph done.
[11/15 15:47:25   2050s]     Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/15 15:47:25   2050s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:5033.2M
[11/15 15:47:25   2050s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.103, REAL:0.029, MEM:5029.2M
[11/15 15:47:25   2050s]     Leaving CCOpt scope - ClockRefiner...
[11/15 15:47:25   2050s]     Assigned high priority to 0 instances.
[11/15 15:47:25   2050s]     Performing Single Pass Refine Place.
[11/15 15:47:25   2050s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[11/15 15:47:25   2050s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:5029.2M
[11/15 15:47:25   2050s] OPERPROF:   Starting DPlace-Init at level 2, MEM:5029.2M
[11/15 15:47:25   2050s] z: 2, totalTracks: 1
[11/15 15:47:25   2050s] z: 4, totalTracks: 1
[11/15 15:47:25   2050s] z: 6, totalTracks: 1
[11/15 15:47:25   2050s] z: 8, totalTracks: 1
[11/15 15:47:25   2050s] #spOpts: N=65 mergeVia=F 
[11/15 15:47:25   2050s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:5029.2M
[11/15 15:47:25   2050s] Info: 563 insts are soft-fixed.
[11/15 15:47:25   2050s] OPERPROF:       Starting CMU at level 4, MEM:5029.2M
[11/15 15:47:25   2050s] OPERPROF:       Finished CMU at level 4, CPU:0.011, REAL:0.005, MEM:5029.2M
[11/15 15:47:25   2050s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.066, REAL:0.061, MEM:5029.2M
[11/15 15:47:25   2050s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=5029.2MB).
[11/15 15:47:25   2050s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.097, REAL:0.092, MEM:5029.2M
[11/15 15:47:25   2050s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.097, REAL:0.092, MEM:5029.2M
[11/15 15:47:25   2050s] TDRefine: refinePlace mode spiral search
[11/15 15:47:25   2050s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.89100.13
[11/15 15:47:25   2050s] OPERPROF: Starting RefinePlace at level 1, MEM:5029.2M
[11/15 15:47:25   2050s] *** Starting refinePlace (0:34:11 mem=5029.2M) ***
[11/15 15:47:25   2050s] Total net bbox length = 8.967e+05 (5.370e+05 3.598e+05) (ext = 5.153e+04)
[11/15 15:47:25   2050s] Info: 563 insts are soft-fixed.
[11/15 15:47:25   2050s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 15:47:25   2050s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 15:47:25   2050s] OPERPROF:   Starting CellHaloInit at level 2, MEM:5029.2M
[11/15 15:47:25   2050s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.002, REAL:0.002, MEM:5029.2M
[11/15 15:47:25   2050s] OPERPROF:   Starting CellHaloInit at level 2, MEM:5029.2M
[11/15 15:47:25   2050s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.002, REAL:0.002, MEM:5029.2M
[11/15 15:47:25   2050s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:5029.2M
[11/15 15:47:25   2050s] Starting refinePlace ...
[11/15 15:47:25   2050s] One DDP V2 for no tweak run.
[11/15 15:47:25   2050s]   Spread Effort: high, standalone mode, useDDP on.
[11/15 15:47:25   2050s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=5029.2MB) @(0:34:11 - 0:34:11).
[11/15 15:47:25   2050s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 15:47:25   2050s] wireLenOptFixPriorityInst 4540 inst fixed
[11/15 15:47:25   2051s] 
[11/15 15:47:25   2051s] Running Spiral MT with 8 threads  fetchWidth=493 
[11/15 15:47:26   2051s] Move report: legalization moves 33 insts, mean move: 1.93 um, max move: 5.60 um
[11/15 15:47:26   2051s] 	Max move on inst (timer1/g10093): (207.40, 366.00) --> (203.80, 368.00)
[11/15 15:47:26   2051s] [CPU] RefinePlace/Legalization (cpu=0:00:00.9, real=0:00:01.0, mem=5029.2MB) @(0:34:11 - 0:34:12).
[11/15 15:47:26   2051s] Move report: Detail placement moves 33 insts, mean move: 1.93 um, max move: 5.60 um
[11/15 15:47:26   2051s] 	Max move on inst (timer1/g10093): (207.40, 366.00) --> (203.80, 368.00)
[11/15 15:47:26   2051s] 	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 5029.2MB
[11/15 15:47:26   2051s] Statistics of distance of Instance movement in refine placement:
[11/15 15:47:26   2051s]   maximum (X+Y) =         5.60 um
[11/15 15:47:26   2051s]   inst (timer1/g10093) with max move: (207.4, 366) -> (203.8, 368)
[11/15 15:47:26   2051s]   mean    (X+Y) =         1.93 um
[11/15 15:47:26   2051s] Summary Report:
[11/15 15:47:26   2051s] Instances move: 33 (out of 29581 movable)
[11/15 15:47:26   2051s] Instances flipped: 0
[11/15 15:47:26   2051s] Mean displacement: 1.93 um
[11/15 15:47:26   2051s] Max displacement: 5.60 um (Instance: timer1/g10093) (207.4, 366) -> (203.8, 368)
[11/15 15:47:26   2051s] 	Length: 6 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: NAND3X1AA10TH
[11/15 15:47:26   2051s] Total instances moved : 33
[11/15 15:47:26   2051s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.052, REAL:0.593, MEM:5029.2M
[11/15 15:47:26   2051s] Total net bbox length = 8.968e+05 (5.370e+05 3.598e+05) (ext = 5.153e+04)
[11/15 15:47:26   2051s] Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 5029.2MB
[11/15 15:47:26   2051s] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:01.0, mem=5029.2MB) @(0:34:11 - 0:34:12).
[11/15 15:47:26   2051s] *** Finished refinePlace (0:34:12 mem=5029.2M) ***
[11/15 15:47:26   2051s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.89100.13
[11/15 15:47:26   2051s] OPERPROF: Finished RefinePlace at level 1, CPU:1.139, REAL:0.681, MEM:5029.2M
[11/15 15:47:26   2051s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:5029.2M
[11/15 15:47:26   2052s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.086, REAL:0.028, MEM:5029.2M
[11/15 15:47:26   2052s]     ClockRefiner summary
[11/15 15:47:26   2052s]     All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 5106).
[11/15 15:47:26   2052s]     Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 563).
[11/15 15:47:26   2052s]     Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 4543).
[11/15 15:47:26   2052s]     Revert refine place priority changes on 0 instances.
[11/15 15:47:26   2052s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.3 real=0:00:00.8)
[11/15 15:47:26   2052s]     Set dirty flag on 71 instances, 76 nets
[11/15 15:47:26   2052s]   PostConditioning done.
[11/15 15:47:26   2052s] Net route status summary:
[11/15 15:47:26   2052s]   Clock:       569 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=569, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/15 15:47:26   2052s]   Non-clock: 38418 (unrouted=7279, trialRouted=31139, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=7279, (crossesIlmBoundary AND tooFewTerms=0)])
[11/15 15:47:26   2052s]   Update timing and DAG stats after post-conditioning...
[11/15 15:47:26   2052s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 15:47:26   2052s]   Clock tree timing engine global stage delay update for max_delay_corner:setup.late...
[11/15 15:47:26   2052s]   Initializing Timing Graph...
[11/15 15:47:26   2052s]   Initializing Timing Graph done.
[11/15 15:47:26   2052s] End AAE Lib Interpolated Model. (MEM=5029.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 15:47:26   2052s]   Clock tree timing engine global stage delay update for max_delay_corner:setup.late done. (took cpu=0:00:00.3 real=0:00:00.0)
[11/15 15:47:26   2052s]   Clock DAG stats after post-conditioning:
[11/15 15:47:26   2052s]     cell counts      : b=3, i=159, icg=360, nicg=0, l=41, total=563
[11/15 15:47:26   2052s]     cell areas       : b=9.200um^2, i=373.200um^2, icg=2808.000um^2, nicg=0.000um^2, l=196.000um^2, total=3386.400um^2
[11/15 15:47:26   2052s]     cell capacitance : b=0.004pF, i=0.801pF, icg=1.128pF, nicg=0.000pF, l=0.130pF, total=2.063pF
[11/15 15:47:26   2052s]     sink capacitance : count=4549, total=7.811pF, avg=0.002pF, sd=0.022pF, min=0.001pF, max=0.600pF
[11/15 15:47:26   2052s]     wire capacitance : top=0.000pF, trunk=2.768pF, leaf=5.572pF, total=8.339pF
[11/15 15:47:26   2052s]     wire lengths     : top=0.000um, trunk=16411.620um, leaf=28233.045um, total=44644.665um
[11/15 15:47:26   2052s]     hp wire lengths  : top=0.000um, trunk=14111.800um, leaf=17461.580um, total=31573.380um
[11/15 15:47:26   2052s]   Clock DAG net violations after post-conditioning: none
[11/15 15:47:26   2052s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[11/15 15:47:26   2052s]     Trunk : target=0.400ns count=206 avg=0.091ns sd=0.058ns min=0.029ns max=0.395ns {199 <= 0.240ns, 5 <= 0.320ns, 1 <= 0.360ns, 0 <= 0.380ns, 1 <= 0.400ns}
[11/15 15:47:26   2052s]     Leaf  : target=0.400ns count=363 avg=0.155ns sd=0.074ns min=0.023ns max=0.394ns {309 <= 0.240ns, 43 <= 0.320ns, 7 <= 0.360ns, 3 <= 0.380ns, 1 <= 0.400ns}
[11/15 15:47:26   2052s]   Clock DAG library cell distribution after post-conditioning {count}:
[11/15 15:47:26   2052s]      Bufs: DLY4X0P5MA10TH: 1 DLY2X0P5MA10TH: 2 
[11/15 15:47:26   2052s]      Invs: INVX16BA10TH: 8 INVX13BA10TH: 3 INVX11BA10TH: 3 INVX9BA10TH: 2 INVX7P5BA10TH: 3 INVX6BA10TH: 4 INVX5BA10TH: 6 INVX4BA10TH: 11 INVX3BA10TH: 13 INVX2BA10TH: 21 INVX1BA10TH: 85 
[11/15 15:47:26   2052s]      ICGs: PREICGX16BA10TH: 1 PREICGX13BA10TH: 1 PREICGX11BA10TH: 3 PREICGX9BA10TH: 2 PREICGX7P5BA10TH: 5 PREICGX6BA10TH: 2 PREICGX5BA10TH: 8 PREICGX4BA10TH: 17 PREICGX3BA10TH: 54 PREICGX2BA10TH: 82 PREICGX1BA10TH: 133 PREICGX0P5BA10TH: 52 
[11/15 15:47:26   2052s]    Logics: AOI2XB1X8MA10TH: 1 AOI21X8MA10TH: 1 OAI21X8MA10TH: 2 OAI2XB1X6MA10TH: 2 AO22X3MA10TH: 1 XOR2X4MA10TH: 1 XOR2X3MA10TH: 1 OAI21X3MA10TH: 1 AOI221X3MA10TH: 2 OAI21X2MA10TH: 1 OR4X0P7MA10TH: 2 NAND2X0P5AA10TH: 14 AOI31X0P5MA10TH: 4 NOR2BX0P5MA10TH: 4 OAI21X0P5MA10TH: 4 
[11/15 15:47:26   2052s]   Primary reporting skew groups after post-conditioning:
[11/15 15:47:26   2052s]     skew_group mclk/prelayout_constraint_mode: insertion delay [min=0.750, max=0.902, avg=0.875, sd=0.021], skew [0.152 vs 0.154], 100% {0.750, 0.902} (wid=0.018 ws=0.016) (gid=0.892 gs=0.152)
[11/15 15:47:26   2052s]         min path sink: core/cg_insret/CG1/CK
[11/15 15:47:26   2052s]         max path sink: core/datapath_inst/mainalu/divider/D_u_reg[17]/CK
[11/15 15:47:26   2052s]   Skew group summary after post-conditioning:
[11/15 15:47:26   2052s]     skew_group clk_cpu/prelayout_constraint_mode: insertion delay [min=0.360, max=0.527, avg=0.494, sd=0.018], skew [0.167 vs 0.154*], 99.7% {0.437, 0.527} (wid=0.037 ws=0.032) (gid=0.520 gs=0.175)
[11/15 15:47:26   2052s]     skew_group clk_hfxt/prelayout_constraint_mode: insertion delay [min=0.651, max=0.780, avg=0.767, sd=0.031], skew [0.128 vs 0.154], 100% {0.651, 0.780} (wid=0.009 ws=0.008) (gid=0.772 gs=0.121)
[11/15 15:47:26   2052s]     skew_group clk_lfxt/prelayout_constraint_mode: insertion delay [min=0.653, max=0.799, avg=0.781, sd=0.034], skew [0.146 vs 0.154], 100% {0.653, 0.799} (wid=0.009 ws=0.006) (gid=0.792 gs=0.142)
[11/15 15:47:26   2052s]     skew_group clk_sck0/prelayout_constraint_mode: insertion delay [min=0.419, max=0.430, avg=0.422, sd=0.003], skew [0.011 vs 0.154], 100% {0.419, 0.430} (wid=0.015 ws=0.004) (gid=0.419 gs=0.011)
[11/15 15:47:26   2052s]     skew_group clk_sck1/prelayout_constraint_mode: insertion delay [min=0.356, max=0.360, avg=0.357, sd=0.001], skew [0.005 vs 0.154], 100% {0.356, 0.360} (wid=0.009 ws=0.001) (gid=0.353 gs=0.005)
[11/15 15:47:26   2052s]     skew_group mclk/prelayout_constraint_mode: insertion delay [min=0.750, max=0.902, avg=0.875, sd=0.021], skew [0.152 vs 0.154], 100% {0.750, 0.902} (wid=0.018 ws=0.016) (gid=0.892 gs=0.152)
[11/15 15:47:26   2052s]     skew_group smclk/prelayout_constraint_mode: insertion delay [min=0.651, max=0.805, avg=0.775, sd=0.036], skew [0.154 vs 0.154], 100% {0.651, 0.805} (wid=0.010 ws=0.008) (gid=0.803 gs=0.155)
[11/15 15:47:26   2052s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:03.5 real=0:00:02.5)
[11/15 15:47:26   2052s]   Setting CTS place status to fixed for clock tree and sinks.
[11/15 15:47:26   2052s]   numClockCells = 577, numClockCellsFixed = 577, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[11/15 15:47:26   2052s]   Post-balance tidy up or trial balance steps...
[11/15 15:47:26   2052s]   
[11/15 15:47:26   2052s]   Clock DAG stats at end of CTS:
[11/15 15:47:26   2052s]   ==============================
[11/15 15:47:26   2052s]   
[11/15 15:47:26   2052s]   --------------------------------------------------------------
[11/15 15:47:26   2052s]   Cell type                     Count    Area        Capacitance
[11/15 15:47:26   2052s]   --------------------------------------------------------------
[11/15 15:47:26   2052s]   Buffers                          3        9.200       0.004
[11/15 15:47:26   2052s]   Inverters                      159      373.200       0.801
[11/15 15:47:26   2052s]   Integrated Clock Gates         360     2808.000       1.128
[11/15 15:47:26   2052s]   Non-Integrated Clock Gates       0        0.000       0.000
[11/15 15:47:26   2052s]   Clock Logic                     41      196.000       0.130
[11/15 15:47:26   2052s]   All                            563     3386.400       2.063
[11/15 15:47:26   2052s]   --------------------------------------------------------------
[11/15 15:47:26   2052s]   
[11/15 15:47:26   2052s]   
[11/15 15:47:26   2052s]   Clock DAG wire lengths at end of CTS:
[11/15 15:47:26   2052s]   =====================================
[11/15 15:47:26   2052s]   
[11/15 15:47:26   2052s]   --------------------
[11/15 15:47:26   2052s]   Type     Wire Length
[11/15 15:47:26   2052s]   --------------------
[11/15 15:47:26   2052s]   Top           0.000
[11/15 15:47:26   2052s]   Trunk     16411.620
[11/15 15:47:26   2052s]   Leaf      28233.045
[11/15 15:47:26   2052s]   Total     44644.665
[11/15 15:47:26   2052s]   --------------------
[11/15 15:47:26   2052s]   
[11/15 15:47:26   2052s]   
[11/15 15:47:26   2052s]   Clock DAG hp wire lengths at end of CTS:
[11/15 15:47:26   2052s]   ========================================
[11/15 15:47:26   2052s]   
[11/15 15:47:26   2052s]   -----------------------
[11/15 15:47:26   2052s]   Type     hp Wire Length
[11/15 15:47:26   2052s]   -----------------------
[11/15 15:47:26   2052s]   Top            0.000
[11/15 15:47:26   2052s]   Trunk      14111.800
[11/15 15:47:26   2052s]   Leaf       17461.580
[11/15 15:47:26   2052s]   Total      31573.380
[11/15 15:47:26   2052s]   -----------------------
[11/15 15:47:26   2052s]   
[11/15 15:47:26   2052s]   
[11/15 15:47:26   2052s]   Clock DAG capacitances at end of CTS:
[11/15 15:47:26   2052s]   =====================================
[11/15 15:47:26   2052s]   
[11/15 15:47:26   2052s]   ---------------------------------
[11/15 15:47:26   2052s]   Type     Gate     Wire     Total
[11/15 15:47:26   2052s]   ---------------------------------
[11/15 15:47:26   2052s]   Top      0.000    0.000     0.000
[11/15 15:47:26   2052s]   Trunk    2.063    2.768     4.831
[11/15 15:47:26   2052s]   Leaf     7.811    5.572    13.383
[11/15 15:47:26   2052s]   Total    9.875    8.339    18.214
[11/15 15:47:26   2052s]   ---------------------------------
[11/15 15:47:26   2052s]   
[11/15 15:47:26   2052s]   
[11/15 15:47:26   2052s]   Clock DAG sink capacitances at end of CTS:
[11/15 15:47:26   2052s]   ==========================================
[11/15 15:47:26   2052s]   
[11/15 15:47:26   2052s]   --------------------------------------------------------
[11/15 15:47:26   2052s]   Count    Total    Average    Std. Dev.    Min      Max
[11/15 15:47:26   2052s]   --------------------------------------------------------
[11/15 15:47:26   2052s]   4549     7.811     0.002       0.022      0.001    0.600
[11/15 15:47:26   2052s]   --------------------------------------------------------
[11/15 15:47:26   2052s]   
[11/15 15:47:26   2052s]   
[11/15 15:47:26   2052s]   Clock DAG net violations at end of CTS:
[11/15 15:47:26   2052s]   =======================================
[11/15 15:47:26   2052s]   
[11/15 15:47:26   2052s]   None
[11/15 15:47:26   2052s]   
[11/15 15:47:26   2052s]   
[11/15 15:47:26   2052s]   Clock DAG primary half-corner transition distribution at end of CTS:
[11/15 15:47:26   2052s]   ====================================================================
[11/15 15:47:26   2052s]   
[11/15 15:47:26   2052s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/15 15:47:26   2052s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                 Over Target
[11/15 15:47:26   2052s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/15 15:47:26   2052s]   Trunk       0.400      206      0.091       0.058      0.029    0.395    {199 <= 0.240ns, 5 <= 0.320ns, 1 <= 0.360ns, 0 <= 0.380ns, 1 <= 0.400ns}          -
[11/15 15:47:26   2052s]   Leaf        0.400      363      0.155       0.074      0.023    0.394    {309 <= 0.240ns, 43 <= 0.320ns, 7 <= 0.360ns, 3 <= 0.380ns, 1 <= 0.400ns}         -
[11/15 15:47:26   2052s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/15 15:47:26   2052s]   
[11/15 15:47:26   2052s]   
[11/15 15:47:26   2052s]   Clock DAG library cell distribution at end of CTS:
[11/15 15:47:26   2052s]   ==================================================
[11/15 15:47:26   2052s]   
[11/15 15:47:26   2052s]   ---------------------------------------------------
[11/15 15:47:26   2052s]   Name                Type        Inst     Inst Area 
[11/15 15:47:26   2052s]                                   Count    (um^2)
[11/15 15:47:26   2052s]   ---------------------------------------------------
[11/15 15:47:26   2052s]   DLY4X0P5MA10TH      buffer         1        4.400
[11/15 15:47:26   2052s]   DLY2X0P5MA10TH      buffer         2        4.800
[11/15 15:47:26   2052s]   INVX16BA10TH        inverter       8       73.600
[11/15 15:47:26   2052s]   INVX13BA10TH        inverter       3       22.800
[11/15 15:47:26   2052s]   INVX11BA10TH        inverter       3       19.200
[11/15 15:47:26   2052s]   INVX9BA10TH         inverter       2       10.400
[11/15 15:47:26   2052s]   INVX7P5BA10TH       inverter       3       14.400
[11/15 15:47:26   2052s]   INVX6BA10TH         inverter       4       16.000
[11/15 15:47:26   2052s]   INVX5BA10TH         inverter       6       19.200
[11/15 15:47:26   2052s]   INVX4BA10TH         inverter      11       30.800
[11/15 15:47:26   2052s]   INVX3BA10TH         inverter      13       31.200
[11/15 15:47:26   2052s]   INVX2BA10TH         inverter      21       33.600
[11/15 15:47:26   2052s]   INVX1BA10TH         inverter      85      102.000
[11/15 15:47:26   2052s]   PREICGX16BA10TH     icg            1       18.400
[11/15 15:47:26   2052s]   PREICGX13BA10TH     icg            1       15.600
[11/15 15:47:26   2052s]   PREICGX11BA10TH     icg            3       44.400
[11/15 15:47:26   2052s]   PREICGX9BA10TH      icg            2       26.400
[11/15 15:47:26   2052s]   PREICGX7P5BA10TH    icg            5       62.000
[11/15 15:47:26   2052s]   PREICGX6BA10TH      icg            2       20.800
[11/15 15:47:26   2052s]   PREICGX5BA10TH      icg            8       76.800
[11/15 15:47:26   2052s]   PREICGX4BA10TH      icg           17      156.400
[11/15 15:47:26   2052s]   PREICGX3BA10TH      icg           54      432.000
[11/15 15:47:26   2052s]   PREICGX2BA10TH      icg           82      623.200
[11/15 15:47:26   2052s]   PREICGX1BA10TH      icg          133      957.600
[11/15 15:47:26   2052s]   PREICGX0P5BA10TH    icg           52      374.400
[11/15 15:47:26   2052s]   AOI2XB1X8MA10TH     logic          1       15.200
[11/15 15:47:26   2052s]   AOI21X8MA10TH       logic          1       13.200
[11/15 15:47:26   2052s]   OAI21X8MA10TH       logic          2       26.400
[11/15 15:47:26   2052s]   OAI2XB1X6MA10TH     logic          2       23.200
[11/15 15:47:26   2052s]   AO22X3MA10TH        logic          1        8.800
[11/15 15:47:26   2052s]   XOR2X4MA10TH        logic          1       12.400
[11/15 15:47:26   2052s]   XOR2X3MA10TH        logic          1        8.400
[11/15 15:47:26   2052s]   OAI21X3MA10TH       logic          1        5.200
[11/15 15:47:26   2052s]   AOI221X3MA10TH      logic          2       17.600
[11/15 15:47:26   2052s]   OAI21X2MA10TH       logic          1        4.000
[11/15 15:47:26   2052s]   OR4X0P7MA10TH       logic          2        8.800
[11/15 15:47:26   2052s]   NAND2X0P5AA10TH     logic         14       22.400
[11/15 15:47:26   2052s]   AOI31X0P5MA10TH     logic          4       11.200
[11/15 15:47:26   2052s]   NOR2BX0P5MA10TH     logic          4        9.600
[11/15 15:47:26   2052s]   OAI21X0P5MA10TH     logic          4        9.600
[11/15 15:47:26   2052s]   ---------------------------------------------------
[11/15 15:47:26   2052s]   
[11/15 15:47:26   2052s]   
[11/15 15:47:26   2052s]   Primary reporting skew groups summary at end of CTS:
[11/15 15:47:26   2052s]   ====================================================
[11/15 15:47:26   2052s]   
[11/15 15:47:26   2052s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/15 15:47:26   2052s]   Half-corner                    Skew Group                        Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[11/15 15:47:26   2052s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/15 15:47:26   2052s]   max_delay_corner:setup.late    mclk/prelayout_constraint_mode    0.750     0.902     0.152       0.154         0.016           0.008           0.875        0.021     100% {0.750, 0.902}
[11/15 15:47:26   2052s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/15 15:47:26   2052s]   
[11/15 15:47:26   2052s]   
[11/15 15:47:26   2052s]   Skew group summary at end of CTS:
[11/15 15:47:26   2052s]   =================================
[11/15 15:47:26   2052s]   
[11/15 15:47:26   2052s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/15 15:47:26   2052s]   Half-corner                    Skew Group                            Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[11/15 15:47:26   2052s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/15 15:47:26   2052s]   max_delay_corner:setup.late    clk_cpu/prelayout_constraint_mode     0.360     0.527     0.167    0.154*           0.032           0.009           0.494        0.018     99.7% {0.437, 0.527}
[11/15 15:47:26   2052s]   max_delay_corner:setup.late    clk_hfxt/prelayout_constraint_mode    0.651     0.780     0.128       0.154         0.008           0.002           0.767        0.031     100% {0.651, 0.780}
[11/15 15:47:26   2052s]   max_delay_corner:setup.late    clk_lfxt/prelayout_constraint_mode    0.653     0.799     0.146       0.154         0.006           0.002           0.781        0.034     100% {0.653, 0.799}
[11/15 15:47:26   2052s]   max_delay_corner:setup.late    clk_sck0/prelayout_constraint_mode    0.419     0.430     0.011       0.154         0.004           0.004           0.422        0.003     100% {0.419, 0.430}
[11/15 15:47:26   2052s]   max_delay_corner:setup.late    clk_sck1/prelayout_constraint_mode    0.356     0.360     0.005       0.154         0.001           0.001           0.357        0.001     100% {0.356, 0.360}
[11/15 15:47:26   2052s]   max_delay_corner:setup.late    mclk/prelayout_constraint_mode        0.750     0.902     0.152       0.154         0.016           0.008           0.875        0.021     100% {0.750, 0.902}
[11/15 15:47:26   2052s]   max_delay_corner:setup.late    smclk/prelayout_constraint_mode       0.651     0.805     0.154       0.154         0.008           0.003           0.775        0.036     100% {0.651, 0.805}
[11/15 15:47:26   2052s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/15 15:47:26   2052s]   
[11/15 15:47:26   2052s]   
[11/15 15:47:26   2052s]   Min/max skew group path pins for unmet skew targets:
[11/15 15:47:26   2052s]   ====================================================
[11/15 15:47:26   2052s]   
[11/15 15:47:26   2052s]   -----------------------------------------------------------------------------------------------------------------------------
[11/15 15:47:26   2052s]   Half-corner                    Skew Group                           Min/Max    Delay    Pin
[11/15 15:47:26   2052s]   -----------------------------------------------------------------------------------------------------------------------------
[11/15 15:47:26   2052s]   max_delay_corner:setup.late    clk_cpu/prelayout_constraint_mode    Min        0.360    adddec0/mem_sel_periph_int_reg[14]/CK
[11/15 15:47:26   2052s]   max_delay_corner:setup.late    clk_cpu/prelayout_constraint_mode    Max        0.527    gpio3/clr_if_reg[7]/CK
[11/15 15:47:26   2052s]   -----------------------------------------------------------------------------------------------------------------------------
[11/15 15:47:26   2052s]   
[11/15 15:47:26   2052s]   
[11/15 15:47:26   2052s]   Found a total of 0 clock tree pins with a slew violation.
[11/15 15:47:26   2052s]   
[11/15 15:47:26   2052s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/15 15:47:26   2052s] Synthesizing clock trees done.
[11/15 15:47:26   2052s] Tidy Up And Update Timing...
[11/15 15:47:26   2052s] External - Set all clocks to propagated mode...
[11/15 15:47:26   2052s] Innovus updating I/O latencies
[11/15 15:47:27   2055s] #################################################################################
[11/15 15:47:27   2055s] # Design Stage: PreRoute
[11/15 15:47:27   2055s] # Design Name: MCU
[11/15 15:47:27   2055s] # Design Mode: 65nm
[11/15 15:47:27   2055s] # Analysis Mode: MMMC OCV 
[11/15 15:47:27   2055s] # Parasitics Mode: No SPEF/RCDB 
[11/15 15:47:27   2055s] # Signoff Settings: SI Off 
[11/15 15:47:27   2055s] #################################################################################
[11/15 15:47:27   2057s] Topological Sorting (REAL = 0:00:00.0, MEM = 5205.3M, InitMEM = 5200.8M)
[11/15 15:47:27   2057s] Calculate early delays in OCV mode...
[11/15 15:47:27   2057s] Calculate late delays in OCV mode...
[11/15 15:47:27   2057s] Calculate late delays in OCV mode...
[11/15 15:47:27   2057s] Calculate early delays in OCV mode...
[11/15 15:47:28   2057s] Start delay calculation (fullDC) (8 T). (MEM=5205.34)
[11/15 15:47:28   2057s] End AAE Lib Interpolated Model. (MEM=5225.35 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 15:47:28   2060s] Total number of fetched objects 32209
[11/15 15:47:28   2060s] Total number of fetched objects 32209
[11/15 15:47:28   2061s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[11/15 15:47:28   2061s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[11/15 15:47:28   2061s] End delay calculation. (MEM=5549.68 CPU=0:00:01.5 REAL=0:00:00.0)
[11/15 15:47:28   2061s] End delay calculation (fullDC). (MEM=5549.68 CPU=0:00:03.6 REAL=0:00:01.0)
[11/15 15:47:28   2061s] *** CDM Built up (cpu=0:00:06.0  real=0:00:01.0  mem= 5549.7M) ***
[11/15 15:47:29   2062s] Setting all clocks to propagated mode.
[11/15 15:47:29   2062s] External - Set all clocks to propagated mode done. (took cpu=0:00:10.2 real=0:00:03.1)
[11/15 15:47:29   2062s] Clock DAG stats after update timingGraph:
[11/15 15:47:29   2062s]   cell counts      : b=3, i=159, icg=360, nicg=0, l=41, total=563
[11/15 15:47:29   2062s]   cell areas       : b=9.200um^2, i=373.200um^2, icg=2808.000um^2, nicg=0.000um^2, l=196.000um^2, total=3386.400um^2
[11/15 15:47:29   2062s]   cell capacitance : b=0.004pF, i=0.801pF, icg=1.128pF, nicg=0.000pF, l=0.130pF, total=2.063pF
[11/15 15:47:29   2062s]   sink capacitance : count=4549, total=7.811pF, avg=0.002pF, sd=0.022pF, min=0.001pF, max=0.600pF
[11/15 15:47:29   2062s]   wire capacitance : top=0.000pF, trunk=2.768pF, leaf=5.572pF, total=8.339pF
[11/15 15:47:29   2062s]   wire lengths     : top=0.000um, trunk=16411.620um, leaf=28233.045um, total=44644.665um
[11/15 15:47:29   2062s]   hp wire lengths  : top=0.000um, trunk=14111.800um, leaf=17461.580um, total=31573.380um
[11/15 15:47:29   2062s] Clock DAG net violations after update timingGraph: none
[11/15 15:47:29   2062s] Clock DAG primary half-corner transition distribution after update timingGraph:
[11/15 15:47:29   2062s]   Trunk : target=0.400ns count=206 avg=0.091ns sd=0.058ns min=0.029ns max=0.395ns {199 <= 0.240ns, 5 <= 0.320ns, 1 <= 0.360ns, 0 <= 0.380ns, 1 <= 0.400ns}
[11/15 15:47:29   2062s]   Leaf  : target=0.400ns count=363 avg=0.155ns sd=0.074ns min=0.023ns max=0.394ns {309 <= 0.240ns, 43 <= 0.320ns, 7 <= 0.360ns, 3 <= 0.380ns, 1 <= 0.400ns}
[11/15 15:47:29   2062s] Clock DAG library cell distribution after update timingGraph {count}:
[11/15 15:47:29   2062s]    Bufs: DLY4X0P5MA10TH: 1 DLY2X0P5MA10TH: 2 
[11/15 15:47:29   2062s]    Invs: INVX16BA10TH: 8 INVX13BA10TH: 3 INVX11BA10TH: 3 INVX9BA10TH: 2 INVX7P5BA10TH: 3 INVX6BA10TH: 4 INVX5BA10TH: 6 INVX4BA10TH: 11 INVX3BA10TH: 13 INVX2BA10TH: 21 INVX1BA10TH: 85 
[11/15 15:47:29   2062s]    ICGs: PREICGX16BA10TH: 1 PREICGX13BA10TH: 1 PREICGX11BA10TH: 3 PREICGX9BA10TH: 2 PREICGX7P5BA10TH: 5 PREICGX6BA10TH: 2 PREICGX5BA10TH: 8 PREICGX4BA10TH: 17 PREICGX3BA10TH: 54 PREICGX2BA10TH: 82 PREICGX1BA10TH: 133 PREICGX0P5BA10TH: 52 
[11/15 15:47:29   2062s]  Logics: AOI2XB1X8MA10TH: 1 AOI21X8MA10TH: 1 OAI21X8MA10TH: 2 OAI2XB1X6MA10TH: 2 AO22X3MA10TH: 1 XOR2X4MA10TH: 1 XOR2X3MA10TH: 1 OAI21X3MA10TH: 1 AOI221X3MA10TH: 2 OAI21X2MA10TH: 1 OR4X0P7MA10TH: 2 NAND2X0P5AA10TH: 14 AOI31X0P5MA10TH: 4 NOR2BX0P5MA10TH: 4 OAI21X0P5MA10TH: 4 
[11/15 15:47:29   2062s] Primary reporting skew groups after update timingGraph:
[11/15 15:47:29   2062s]   skew_group mclk/prelayout_constraint_mode: insertion delay [min=0.750, max=0.902, avg=0.875, sd=0.021], skew [0.152 vs 0.154], 100% {0.750, 0.902} (wid=0.018 ws=0.016) (gid=0.892 gs=0.152)
[11/15 15:47:29   2062s]       min path sink: core/cg_insret/CG1/CK
[11/15 15:47:29   2062s]       max path sink: core/datapath_inst/mainalu/divider/D_u_reg[17]/CK
[11/15 15:47:29   2062s] Skew group summary after update timingGraph:
[11/15 15:47:29   2062s]   skew_group clk_cpu/prelayout_constraint_mode: insertion delay [min=0.360, max=0.527, avg=0.494, sd=0.018], skew [0.167 vs 0.154*], 99.7% {0.437, 0.527} (wid=0.037 ws=0.032) (gid=0.520 gs=0.175)
[11/15 15:47:29   2062s]   skew_group clk_hfxt/prelayout_constraint_mode: insertion delay [min=0.651, max=0.780, avg=0.767, sd=0.031], skew [0.128 vs 0.154], 100% {0.651, 0.780} (wid=0.009 ws=0.008) (gid=0.772 gs=0.121)
[11/15 15:47:29   2062s]   skew_group clk_lfxt/prelayout_constraint_mode: insertion delay [min=0.653, max=0.799, avg=0.781, sd=0.034], skew [0.146 vs 0.154], 100% {0.653, 0.799} (wid=0.009 ws=0.006) (gid=0.792 gs=0.142)
[11/15 15:47:29   2062s]   skew_group clk_sck0/prelayout_constraint_mode: insertion delay [min=0.419, max=0.430, avg=0.422, sd=0.003], skew [0.011 vs 0.154], 100% {0.419, 0.430} (wid=0.015 ws=0.004) (gid=0.419 gs=0.011)
[11/15 15:47:29   2062s]   skew_group clk_sck1/prelayout_constraint_mode: insertion delay [min=0.356, max=0.360, avg=0.357, sd=0.001], skew [0.005 vs 0.154], 100% {0.356, 0.360} (wid=0.009 ws=0.001) (gid=0.353 gs=0.005)
[11/15 15:47:29   2062s]   skew_group mclk/prelayout_constraint_mode: insertion delay [min=0.750, max=0.902, avg=0.875, sd=0.021], skew [0.152 vs 0.154], 100% {0.750, 0.902} (wid=0.018 ws=0.016) (gid=0.892 gs=0.152)
[11/15 15:47:29   2062s]   skew_group smclk/prelayout_constraint_mode: insertion delay [min=0.651, max=0.805, avg=0.775, sd=0.036], skew [0.154 vs 0.154], 100% {0.651, 0.805} (wid=0.010 ws=0.008) (gid=0.803 gs=0.155)
[11/15 15:47:29   2062s] Logging CTS constraint violations...
[11/15 15:47:29   2062s]   No violations found.
[11/15 15:47:29   2062s] Logging CTS constraint violations done.
[11/15 15:47:29   2062s] Tidy Up And Update Timing done. (took cpu=0:00:10.4 real=0:00:03.3)
[11/15 15:47:29   2063s] Runtime done. (took cpu=0:04:10 real=0:01:29)
[11/15 15:47:29   2063s] Runtime Report Coverage % = 100
[11/15 15:47:29   2063s] Runtime Summary
[11/15 15:47:29   2063s] ===============
[11/15 15:47:29   2063s] Clock Runtime:  (55%) Core CTS          49.56 (Init 7.59, Construction 9.60, Implementation 23.05, eGRPC 5.25, PostConditioning 1.67, Other 2.41)
[11/15 15:47:29   2063s] Clock Runtime:  (34%) CTS services      30.78 (RefinePlace 2.90, EarlyGlobalClock 2.26, NanoRoute 24.50, ExtractRC 1.12, TimingAnalysis 0.00)
[11/15 15:47:29   2063s] Clock Runtime:   (9%) Other CTS          8.87 (Init 3.75, CongRepair/EGR-DP 2.06, TimingUpdate 3.07, Other 0.00)
[11/15 15:47:29   2063s] Clock Runtime: (100%) Total             89.22
[11/15 15:47:29   2063s] 
[11/15 15:47:29   2063s] 
[11/15 15:47:29   2063s] Runtime Summary:
[11/15 15:47:29   2063s] ================
[11/15 15:47:29   2063s] 
[11/15 15:47:29   2063s] ---------------------------------------------------------------------------------------------------------------------------
[11/15 15:47:29   2063s] wall   % time  children  called  name
[11/15 15:47:29   2063s] ---------------------------------------------------------------------------------------------------------------------------
[11/15 15:47:29   2063s] 89.24  100.00   89.24      0       
[11/15 15:47:29   2063s] 89.24  100.00   89.22      1     Runtime
[11/15 15:47:29   2063s]  0.23    0.26    0.23      1     CCOpt::Phase::Initialization
[11/15 15:47:29   2063s]  0.23    0.26    0.22      1       Check Prerequisites
[11/15 15:47:29   2063s]  0.22    0.25    0.00      1         Leaving CCOpt scope - CheckPlace
[11/15 15:47:29   2063s]  8.31    9.32    7.87      1     CCOpt::Phase::PreparingToBalance
[11/15 15:47:29   2063s]  0.00    0.00    0.00      1       Leaving CCOpt scope - Initializing power interface
[11/15 15:47:29   2063s]  2.56    2.87    0.00      1       Leaving CCOpt scope - Initializing activity data
[11/15 15:47:29   2063s]  0.96    1.07    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[11/15 15:47:29   2063s]  0.34    0.38    0.00      1       Legalization setup
[11/15 15:47:29   2063s]  4.00    4.49    0.00      1       Validating CTS configuration
[11/15 15:47:29   2063s]  0.00    0.00    0.00      1         Checking module port directions
[11/15 15:47:29   2063s]  2.79    3.12    0.00      1     Preparing To Balance
[11/15 15:47:29   2063s] 14.28   16.00   14.28      1     CCOpt::Phase::Construction
[11/15 15:47:29   2063s]  8.64    9.68    8.61      1       Stage::Clustering
[11/15 15:47:29   2063s]  4.71    5.28    4.56      1         Clustering
[11/15 15:47:29   2063s]  0.01    0.01    0.00      1           Initialize for clustering
[11/15 15:47:29   2063s]  3.09    3.46    0.01      1           Bottom-up phase
[11/15 15:47:29   2063s]  0.01    0.01    0.00      1             Clock tree timing engine global stage delay update for max_delay_corner:setup.late
[11/15 15:47:29   2063s]  1.46    1.64    1.06      1           Legalizing clock trees
[11/15 15:47:29   2063s]  1.01    1.14    0.00      1             Leaving CCOpt scope - ClockRefiner
[11/15 15:47:29   2063s]  0.04    0.05    0.00      1             Clock tree timing engine global stage delay update for max_delay_corner:setup.late
[11/15 15:47:29   2063s]  3.90    4.37    3.70      1         CongRepair After Initial Clustering
[11/15 15:47:29   2063s]  3.30    3.69    2.89      1           Leaving CCOpt scope - Early Global Route
[11/15 15:47:29   2063s]  1.85    2.08    0.00      1             Early Global Route - eGR only step
[11/15 15:47:29   2063s]  1.04    1.16    0.00      1             Congestion Repair
[11/15 15:47:29   2063s]  0.36    0.41    0.00      1           Leaving CCOpt scope - extractRC
[11/15 15:47:29   2063s]  0.05    0.05    0.00      1           Clock tree timing engine global stage delay update for max_delay_corner:setup.late
[11/15 15:47:29   2063s]  0.22    0.25    0.22      1       Stage::DRV Fixing
[11/15 15:47:29   2063s]  0.11    0.12    0.00      1         Fixing clock tree slew time and max cap violations
[11/15 15:47:29   2063s]  0.12    0.13    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[11/15 15:47:29   2063s]  5.41    6.06    5.40      1       Stage::Insertion Delay Reduction
[11/15 15:47:29   2063s]  0.26    0.30    0.00      1         Removing unnecessary root buffering
[11/15 15:47:29   2063s]  0.05    0.05    0.00      1         Removing unconstrained drivers
[11/15 15:47:29   2063s]  0.72    0.80    0.00      1         Reducing insertion delay 1
[11/15 15:47:29   2063s]  0.74    0.83    0.00      1         Removing longest path buffering
[11/15 15:47:29   2063s]  3.63    4.06    0.00      1         Reducing insertion delay 2
[11/15 15:47:29   2063s] 23.27   26.08   23.27      1     CCOpt::Phase::Implementation
[11/15 15:47:29   2063s]  3.73    4.18    3.72      1       Stage::Reducing Power
[11/15 15:47:29   2063s]  0.23    0.26    0.00      1         Improving clock tree routing
[11/15 15:47:29   2063s]  3.10    3.47    0.09      1         Reducing clock tree power 1
[11/15 15:47:29   2063s]  0.09    0.10    0.00      3           Legalizing clock trees
[11/15 15:47:29   2063s]  0.39    0.43    0.00      1         Reducing clock tree power 2
[11/15 15:47:29   2063s]  5.59    6.26    5.48      1       Stage::Balancing
[11/15 15:47:29   2063s]  4.89    5.48    4.85      1         Approximately balancing fragments step
[11/15 15:47:29   2063s]  2.79    3.13    0.00      1           Resolve constraints - Approximately balancing fragments
[11/15 15:47:29   2063s]  0.11    0.12    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[11/15 15:47:29   2063s]  0.08    0.09    0.00      1           Moving gates to improve sub-tree skew
[11/15 15:47:29   2063s]  1.20    1.35    0.00      1           Approximately balancing fragments bottom up
[11/15 15:47:29   2063s]  0.66    0.74    0.00      1           Approximately balancing fragments, wire and cell delays
[11/15 15:47:29   2063s]  0.12    0.13    0.00      1         Improving fragments clock skew
[11/15 15:47:29   2063s]  0.32    0.36    0.27      1         Approximately balancing step
[11/15 15:47:29   2063s]  0.18    0.20    0.00      1           Resolve constraints - Approximately balancing
[11/15 15:47:29   2063s]  0.09    0.10    0.00      1           Approximately balancing, wire and cell delays
[11/15 15:47:29   2063s]  0.05    0.06    0.00      1         Fixing clock tree overload
[11/15 15:47:29   2063s]  0.09    0.10    0.00      1         Approximately balancing paths
[11/15 15:47:29   2063s] 13.56   15.20   13.55      1       Stage::Polishing
[11/15 15:47:29   2063s]  0.14    0.15    0.04      1         Merging balancing drivers for power
[11/15 15:47:29   2063s]  0.04    0.04    0.00      1           Clock tree timing engine global stage delay update for max_delay_corner:setup.late
[11/15 15:47:29   2063s]  0.11    0.12    0.00      1         Improving clock skew
[11/15 15:47:29   2063s]  5.03    5.64    4.79      1         Moving gates to reduce wire capacitance
[11/15 15:47:29   2063s]  0.12    0.13    0.00      2           Artificially removing short and long paths
[11/15 15:47:29   2063s]  0.96    1.08    0.07      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[11/15 15:47:29   2063s]  0.07    0.07    0.00      1             Legalizing clock trees
[11/15 15:47:29   2063s]  1.55    1.74    0.06      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[11/15 15:47:29   2063s]  0.06    0.06    0.00      1             Legalizing clock trees
[11/15 15:47:29   2063s]  0.95    1.07    0.06      1           Moving gates to reduce wire capacitance - iteration 2: WireCapReduction
[11/15 15:47:29   2063s]  0.06    0.07    0.00      1             Legalizing clock trees
[11/15 15:47:29   2063s]  1.20    1.35    0.05      1           Moving gates to reduce wire capacitance - iteration 2: MoveGates
[11/15 15:47:29   2063s]  0.05    0.06    0.00      1             Legalizing clock trees
[11/15 15:47:29   2063s]  1.33    1.49    0.11      1         Reducing clock tree power 3
[11/15 15:47:29   2063s]  0.05    0.05    0.00      1           Artificially removing short and long paths
[11/15 15:47:29   2063s]  0.06    0.07    0.00      2           Legalizing clock trees
[11/15 15:47:29   2063s]  0.26    0.29    0.00      1         Improving insertion delay
[11/15 15:47:29   2063s]  6.68    7.48    6.50      1         Wire Opt OverFix
[11/15 15:47:29   2063s]  6.09    6.82    5.96      1           Wire Reduction extra effort
[11/15 15:47:29   2063s]  0.05    0.05    0.00      1             Artificially removing short and long paths
[11/15 15:47:29   2063s]  0.08    0.09    0.00      1             Global shorten wires A0
[11/15 15:47:29   2063s]  4.42    4.95    0.00      2             Move For Wirelength - core
[11/15 15:47:29   2063s]  0.11    0.12    0.00      1             Global shorten wires A1
[11/15 15:47:29   2063s]  0.72    0.81    0.00      1             Global shorten wires B
[11/15 15:47:29   2063s]  0.59    0.66    0.00      1             Move For Wirelength - branch
[11/15 15:47:29   2063s]  0.41    0.46    0.41      1           Optimizing orientation
[11/15 15:47:29   2063s]  0.41    0.46    0.00      1             FlipOpt
[11/15 15:47:29   2063s]  0.39    0.43    0.23      1       Stage::Updating netlist
[11/15 15:47:29   2063s]  0.23    0.25    0.00      1         Leaving CCOpt scope - ClockRefiner
[11/15 15:47:29   2063s]  6.43    7.21    5.86      1     CCOpt::Phase::eGRPC
[11/15 15:47:29   2063s]  1.67    1.87    1.57      1       Leaving CCOpt scope - Routing Tools
[11/15 15:47:29   2063s]  1.57    1.75    0.00      1         Early Global Route - eGR only step
[11/15 15:47:29   2063s]  0.33    0.37    0.00      1       Leaving CCOpt scope - extractRC
[11/15 15:47:29   2063s]  0.04    0.04    0.04      1       Reset bufferability constraints
[11/15 15:47:29   2063s]  0.04    0.04    0.00      1         Clock tree timing engine global stage delay update for max_delay_corner:setup.late
[11/15 15:47:29   2063s]  0.13    0.15    0.04      1       eGRPC Moving buffers
[11/15 15:47:29   2063s]  0.04    0.04    0.00      1         Violation analysis
[11/15 15:47:29   2063s]  2.50    2.80    0.02      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[11/15 15:47:29   2063s]  0.02    0.02    0.00      1         Artificially removing long paths
[11/15 15:47:29   2063s]  0.00    0.00    0.00      1         Reverting Artificially removing long paths
[11/15 15:47:29   2063s]  0.12    0.13    0.00      1       eGRPC Fixing DRVs
[11/15 15:47:29   2063s]  0.06    0.07    0.00      1       Reconnecting optimized routes
[11/15 15:47:29   2063s]  0.15    0.17    0.00      1       Violation analysis
[11/15 15:47:29   2063s]  0.86    0.96    0.00      1       Leaving CCOpt scope - ClockRefiner
[11/15 15:47:29   2063s] 27.99   31.36   27.70      1     CCOpt::Phase::Routing
[11/15 15:47:29   2063s] 27.22   30.50   27.08      1       Leaving CCOpt scope - Routing Tools
[11/15 15:47:29   2063s]  1.56    1.75    0.00      1         Early Global Route - eGR->Nr High Frequency step
[11/15 15:47:29   2063s] 24.50   27.45    0.00      1         NanoRoute
[11/15 15:47:29   2063s]  1.02    1.14    0.00      1         Route Remaining Unrouted Nets
[11/15 15:47:29   2063s]  0.43    0.48    0.00      1       Leaving CCOpt scope - extractRC
[11/15 15:47:29   2063s]  0.05    0.05    0.00      1       Clock tree timing engine global stage delay update for max_delay_corner:setup.late
[11/15 15:47:29   2063s]  2.48    2.77    2.07      1     CCOpt::Phase::PostConditioning
[11/15 15:47:29   2063s]  0.00    0.00    0.00      1       Reset bufferability constraints
[11/15 15:47:29   2063s]  0.14    0.16    0.00      1       PostConditioning Upsizing To Fix DRVs
[11/15 15:47:29   2063s]  0.20    0.23    0.00      1       Recomputing CTS skew targets
[11/15 15:47:29   2063s]  0.11    0.12    0.00      1       PostConditioning Fixing DRVs
[11/15 15:47:29   2063s]  0.10    0.12    0.00      1       Buffering to fix DRVs
[11/15 15:47:29   2063s]  0.61    0.68    0.00      1       PostConditioning Fixing Skew by cell sizing
[11/15 15:47:29   2063s]  0.06    0.06    0.00      1       Reconnecting optimized routes
[11/15 15:47:29   2063s]  0.81    0.90    0.00      1       Leaving CCOpt scope - ClockRefiner
[11/15 15:47:29   2063s]  0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[11/15 15:47:29   2063s]  0.04    0.05    0.00      1       Clock tree timing engine global stage delay update for max_delay_corner:setup.late
[11/15 15:47:29   2063s]  0.14    0.16    0.00      1     Post-balance tidy up or trial balance steps
[11/15 15:47:29   2063s]  3.29    3.69    3.07      1     Tidy Up And Update Timing
[11/15 15:47:29   2063s]  3.07    3.44    0.00      1       External - Set all clocks to propagated mode
[11/15 15:47:29   2063s] ---------------------------------------------------------------------------------------------------------------------------
[11/15 15:47:29   2063s] 
[11/15 15:47:29   2063s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/15 15:47:29   2063s] Synthesizing clock trees with CCOpt done.
[11/15 15:47:29   2063s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/15 15:47:29   2063s] Type 'man IMPSP-9025' for more detail.
[11/15 15:47:29   2063s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3334.4M, totSessionCpu=0:34:23 **
[11/15 15:47:29   2063s] **WARN: (IMPOPT-576):	32 nets have unplaced terms. 
[11/15 15:47:29   2063s] Type 'man IMPOPT-576' for more detail.
[11/15 15:47:29   2063s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/15 15:47:30   2065s] Need call spDPlaceInit before registerPrioInstLoc.
[11/15 15:47:30   2065s] **Info: Trial Route has Max Route Layer 15/8.
[11/15 15:47:30   2065s] *** InitOpt #2 [begin] : totSession cpu/real = 0:34:25.2/0:10:29.9 (3.3), mem = 4775.6M
[11/15 15:47:30   2065s] GigaOpt running with 8 threads.
[11/15 15:47:30   2065s] Info: 8 threads available for lower-level modules during optimization.
[11/15 15:47:30   2065s] OPERPROF: Starting DPlace-Init at level 1, MEM:4775.6M
[11/15 15:47:30   2065s] z: 2, totalTracks: 1
[11/15 15:47:30   2065s] z: 4, totalTracks: 1
[11/15 15:47:30   2065s] z: 6, totalTracks: 1
[11/15 15:47:30   2065s] z: 8, totalTracks: 1
[11/15 15:47:30   2065s] #spOpts: N=65 mergeVia=F 
[11/15 15:47:30   2065s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4775.6M
[11/15 15:47:30   2065s] OPERPROF:     Starting CMU at level 3, MEM:4775.6M
[11/15 15:47:30   2065s] OPERPROF:     Finished CMU at level 3, CPU:0.011, REAL:0.006, MEM:4771.6M
[11/15 15:47:30   2065s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.065, MEM:4771.6M
[11/15 15:47:30   2065s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4771.6MB).
[11/15 15:47:30   2065s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.133, REAL:0.098, MEM:4771.6M
[11/15 15:47:30   2065s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4771.6M
[11/15 15:47:30   2065s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.090, REAL:0.029, MEM:4771.6M
[11/15 15:47:30   2065s] **Info: Trial Route has Max Route Layer 15/8.
[11/15 15:47:30   2065s] 
[11/15 15:47:30   2065s] Creating Lib Analyzer ...
[11/15 15:47:30   2065s] **Info: Trial Route has Max Route Layer 15/8.
[11/15 15:47:30   2065s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 8 threads.
[11/15 15:47:30   2065s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[11/15 15:47:30   2065s] Total number of usable buffers from Lib Analyzer: 74 ( BUFX1MA10TH BUFX1BA10TH BUFX0P8MA10TH BUFX0P8BA10TH BUFX0P7MA10TH BUFX0P7BA10TH BUFHX1MA10TH BUFHX0P8MA10TH BUFHX0P7MA10TH BUFX2MA10TH BUFX2BA10TH BUFX1P7MA10TH BUFX1P7BA10TH BUFX1P4MA10TH BUFX1P4BA10TH BUFX1P2MA10TH BUFX1P2BA10TH BUFHX1P7MA10TH BUFHX1P4MA10TH BUFHX1P2MA10TH BUFX3MA10TH BUFX3BA10TH BUFX2P5MA10TH BUFX2P5BA10TH BUFHX2MA10TH FRICGX1BA10TH FRICGX0P8BA10TH FRICGX0P7BA10TH FRICGX0P6BA10TH FRICGX0P5BA10TH BUFHX3MA10TH BUFHX2P5MA10TH FRICGX2BA10TH FRICGX1P7BA10TH FRICGX1P4BA10TH FRICGX1P2BA10TH BUFX4MA10TH BUFX4BA10TH BUFX3P5MA10TH BUFX3P5BA10TH FRICGX3BA10TH FRICGX2P5BA10TH BUFX5MA10TH BUFX5BA10TH BUFHX4MA10TH BUFHX3P5MA10TH BUFX6MA10TH BUFX6BA10TH BUFHX5MA10TH FRICGX4BA10TH FRICGX3P5BA10TH BUFHX6MA10TH FRICGX5BA10TH BUFX7P5MA10TH BUFX7P5BA10TH FRICGX6BA10TH BUFX9MA10TH BUFX9BA10TH BUFHX7P5MA10TH FRICGX7P5BA10TH BUFX11MA10TH BUFX11BA10TH BUFHX9MA10TH FRICGX9BA10TH BUFX13MA10TH BUFX13BA10TH BUFHX11MA10TH FRICGX11BA10TH FRICGX13BA10TH BUFX16MA10TH BUFX16BA10TH BUFHX13MA10TH FRICGX16BA10TH BUFHX16MA10TH)
[11/15 15:47:30   2065s] Total number of usable inverters from Lib Analyzer: 40 ( INVX1MA10TH INVX1BA10TH INVX0P8MA10TH INVX0P8BA10TH INVX0P7MA10TH INVX0P7BA10TH INVX0P6MA10TH INVX0P6BA10TH INVX0P5MA10TH INVX0P5BA10TH INVX2MA10TH INVX2BA10TH INVX1P7MA10TH INVX1P7BA10TH INVX1P4MA10TH INVX1P4BA10TH INVX1P2MA10TH INVX1P2BA10TH INVX3MA10TH INVX3BA10TH INVX2P5MA10TH INVX2P5BA10TH INVX4MA10TH INVX4BA10TH INVX3P5MA10TH INVX3P5BA10TH INVX5MA10TH INVX5BA10TH INVX6MA10TH INVX6BA10TH INVX7P5MA10TH INVX7P5BA10TH INVX9MA10TH INVX9BA10TH INVX11MA10TH INVX11BA10TH INVX13MA10TH INVX13BA10TH INVX16MA10TH INVX16BA10TH)
[11/15 15:47:30   2065s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TH DLY4X0P5MA10TH)
[11/15 15:47:30   2065s] 
[11/15 15:47:30   2065s] {RT worst_rc_corner 0 8 7 0}
[11/15 15:47:31   2066s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:34:27 mem=4777.6M
[11/15 15:47:31   2066s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:34:27 mem=4777.6M
[11/15 15:47:31   2066s] Creating Lib Analyzer, finished. 
[11/15 15:47:31   2066s] **WARN: (IMPOPT-665):	a0[31] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/15 15:47:31   2066s] Type 'man IMPOPT-665' for more detail.
[11/15 15:47:31   2066s] **WARN: (IMPOPT-665):	a0[30] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/15 15:47:31   2066s] Type 'man IMPOPT-665' for more detail.
[11/15 15:47:31   2066s] **WARN: (IMPOPT-665):	a0[29] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/15 15:47:31   2066s] Type 'man IMPOPT-665' for more detail.
[11/15 15:47:31   2066s] **WARN: (IMPOPT-665):	a0[28] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/15 15:47:31   2066s] Type 'man IMPOPT-665' for more detail.
[11/15 15:47:31   2066s] **WARN: (IMPOPT-665):	a0[27] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/15 15:47:31   2066s] Type 'man IMPOPT-665' for more detail.
[11/15 15:47:31   2066s] **WARN: (IMPOPT-665):	a0[26] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/15 15:47:31   2066s] Type 'man IMPOPT-665' for more detail.
[11/15 15:47:31   2066s] **WARN: (IMPOPT-665):	a0[25] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/15 15:47:31   2066s] Type 'man IMPOPT-665' for more detail.
[11/15 15:47:31   2066s] **WARN: (IMPOPT-665):	a0[24] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/15 15:47:31   2066s] Type 'man IMPOPT-665' for more detail.
[11/15 15:47:31   2066s] **WARN: (IMPOPT-665):	a0[23] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/15 15:47:31   2066s] Type 'man IMPOPT-665' for more detail.
[11/15 15:47:31   2066s] **WARN: (IMPOPT-665):	a0[22] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/15 15:47:31   2066s] Type 'man IMPOPT-665' for more detail.
[11/15 15:47:31   2066s] **WARN: (IMPOPT-665):	a0[21] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/15 15:47:31   2066s] Type 'man IMPOPT-665' for more detail.
[11/15 15:47:31   2066s] **WARN: (IMPOPT-665):	a0[20] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/15 15:47:31   2066s] Type 'man IMPOPT-665' for more detail.
[11/15 15:47:31   2066s] **WARN: (IMPOPT-665):	a0[19] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/15 15:47:31   2066s] Type 'man IMPOPT-665' for more detail.
[11/15 15:47:31   2066s] **WARN: (IMPOPT-665):	a0[18] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/15 15:47:31   2066s] Type 'man IMPOPT-665' for more detail.
[11/15 15:47:31   2066s] **WARN: (IMPOPT-665):	a0[17] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/15 15:47:31   2066s] Type 'man IMPOPT-665' for more detail.
[11/15 15:47:31   2066s] **WARN: (IMPOPT-665):	a0[16] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/15 15:47:31   2066s] Type 'man IMPOPT-665' for more detail.
[11/15 15:47:31   2066s] **WARN: (IMPOPT-665):	a0[15] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/15 15:47:31   2066s] Type 'man IMPOPT-665' for more detail.
[11/15 15:47:31   2066s] **WARN: (IMPOPT-665):	a0[14] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/15 15:47:31   2066s] Type 'man IMPOPT-665' for more detail.
[11/15 15:47:31   2066s] **WARN: (IMPOPT-665):	a0[13] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/15 15:47:31   2066s] Type 'man IMPOPT-665' for more detail.
[11/15 15:47:31   2066s] **WARN: (IMPOPT-665):	a0[12] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/15 15:47:31   2066s] Type 'man IMPOPT-665' for more detail.
[11/15 15:47:31   2066s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[11/15 15:47:31   2066s] To increase the message display limit, refer to the product command reference manual.
[11/15 15:47:31   2066s] Effort level <high> specified for reg2reg path_group
[11/15 15:47:32   2068s] Effort level <high> specified for reg2cgate path_group
[11/15 15:47:32   2068s] Processing average sequential pin duty cycle 
[11/15 15:47:32   2068s] Info: Begin MT loop @coeiCellPowerCachingJob with 8 threads.
[11/15 15:47:32   2068s] Info: End MT loop @coeiCellPowerCachingJob.
[11/15 15:47:32   2068s] Processing average sequential pin duty cycle 
[11/15 15:47:32   2068s] Info: Begin MT loop @coeiCellPinPowerCachingJob with 8 threads.
[11/15 15:47:32   2068s] Info: End MT loop @coeiCellPinPowerCachingJob.
[11/15 15:47:32   2068s] Deleting Cell Server ...
[11/15 15:47:32   2068s] Deleting Lib Analyzer.
[11/15 15:47:32   2068s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/15 15:47:32   2068s] Creating Cell Server ...(0, 0, 0, 0)
[11/15 15:47:32   2068s] Summary for sequential cells identification: 
[11/15 15:47:32   2068s]   Identified SBFF number: 148
[11/15 15:47:32   2068s]   Identified MBFF number: 0
[11/15 15:47:32   2068s]   Identified SB Latch number: 0
[11/15 15:47:32   2068s]   Identified MB Latch number: 0
[11/15 15:47:32   2068s]   Not identified SBFF number: 0
[11/15 15:47:32   2068s]   Not identified MBFF number: 0
[11/15 15:47:32   2068s]   Not identified SB Latch number: 0
[11/15 15:47:32   2068s]   Not identified MB Latch number: 0
[11/15 15:47:32   2068s]   Number of sequential cells which are not FFs: 106
[11/15 15:47:32   2068s]  Visiting view : setup_analysis_view
[11/15 15:47:32   2068s]    : PowerDomain = none : Weighted F : unweighted  = 21.30 (1.000) with rcCorner = 0
[11/15 15:47:32   2068s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[11/15 15:47:32   2068s]  Visiting view : hold_analysis_view
[11/15 15:47:32   2068s]    : PowerDomain = none : Weighted F : unweighted  = 8.80 (1.000) with rcCorner = 1
[11/15 15:47:32   2068s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[11/15 15:47:32   2068s]  Setting StdDelay to 21.30
[11/15 15:47:32   2068s] Creating Cell Server, finished. 
[11/15 15:47:32   2068s] 
[11/15 15:47:32   2068s] **optDesign ... cpu = 0:00:05, real = 0:00:03, mem = 3475.6M, totSessionCpu=0:34:28 **
[11/15 15:47:32   2068s] *** optDesign -postCTS ***
[11/15 15:47:32   2068s] DRC Margin: user margin 0.0; extra margin 0.2
[11/15 15:47:32   2068s] Hold Target Slack: user slack 0
[11/15 15:47:32   2068s] Setup Target Slack: user slack 0; extra slack 0.0
[11/15 15:47:32   2068s] setUsefulSkewMode -ecoRoute false
[11/15 15:47:32   2068s] **INFO: setOptMode -powerEffort low -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 1.
[11/15 15:47:32   2068s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4773.6M
[11/15 15:47:32   2068s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.049, REAL:0.049, MEM:4773.6M
[11/15 15:47:32   2068s] Include MVT Delays for Hold Opt
[11/15 15:47:32   2068s] Deleting Cell Server ...
[11/15 15:47:32   2068s] Creating Cell Server ...(0, 0, 0, 0)
[11/15 15:47:32   2068s] Summary for sequential cells identification: 
[11/15 15:47:32   2068s]   Identified SBFF number: 148
[11/15 15:47:32   2068s]   Identified MBFF number: 0
[11/15 15:47:32   2068s]   Identified SB Latch number: 0
[11/15 15:47:32   2068s]   Identified MB Latch number: 0
[11/15 15:47:32   2068s]   Not identified SBFF number: 0
[11/15 15:47:32   2068s]   Not identified MBFF number: 0
[11/15 15:47:32   2068s]   Not identified SB Latch number: 0
[11/15 15:47:32   2068s]   Not identified MB Latch number: 0
[11/15 15:47:32   2068s]   Number of sequential cells which are not FFs: 106
[11/15 15:47:32   2068s]  Visiting view : setup_analysis_view
[11/15 15:47:32   2068s]    : PowerDomain = none : Weighted F : unweighted  = 21.30 (1.000) with rcCorner = 0
[11/15 15:47:32   2068s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[11/15 15:47:32   2068s]  Visiting view : hold_analysis_view
[11/15 15:47:32   2068s]    : PowerDomain = none : Weighted F : unweighted  = 8.80 (1.000) with rcCorner = 1
[11/15 15:47:32   2068s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[11/15 15:47:32   2068s]  Setting StdDelay to 21.30
[11/15 15:47:32   2068s] Creating Cell Server, finished. 
[11/15 15:47:32   2068s] 
[11/15 15:47:32   2068s] Deleting Cell Server ...
[11/15 15:47:32   2068s] **Info: Trial Route has Max Route Layer 15/8.
[11/15 15:47:32   2068s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:4777.6M
[11/15 15:47:32   2068s] All LLGs are deleted
[11/15 15:47:32   2068s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:4777.6M
[11/15 15:47:32   2068s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:4777.6M
[11/15 15:47:32   2068s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:4777.6M
[11/15 15:47:32   2068s] Start to check current routing status for nets...
[11/15 15:47:32   2068s] All nets are already routed correctly.
[11/15 15:47:32   2068s] End to check current routing status for nets (mem=4777.6M)
[11/15 15:47:32   2068s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4777.6M
[11/15 15:47:32   2068s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:4777.6M
[11/15 15:47:32   2068s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:4777.6M
[11/15 15:47:32   2068s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.057, REAL:0.010, MEM:4777.6M
[11/15 15:47:32   2068s] Fast DP-INIT is on for default
[11/15 15:47:32   2068s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.105, REAL:0.047, MEM:4777.6M
[11/15 15:47:32   2068s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.129, REAL:0.071, MEM:4777.6M
[11/15 15:47:32   2068s] Starting delay calculation for Setup views
[11/15 15:47:32   2069s] #################################################################################
[11/15 15:47:32   2069s] # Design Stage: PreRoute
[11/15 15:47:32   2069s] # Design Name: MCU
[11/15 15:47:32   2069s] # Design Mode: 65nm
[11/15 15:47:32   2069s] # Analysis Mode: MMMC OCV 
[11/15 15:47:32   2069s] # Parasitics Mode: No SPEF/RCDB 
[11/15 15:47:32   2069s] # Signoff Settings: SI Off 
[11/15 15:47:32   2069s] #################################################################################
[11/15 15:47:33   2069s] Topological Sorting (REAL = 0:00:00.0, MEM = 4780.2M, InitMEM = 4775.6M)
[11/15 15:47:33   2070s] Calculate early delays in OCV mode...
[11/15 15:47:33   2070s] Calculate late delays in OCV mode...
[11/15 15:47:33   2070s] Start delay calculation (fullDC) (8 T). (MEM=4780.16)
[11/15 15:47:33   2070s] End AAE Lib Interpolated Model. (MEM=4799.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 15:47:34   2076s] Total number of fetched objects 32209
[11/15 15:47:34   2076s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[11/15 15:47:34   2076s] End delay calculation. (MEM=5149.45 CPU=0:00:04.6 REAL=0:00:01.0)
[11/15 15:47:34   2076s] End delay calculation (fullDC). (MEM=5149.45 CPU=0:00:05.7 REAL=0:00:01.0)
[11/15 15:47:34   2076s] *** CDM Built up (cpu=0:00:07.4  real=0:00:02.0  mem= 5149.4M) ***
[11/15 15:47:35   2079s] *** Done Building Timing Graph (cpu=0:00:10.3 real=0:00:03.0 totSessionCpu=0:34:39 mem=5149.4M)
[11/15 15:47:35   2080s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 setup_analysis_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.537  | -0.341  | -0.537  | 12.889  |
|           TNS (ns):| -9.815  | -7.174  | -2.641  |  0.000  |
|    Violating Paths:|   37    |   32    |    5    |    0    |
|          All Paths:|  6054   |  5606   |   353   |   123   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     32 (32)      |   -0.163   |     32 (32)      |
|   max_tran     |     44 (135)     |   -1.224   |     44 (167)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 44.069%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:17, real = 0:00:06, mem = 3503.7M, totSessionCpu=0:34:40 **
[11/15 15:47:35   2080s] *** InitOpt #2 [finish] : cpu/real = 0:00:15.0/0:00:05.2 (2.9), totSession cpu/real = 0:34:40.1/0:10:35.0 (3.3), mem = 4806.0M
[11/15 15:47:35   2080s] 
[11/15 15:47:35   2080s] =============================================================================================
[11/15 15:47:35   2080s]  Step TAT Report for InitOpt #2                                                 20.12-s088_1
[11/15 15:47:35   2080s] =============================================================================================
[11/15 15:47:35   2080s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/15 15:47:35   2080s] ---------------------------------------------------------------------------------------------
[11/15 15:47:35   2080s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:47:35   2080s] [ TimingUpdate           ]      1   0:00:00.8  (  15.7 % )     0:00:02.3 /  0:00:10.3    4.4
[11/15 15:47:35   2080s] [ FullDelayCalc          ]      1   0:00:01.5  (  29.6 % )     0:00:01.5 /  0:00:07.6    4.9
[11/15 15:47:35   2080s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.5 % )     0:00:02.8 /  0:00:11.4    4.0
[11/15 15:47:35   2080s] [ TimingReport           ]      1   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.3    2.6
[11/15 15:47:35   2080s] [ DrvReport              ]      1   0:00:00.3  (   4.9 % )     0:00:00.3 /  0:00:00.6    2.5
[11/15 15:47:35   2080s] [ CellServerInit         ]      2   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[11/15 15:47:35   2080s] [ LibAnalyzerInit        ]      1   0:00:01.3  (  24.5 % )     0:00:01.3 /  0:00:01.3    1.0
[11/15 15:47:35   2080s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[11/15 15:47:35   2080s] [ MISC                   ]          0:00:01.0  (  20.2 % )     0:00:01.0 /  0:00:02.3    2.2
[11/15 15:47:35   2080s] ---------------------------------------------------------------------------------------------
[11/15 15:47:35   2080s]  InitOpt #2 TOTAL                   0:00:05.2  ( 100.0 % )     0:00:05.2 /  0:00:15.0    2.9
[11/15 15:47:35   2080s] ---------------------------------------------------------------------------------------------
[11/15 15:47:35   2080s] 
[11/15 15:47:35   2080s] ** INFO : this run is activating low effort ccoptDesign flow
[11/15 15:47:35   2080s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/15 15:47:35   2080s] ### Creating PhyDesignMc. totSessionCpu=0:34:40 mem=4806.0M
[11/15 15:47:35   2080s] OPERPROF: Starting DPlace-Init at level 1, MEM:4806.0M
[11/15 15:47:35   2080s] z: 2, totalTracks: 1
[11/15 15:47:35   2080s] z: 4, totalTracks: 1
[11/15 15:47:35   2080s] z: 6, totalTracks: 1
[11/15 15:47:35   2080s] z: 8, totalTracks: 1
[11/15 15:47:35   2080s] #spOpts: N=65 mergeVia=F 
[11/15 15:47:35   2080s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4806.0M
[11/15 15:47:35   2080s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.049, REAL:0.049, MEM:4806.0M
[11/15 15:47:35   2080s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4806.0MB).
[11/15 15:47:35   2080s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.081, REAL:0.081, MEM:4806.0M
[11/15 15:47:35   2080s] TotalInstCnt at PhyDesignMc Initialization: 29,585
[11/15 15:47:35   2080s] ### Creating PhyDesignMc, finished. totSessionCpu=0:34:40 mem=4806.0M
[11/15 15:47:35   2080s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4806.0M
[11/15 15:47:35   2080s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.077, REAL:0.025, MEM:4807.4M
[11/15 15:47:35   2080s] TotalInstCnt at PhyDesignMc Destruction: 29,585
[11/15 15:47:35   2080s] 
[11/15 15:47:35   2080s] Power view               = setup_analysis_view
[11/15 15:47:35   2080s] Number of VT partitions  = 3
[11/15 15:47:35   2080s] Standard cells in design = 890
[11/15 15:47:35   2080s] Instances in design      = 29594
[11/15 15:47:35   2080s] 
[11/15 15:47:35   2080s] Instance distribution across the VT partitions:
[11/15 15:47:35   2080s] 
[11/15 15:47:35   2080s]  LVT : inst = 5648 (19.1%), cells = 205 (23.03%)
[11/15 15:47:35   2080s]    Lib scadv10_cln65gp_hvt_ss_0p9v_125c : inst = 5648 (19.1%)
[11/15 15:47:35   2080s] 
[11/15 15:47:35   2080s]  SVT : inst = 17214 (58.2%), cells = 441 (49.55%)
[11/15 15:47:35   2080s]    Lib scadv10_cln65gp_hvt_ss_0p9v_125c : inst = 17214 (58.2%)
[11/15 15:47:35   2080s] 
[11/15 15:47:35   2080s]  HVT : inst = 6245 (21.1%), cells = 219 (24.61%)
[11/15 15:47:35   2080s]    Lib scadv10_cln65gp_hvt_ss_0p9v_125c : inst = 6245 (21.1%)
[11/15 15:47:35   2080s] 
[11/15 15:47:35   2080s] Reporting took 0 sec
[11/15 15:47:36   2081s] #optDebug: fT-E <X 2 0 0 1>
[11/15 15:47:36   2081s] *** Starting optimizing excluded clock nets MEM= 4807.4M) ***
[11/15 15:47:36   2081s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 4807.4M) ***
[11/15 15:47:36   2081s] *** Starting optimizing excluded clock nets MEM= 4807.4M) ***
[11/15 15:47:36   2081s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 4807.4M) ***
[11/15 15:47:36   2081s] Info: Done creating the CCOpt slew target map.
[11/15 15:47:36   2081s] Begin: GigaOpt high fanout net optimization
[11/15 15:47:36   2081s] GigaOpt HFN: use maxLocalDensity 1.2
[11/15 15:47:36   2081s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 8 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[11/15 15:47:36   2081s] *** DrvOpt #5 [begin] : totSession cpu/real = 0:34:41.7/0:10:35.7 (3.3), mem = 4807.4M
[11/15 15:47:36   2081s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[11/15 15:47:36   2081s] Info: 569 nets with fixed/cover wires excluded.
[11/15 15:47:36   2081s] Info: 547 clock nets excluded from IPO operation.
[11/15 15:47:36   2081s] Processing average sequential pin duty cycle 
[11/15 15:47:36   2081s] Creating Cell Server ...(0, 0, 0, 0)
[11/15 15:47:36   2081s] Summary for sequential cells identification: 
[11/15 15:47:36   2081s]   Identified SBFF number: 148
[11/15 15:47:36   2081s]   Identified MBFF number: 0
[11/15 15:47:36   2081s]   Identified SB Latch number: 0
[11/15 15:47:36   2081s]   Identified MB Latch number: 0
[11/15 15:47:36   2081s]   Not identified SBFF number: 0
[11/15 15:47:36   2081s]   Not identified MBFF number: 0
[11/15 15:47:36   2081s]   Not identified SB Latch number: 0
[11/15 15:47:36   2081s]   Not identified MB Latch number: 0
[11/15 15:47:36   2081s]   Number of sequential cells which are not FFs: 106
[11/15 15:47:36   2081s]  Visiting view : setup_analysis_view
[11/15 15:47:36   2081s]    : PowerDomain = none : Weighted F : unweighted  = 21.30 (1.000) with rcCorner = 0
[11/15 15:47:36   2081s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[11/15 15:47:36   2081s]  Visiting view : hold_analysis_view
[11/15 15:47:36   2081s]    : PowerDomain = none : Weighted F : unweighted  = 8.80 (1.000) with rcCorner = 1
[11/15 15:47:36   2081s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[11/15 15:47:36   2081s]  Setting StdDelay to 21.30
[11/15 15:47:36   2081s] Creating Cell Server, finished. 
[11/15 15:47:36   2081s] 
[11/15 15:47:36   2081s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.89100.13
[11/15 15:47:36   2081s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:47:36   2082s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:47:36   2082s] (I,S,L,T): setup_analysis_view: NA, NA, 0.361818, 0.361818
[11/15 15:47:36   2082s] (I,S,L) ClockInsts: setup_analysis_view: NA, NA, 0.00968107
[11/15 15:47:36   2082s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/15 15:47:36   2082s] ### Creating PhyDesignMc. totSessionCpu=0:34:42 mem=4835.5M
[11/15 15:47:36   2082s] OPERPROF: Starting DPlace-Init at level 1, MEM:4835.5M
[11/15 15:47:36   2082s] z: 2, totalTracks: 1
[11/15 15:47:36   2082s] z: 4, totalTracks: 1
[11/15 15:47:36   2082s] z: 6, totalTracks: 1
[11/15 15:47:36   2082s] z: 8, totalTracks: 1
[11/15 15:47:36   2082s] #spOpts: N=65 mergeVia=F 
[11/15 15:47:36   2082s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4835.5M
[11/15 15:47:36   2082s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.050, MEM:4835.5M
[11/15 15:47:36   2082s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4835.5MB).
[11/15 15:47:36   2082s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.080, MEM:4835.5M
[11/15 15:47:36   2082s] TotalInstCnt at PhyDesignMc Initialization: 29,585
[11/15 15:47:36   2082s] ### Creating PhyDesignMc, finished. totSessionCpu=0:34:42 mem=4835.5M
[11/15 15:47:36   2082s] **Info: Trial Route has Max Route Layer 15/8.
[11/15 15:47:36   2082s] **Info: Trial Route has Max Route Layer 15/8.
[11/15 15:47:36   2082s] **Info: Trial Route has Max Route Layer 15/8.
[11/15 15:47:36   2082s] **Info: Trial Route has Max Route Layer 15/8.
[11/15 15:47:36   2082s] ### Creating RouteCongInterface, started
[11/15 15:47:36   2082s] **Info: Trial Route has Max Route Layer 15/8.
[11/15 15:47:36   2082s] 
[11/15 15:47:36   2082s] Creating Lib Analyzer ...
[11/15 15:47:36   2082s] **Info: Trial Route has Max Route Layer 15/8.
[11/15 15:47:36   2082s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 8 threads.
[11/15 15:47:36   2082s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[11/15 15:47:36   2082s] Total number of usable buffers from Lib Analyzer: 29 ( BUFX1MA10TH BUFX1BA10TH BUFHX1MA10TH BUFX2MA10TH BUFX2BA10TH BUFX1P7BA10TH BUFX1P2BA10TH BUFHX1P7MA10TH BUFX3MA10TH BUFX3BA10TH BUFHX3MA10TH BUFX4MA10TH BUFX5MA10TH BUFX5BA10TH BUFHX4MA10TH BUFX6MA10TH BUFX6BA10TH BUFHX5MA10TH BUFX7P5MA10TH BUFX7P5BA10TH BUFX9MA10TH BUFX9BA10TH BUFX11MA10TH BUFX11BA10TH BUFX13MA10TH BUFX13BA10TH BUFX16MA10TH BUFX16BA10TH BUFHX16MA10TH)
[11/15 15:47:36   2082s] Total number of usable inverters from Lib Analyzer: 20 ( INVX1MA10TH INVX1BA10TH INVX0P8BA10TH INVX0P7BA10TH INVX0P6BA10TH INVX2MA10TH INVX2BA10TH INVX1P7BA10TH INVX1P4BA10TH INVX3MA10TH INVX3BA10TH INVX4BA10TH INVX5BA10TH INVX6BA10TH INVX7P5BA10TH INVX9BA10TH INVX11MA10TH INVX11BA10TH INVX13BA10TH INVX16BA10TH)
[11/15 15:47:36   2082s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TH DLY4X0P5MA10TH)
[11/15 15:47:36   2082s] 
[11/15 15:47:36   2082s] {RT worst_rc_corner 0 8 7 0}
[11/15 15:47:37   2083s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:34:43 mem=4963.6M
[11/15 15:47:37   2083s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:34:43 mem=4963.6M
[11/15 15:47:37   2083s] Creating Lib Analyzer, finished. 
[11/15 15:47:37   2083s] ### Creating LA Mngr. totSessionCpu=0:34:43 mem=4963.6M
[11/15 15:47:37   2083s] ### Creating LA Mngr, finished. totSessionCpu=0:34:43 mem=4963.6M
[11/15 15:47:37   2083s] 
[11/15 15:47:37   2083s] #optDebug:  {2, 1.000, 0.8500} {3, 0.840, 0.8500} {4, 0.680, 0.8500} {5, 0.520, 0.8500} {6, 0.360, 0.6667} {7, 0.040, 0.3526} {8, 0.040, 0.3526} 
[11/15 15:47:37   2083s] 
[11/15 15:47:37   2083s] #optDebug: {0, 1.000}
[11/15 15:47:37   2083s] ### Creating RouteCongInterface, finished
[11/15 15:47:37   2083s] ### Creating LA Mngr. totSessionCpu=0:34:43 mem=4963.6M
[11/15 15:47:37   2083s] ### Creating LA Mngr, finished. totSessionCpu=0:34:43 mem=4963.6M
[11/15 15:47:40   2087s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[11/15 15:47:40   2087s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[11/15 15:47:40   2087s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/15 15:47:40   2087s] Total-nets :: 31708, Stn-nets :: 66, ratio :: 0.208149 %
[11/15 15:47:40   2087s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4962.2M
[11/15 15:47:40   2087s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.076, REAL:0.024, MEM:4963.6M
[11/15 15:47:40   2087s] TotalInstCnt at PhyDesignMc Destruction: 29,585
[11/15 15:47:40   2087s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:47:40   2087s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:47:40   2087s] (I,S,L,T): setup_analysis_view: NA, NA, 0.361818, 0.361818
[11/15 15:47:40   2087s] (I,S,L) ClockInsts: setup_analysis_view: NA, NA, 0.00968107
[11/15 15:47:40   2087s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.89100.13
[11/15 15:47:40   2087s] *** DrvOpt #5 [finish] : cpu/real = 0:00:06.0/0:00:04.6 (1.3), totSession cpu/real = 0:34:47.7/0:10:40.4 (3.3), mem = 4963.6M
[11/15 15:47:40   2087s] 
[11/15 15:47:40   2087s] =============================================================================================
[11/15 15:47:40   2087s]  Step TAT Report for DrvOpt #5                                                  20.12-s088_1
[11/15 15:47:40   2087s] =============================================================================================
[11/15 15:47:40   2087s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/15 15:47:40   2087s] ---------------------------------------------------------------------------------------------
[11/15 15:47:40   2087s] [ CellServerInit         ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.7
[11/15 15:47:40   2087s] [ LibAnalyzerInit        ]      1   0:00:00.9  (  18.6 % )     0:00:00.9 /  0:00:00.9    1.0
[11/15 15:47:40   2087s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.8
[11/15 15:47:40   2087s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   3.7 % )     0:00:00.2 /  0:00:00.2    1.1
[11/15 15:47:40   2087s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.1 % )     0:00:01.0 /  0:00:01.0    1.0
[11/15 15:47:40   2087s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (   5.0 % )     0:00:00.2 /  0:00:00.2    1.0
[11/15 15:47:40   2087s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:47:40   2087s] [ MISC                   ]          0:00:03.2  (  69.9 % )     0:00:03.2 /  0:00:04.5    1.4
[11/15 15:47:40   2087s] ---------------------------------------------------------------------------------------------
[11/15 15:47:40   2087s]  DrvOpt #5 TOTAL                    0:00:04.6  ( 100.0 % )     0:00:04.6 /  0:00:06.0    1.3
[11/15 15:47:40   2087s] ---------------------------------------------------------------------------------------------
[11/15 15:47:40   2087s] 
[11/15 15:47:40   2087s] GigaOpt HFN: restore maxLocalDensity to 0.98
[11/15 15:47:40   2087s] End: GigaOpt high fanout net optimization
[11/15 15:47:40   2087s] skipped the cell partition in DRV
[11/15 15:47:41   2088s] Using only new drv cell pruning
[11/15 15:47:41   2088s] Begin: GigaOpt DRV Optimization
[11/15 15:47:41   2088s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 8 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
[11/15 15:47:41   2088s] *** DrvOpt #6 [begin] : totSession cpu/real = 0:34:48.0/0:10:40.6 (3.3), mem = 4963.6M
[11/15 15:47:41   2088s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[11/15 15:47:41   2088s] Info: 569 nets with fixed/cover wires excluded.
[11/15 15:47:41   2088s] Info: 547 clock nets excluded from IPO operation.
[11/15 15:47:41   2088s] Processing average sequential pin duty cycle 
[11/15 15:47:41   2088s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.89100.14
[11/15 15:47:41   2088s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:47:41   2088s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:47:41   2088s] (I,S,L,T): setup_analysis_view: NA, NA, 0.361818, 0.361818
[11/15 15:47:41   2088s] (I,S,L) ClockInsts: setup_analysis_view: NA, NA, 0.00968107
[11/15 15:47:41   2088s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/15 15:47:41   2088s] ### Creating PhyDesignMc. totSessionCpu=0:34:48 mem=4963.6M
[11/15 15:47:41   2088s] OPERPROF: Starting DPlace-Init at level 1, MEM:4963.6M
[11/15 15:47:41   2088s] z: 2, totalTracks: 1
[11/15 15:47:41   2088s] z: 4, totalTracks: 1
[11/15 15:47:41   2088s] z: 6, totalTracks: 1
[11/15 15:47:41   2088s] z: 8, totalTracks: 1
[11/15 15:47:41   2088s] #spOpts: N=65 mergeVia=F 
[11/15 15:47:41   2088s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4963.6M
[11/15 15:47:41   2088s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.050, MEM:4963.6M
[11/15 15:47:41   2088s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4963.6MB).
[11/15 15:47:41   2088s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.079, REAL:0.079, MEM:4963.6M
[11/15 15:47:41   2088s] TotalInstCnt at PhyDesignMc Initialization: 29,585
[11/15 15:47:41   2088s] ### Creating PhyDesignMc, finished. totSessionCpu=0:34:49 mem=4963.6M
[11/15 15:47:41   2088s] ### Creating RouteCongInterface, started
[11/15 15:47:41   2088s] 
[11/15 15:47:41   2088s] #optDebug:  {2, 1.000, 0.8500} {3, 0.840, 0.8500} {4, 0.680, 0.8500} {5, 0.520, 0.8500} {6, 0.360, 0.6667} {7, 0.040, 0.3526} {8, 0.040, 0.3526} 
[11/15 15:47:41   2088s] 
[11/15 15:47:41   2088s] #optDebug: {0, 1.000}
[11/15 15:47:41   2088s] ### Creating RouteCongInterface, finished
[11/15 15:47:41   2088s] ### Creating LA Mngr. totSessionCpu=0:34:49 mem=4963.6M
[11/15 15:47:41   2088s] ### Creating LA Mngr, finished. totSessionCpu=0:34:49 mem=4963.6M
[11/15 15:47:44   2092s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:5171.6M
[11/15 15:47:44   2092s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:5171.6M
[11/15 15:47:44   2092s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/15 15:47:44   2092s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[11/15 15:47:44   2092s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/15 15:47:44   2092s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[11/15 15:47:44   2092s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/15 15:47:44   2092s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[11/15 15:47:44   2092s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[11/15 15:47:44   2092s] Info: violation cost 655.880676 (cap = 21.366207, tran = 634.514465, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/15 15:47:44   2093s] |    91|   399|    -1.32|    32|    32|    -0.25|     0|     0|     0|     0|    -0.54|    -9.81|       0|       0|       0| 44.07%|          |         |
[11/15 15:47:45   2095s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[11/15 15:47:45   2095s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[11/15 15:47:45   2095s] Info: violation cost 599.210938 (cap = 21.366207, tran = 577.844788, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/15 15:47:45   2095s] |    38|   134|    -1.32|    32|    32|    -0.25|     0|     0|     0|     0|    -0.54|    -9.81|      21|       9|      40| 44.10%| 0:00:01.0|  5470.3M|
[11/15 15:47:45   2095s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[11/15 15:47:45   2095s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[11/15 15:47:45   2095s] Info: violation cost 599.210938 (cap = 21.366207, tran = 577.844788, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/15 15:47:45   2095s] |    38|   134|    -1.32|    32|    32|    -0.25|     0|     0|     0|     0|    -0.54|    -9.81|       0|       0|       0| 44.10%| 0:00:00.0|  5470.3M|
[11/15 15:47:45   2095s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/15 15:47:45   2095s] 
[11/15 15:47:45   2095s] ###############################################################################
[11/15 15:47:45   2095s] #
[11/15 15:47:45   2095s] #  Large fanout net report:  
[11/15 15:47:45   2095s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[11/15 15:47:45   2095s] #     - current density: 44.10
[11/15 15:47:45   2095s] #
[11/15 15:47:45   2095s] #  List of high fanout nets:
[11/15 15:47:45   2095s] #
[11/15 15:47:45   2095s] ###############################################################################
[11/15 15:47:45   2095s] 
[11/15 15:47:45   2095s] 
[11/15 15:47:45   2095s] =======================================================================
[11/15 15:47:45   2095s]                 Reasons for remaining drv violations
[11/15 15:47:45   2095s] =======================================================================
[11/15 15:47:45   2095s] *info: Total 38 net(s) have violations which can't be fixed by DRV optimization.
[11/15 15:47:45   2095s] 
[11/15 15:47:45   2095s] MultiBuffering failure reasons
[11/15 15:47:45   2095s] ------------------------------------------------
[11/15 15:47:45   2095s] *info:     6 net(s): Could not be fixed because the gain is not enough.
[11/15 15:47:45   2095s] *info:    32 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[11/15 15:47:45   2095s] 
[11/15 15:47:45   2095s] 
[11/15 15:47:45   2095s] *** Finish DRV Fixing (cpu=0:00:03.2 real=0:00:01.0 mem=5470.3M) ***
[11/15 15:47:45   2095s] 
[11/15 15:47:45   2095s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5470.3M
[11/15 15:47:45   2095s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.079, REAL:0.030, MEM:5470.3M
[11/15 15:47:45   2095s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:5470.3M
[11/15 15:47:45   2095s] OPERPROF:   Starting DPlace-Init at level 2, MEM:5470.3M
[11/15 15:47:45   2095s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:5470.3M
[11/15 15:47:45   2095s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.061, REAL:0.061, MEM:5470.3M
[11/15 15:47:45   2095s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:5470.3M
[11/15 15:47:45   2095s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:5470.3M
[11/15 15:47:45   2095s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.091, REAL:0.090, MEM:5470.3M
[11/15 15:47:45   2095s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.091, REAL:0.090, MEM:5470.3M
[11/15 15:47:45   2095s] TDRefine: refinePlace mode spiral search
[11/15 15:47:45   2095s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.89100.14
[11/15 15:47:45   2095s] OPERPROF: Starting RefinePlace at level 1, MEM:5470.3M
[11/15 15:47:45   2095s] *** Starting refinePlace (0:34:56 mem=5470.3M) ***
[11/15 15:47:45   2095s] Total net bbox length = 8.973e+05 (5.374e+05 3.599e+05) (ext = 5.108e+04)
[11/15 15:47:45   2096s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 15:47:45   2096s] OPERPROF:   Starting CellHaloInit at level 2, MEM:5470.3M
[11/15 15:47:45   2096s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.002, REAL:0.002, MEM:5470.3M
[11/15 15:47:45   2096s] OPERPROF:   Starting CellHaloInit at level 2, MEM:5470.3M
[11/15 15:47:45   2096s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.002, REAL:0.002, MEM:5470.3M
[11/15 15:47:45   2096s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:5470.3M
[11/15 15:47:45   2096s] Starting refinePlace ...
[11/15 15:47:45   2096s] One DDP V2 for no tweak run.
[11/15 15:47:45   2096s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[11/15 15:47:45   2096s] ** Cut row section cpu time 0:00:00.0.
[11/15 15:47:45   2096s]    Spread Effort: high, standalone mode, useDDP on.
[11/15 15:47:45   2096s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=5474.3MB) @(0:34:56 - 0:34:56).
[11/15 15:47:45   2096s] Move report: preRPlace moves 93 insts, mean move: 1.35 um, max move: 13.60 um
[11/15 15:47:45   2096s] 	Max move on inst (FE_OFC6297_BIAS_DBP_0): (383.40, 592.00) --> (375.80, 586.00)
[11/15 15:47:45   2096s] 	Length: 23 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: INVX16BA10TH
[11/15 15:47:45   2096s] wireLenOptFixPriorityInst 4540 inst fixed
[11/15 15:47:45   2096s] 
[11/15 15:47:45   2096s] Running Spiral MT with 8 threads  fetchWidth=493 
[11/15 15:47:46   2097s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 15:47:46   2097s] [CPU] RefinePlace/Legalization (cpu=0:00:00.9, real=0:00:01.0, mem=5474.3MB) @(0:34:56 - 0:34:57).
[11/15 15:47:46   2097s] Move report: Detail placement moves 93 insts, mean move: 1.35 um, max move: 13.60 um
[11/15 15:47:46   2097s] 	Max move on inst (FE_OFC6297_BIAS_DBP_0): (383.40, 592.00) --> (375.80, 586.00)
[11/15 15:47:46   2097s] 	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 5474.3MB
[11/15 15:47:46   2097s] Statistics of distance of Instance movement in refine placement:
[11/15 15:47:46   2097s]   maximum (X+Y) =        13.60 um
[11/15 15:47:46   2097s]   inst (FE_OFC6297_BIAS_DBP_0) with max move: (383.4, 592) -> (375.8, 586)
[11/15 15:47:46   2097s]   mean    (X+Y) =         1.35 um
[11/15 15:47:46   2097s] Summary Report:
[11/15 15:47:46   2097s] Instances move: 93 (out of 29048 movable)
[11/15 15:47:46   2097s] Instances flipped: 0
[11/15 15:47:46   2097s] Mean displacement: 1.35 um
[11/15 15:47:46   2097s] Max displacement: 13.60 um (Instance: FE_OFC6297_BIAS_DBP_0) (383.4, 592) -> (375.8, 586)
[11/15 15:47:46   2097s] 	Length: 23 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: INVX16BA10TH
[11/15 15:47:46   2097s] Total instances moved : 93
[11/15 15:47:46   2097s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.211, REAL:0.696, MEM:5474.3M
[11/15 15:47:46   2097s] Total net bbox length = 8.973e+05 (5.374e+05 3.599e+05) (ext = 5.112e+04)
[11/15 15:47:46   2097s] Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 5474.3MB
[11/15 15:47:46   2097s] [CPU] RefinePlace/total (cpu=0:00:01.3, real=0:00:01.0, mem=5474.3MB) @(0:34:56 - 0:34:57).
[11/15 15:47:46   2097s] *** Finished refinePlace (0:34:57 mem=5474.3M) ***
[11/15 15:47:46   2097s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.89100.14
[11/15 15:47:46   2097s] OPERPROF: Finished RefinePlace at level 1, CPU:1.284, REAL:0.768, MEM:5474.3M
[11/15 15:47:46   2097s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5474.3M
[11/15 15:47:46   2097s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.096, REAL:0.030, MEM:5474.3M
[11/15 15:47:46   2097s] *** maximum move = 13.60 um ***
[11/15 15:47:46   2097s] *** Finished re-routing un-routed nets (5474.3M) ***
[11/15 15:47:46   2097s] OPERPROF: Starting DPlace-Init at level 1, MEM:5474.3M
[11/15 15:47:46   2097s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:5474.3M
[11/15 15:47:46   2097s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.061, REAL:0.061, MEM:5474.3M
[11/15 15:47:46   2097s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:5474.3M
[11/15 15:47:46   2097s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:5474.3M
[11/15 15:47:46   2097s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.090, MEM:5474.3M
[11/15 15:47:46   2097s] 
[11/15 15:47:46   2097s] *** Finish Physical Update (cpu=0:00:02.0 real=0:00:01.0 mem=5474.3M) ***
[11/15 15:47:46   2097s] Total-nets :: 31738, Stn-nets :: 144, ratio :: 0.453715 %
[11/15 15:47:46   2097s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5264.9M
[11/15 15:47:46   2097s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.106, REAL:0.044, MEM:5266.4M
[11/15 15:47:46   2097s] TotalInstCnt at PhyDesignMc Destruction: 29,615
[11/15 15:47:46   2097s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:47:46   2098s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:47:46   2098s] (I,S,L,T): setup_analysis_view: NA, NA, 0.362434, 0.362434
[11/15 15:47:46   2098s] (I,S,L) ClockInsts: setup_analysis_view: NA, NA, 0.00968107
[11/15 15:47:46   2098s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.89100.14
[11/15 15:47:46   2098s] *** DrvOpt #6 [finish] : cpu/real = 0:00:10.0/0:00:05.7 (1.8), totSession cpu/real = 0:34:58.1/0:10:46.3 (3.2), mem = 5266.4M
[11/15 15:47:46   2098s] 
[11/15 15:47:46   2098s] =============================================================================================
[11/15 15:47:46   2098s]  Step TAT Report for DrvOpt #6                                                  20.12-s088_1
[11/15 15:47:46   2098s] =============================================================================================
[11/15 15:47:46   2098s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/15 15:47:46   2098s] ---------------------------------------------------------------------------------------------
[11/15 15:47:46   2098s] [ RefinePlace            ]      1   0:00:01.3  (  23.5 % )     0:00:01.3 /  0:00:02.0    1.5
[11/15 15:47:46   2098s] [ SlackTraversorInit     ]      1   0:00:00.2  (   3.1 % )     0:00:00.2 /  0:00:00.2    1.0
[11/15 15:47:46   2098s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[11/15 15:47:46   2098s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   3.1 % )     0:00:00.2 /  0:00:00.2    1.1
[11/15 15:47:46   2098s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.2
[11/15 15:47:46   2098s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:47:46   2098s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.0 % )     0:00:00.5 /  0:00:02.6    4.8
[11/15 15:47:46   2098s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:47:46   2098s] [ OptEval                ]      3   0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:00.8    6.6
[11/15 15:47:46   2098s] [ OptCommit              ]      3   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.0
[11/15 15:47:46   2098s] [ IncrTimingUpdate       ]      2   0:00:00.3  (   6.2 % )     0:00:00.3 /  0:00:01.6    4.6
[11/15 15:47:46   2098s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    3.9
[11/15 15:47:46   2098s] [ IncrDelayCalc          ]     12   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.1    4.9
[11/15 15:47:46   2098s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.3    6.1
[11/15 15:47:46   2098s] [ DrvComputeSummary      ]      3   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.2    2.6
[11/15 15:47:46   2098s] [ MISC                   ]          0:00:03.2  (  57.2 % )     0:00:03.2 /  0:00:04.5    1.4
[11/15 15:47:46   2098s] ---------------------------------------------------------------------------------------------
[11/15 15:47:46   2098s]  DrvOpt #6 TOTAL                    0:00:05.7  ( 100.0 % )     0:00:05.7 /  0:00:10.0    1.8
[11/15 15:47:46   2098s] ---------------------------------------------------------------------------------------------
[11/15 15:47:46   2098s] 
[11/15 15:47:46   2098s] End: GigaOpt DRV Optimization
[11/15 15:47:46   2098s] GigaOpt DRV: restore maxLocalDensity to 0.98
[11/15 15:47:46   2098s] **optDesign ... cpu = 0:00:35, real = 0:00:17, mem = 3630.0M, totSessionCpu=0:34:58 **
[11/15 15:47:46   2098s] #InfoCS: Num dontuse cells 113, Num usable cells 1254
[11/15 15:47:46   2098s] optDesignOneStep: Power Flow
[11/15 15:47:46   2098s] #InfoCS: Num dontuse cells 113, Num usable cells 1254
[11/15 15:47:46   2098s] Deleting Lib Analyzer.
[11/15 15:47:46   2098s] Begin: GigaOpt Global Optimization
[11/15 15:47:46   2098s] *info: use new DP (enabled)
[11/15 15:47:46   2098s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 8 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[11/15 15:47:46   2098s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[11/15 15:47:46   2098s] Info: 569 nets with fixed/cover wires excluded.
[11/15 15:47:46   2098s] Info: 547 clock nets excluded from IPO operation.
[11/15 15:47:46   2098s] *** GlobalOpt #2 [begin] : totSession cpu/real = 0:34:58.2/0:10:46.4 (3.2), mem = 4929.4M
[11/15 15:47:46   2098s] Processing average sequential pin duty cycle 
[11/15 15:47:46   2098s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.89100.15
[11/15 15:47:46   2098s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:47:47   2098s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:47:47   2098s] (I,S,L,T): setup_analysis_view: NA, NA, 0.362434, 0.362434
[11/15 15:47:47   2098s] (I,S,L) ClockInsts: setup_analysis_view: NA, NA, 0.00968107
[11/15 15:47:47   2098s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/15 15:47:47   2098s] ### Creating PhyDesignMc. totSessionCpu=0:34:58 mem=4929.4M
[11/15 15:47:47   2098s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/15 15:47:47   2098s] OPERPROF: Starting DPlace-Init at level 1, MEM:4929.4M
[11/15 15:47:47   2098s] z: 2, totalTracks: 1
[11/15 15:47:47   2098s] z: 4, totalTracks: 1
[11/15 15:47:47   2098s] z: 6, totalTracks: 1
[11/15 15:47:47   2098s] z: 8, totalTracks: 1
[11/15 15:47:47   2098s] #spOpts: N=65 mergeVia=F 
[11/15 15:47:47   2098s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4929.4M
[11/15 15:47:47   2098s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.051, REAL:0.051, MEM:4929.4M
[11/15 15:47:47   2098s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4929.4MB).
[11/15 15:47:47   2098s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.080, MEM:4929.4M
[11/15 15:47:47   2098s] TotalInstCnt at PhyDesignMc Initialization: 29,615
[11/15 15:47:47   2098s] ### Creating PhyDesignMc, finished. totSessionCpu=0:34:59 mem=4929.4M
[11/15 15:47:47   2098s] ### Creating RouteCongInterface, started
[11/15 15:47:47   2098s] **Info: Trial Route has Max Route Layer 15/8.
[11/15 15:47:47   2098s] 
[11/15 15:47:47   2098s] Creating Lib Analyzer ...
[11/15 15:47:47   2098s] **Info: Trial Route has Max Route Layer 15/8.
[11/15 15:47:47   2098s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 8 threads.
[11/15 15:47:47   2098s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[11/15 15:47:47   2098s] Total number of usable buffers from Lib Analyzer: 29 ( BUFX1MA10TH BUFX1BA10TH BUFHX1MA10TH BUFX2MA10TH BUFX2BA10TH BUFX1P7BA10TH BUFX1P2BA10TH BUFHX1P7MA10TH BUFX3MA10TH BUFX3BA10TH BUFHX3MA10TH BUFX4MA10TH BUFX5MA10TH BUFX5BA10TH BUFHX4MA10TH BUFX6MA10TH BUFX6BA10TH BUFHX5MA10TH BUFX7P5MA10TH BUFX7P5BA10TH BUFX9MA10TH BUFX9BA10TH BUFX11MA10TH BUFX11BA10TH BUFX13MA10TH BUFX13BA10TH BUFX16MA10TH BUFX16BA10TH BUFHX16MA10TH)
[11/15 15:47:47   2098s] Total number of usable inverters from Lib Analyzer: 20 ( INVX1MA10TH INVX1BA10TH INVX0P8BA10TH INVX0P7BA10TH INVX0P6BA10TH INVX2MA10TH INVX2BA10TH INVX1P7BA10TH INVX1P4BA10TH INVX3MA10TH INVX3BA10TH INVX4BA10TH INVX5BA10TH INVX6BA10TH INVX7P5BA10TH INVX9BA10TH INVX11MA10TH INVX11BA10TH INVX13BA10TH INVX16BA10TH)
[11/15 15:47:47   2098s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TH DLY4X0P5MA10TH)
[11/15 15:47:47   2098s] 
[11/15 15:47:47   2098s] {RT worst_rc_corner 0 8 7 0}
[11/15 15:47:47   2099s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:34:59 mem=4929.4M
[11/15 15:47:47   2099s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:34:59 mem=4929.4M
[11/15 15:47:47   2099s] Creating Lib Analyzer, finished. 
[11/15 15:47:48   2099s] 
[11/15 15:47:48   2099s] #optDebug:  {2, 1.000, 0.8500} {3, 0.840, 0.8500} {4, 0.680, 0.8500} {5, 0.520, 0.8500} {6, 0.360, 0.8333} {7, 0.040, 0.4408} {8, 0.040, 0.4408} 
[11/15 15:47:48   2099s] 
[11/15 15:47:48   2099s] #optDebug: {0, 1.000}
[11/15 15:47:48   2099s] ### Creating RouteCongInterface, finished
[11/15 15:47:48   2099s] ### Creating LA Mngr. totSessionCpu=0:35:00 mem=4929.4M
[11/15 15:47:48   2099s] ### Creating LA Mngr, finished. totSessionCpu=0:35:00 mem=4929.4M
[11/15 15:47:55   2107s] *info: 1 don't touch net excluded
[11/15 15:47:55   2107s] *info: 547 clock nets excluded
[11/15 15:47:55   2107s] *info: 2 special nets excluded.
[11/15 15:47:55   2107s] *info: 1903 no-driver nets excluded.
[11/15 15:47:55   2107s] *info: 569 nets with fixed/cover wires excluded.
[11/15 15:47:57   2109s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:5137.3M
[11/15 15:47:57   2109s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:5137.3M
[11/15 15:47:57   2109s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[11/15 15:47:57   2109s] Info: End MT loop @oiCellDelayCachingJob.
[11/15 15:47:57   2109s] ** GigaOpt Global Opt WNS Slack -0.537  TNS Slack -9.815 
[11/15 15:47:57   2109s] +--------+--------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
[11/15 15:47:57   2109s] |  WNS   |  TNS   | Density |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
[11/15 15:47:57   2109s] +--------+--------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
[11/15 15:47:57   2109s] |  -0.537|  -9.815|   44.10%|   0:00:00.0| 5137.3M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST6/RC_CGIC_INST/E            |
[11/15 15:47:59   2119s] |  -0.538| -11.277|   44.16%|   0:00:02.0| 5509.1M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST6/RC_CGIC_INST/E            |
[11/15 15:47:59   2119s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:47:59   2119s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:47:59   2119s] (I,S,L,T): setup_analysis_view: NA, NA, 0.363005, 0.363005
[11/15 15:47:59   2119s] (I,S,L) ClockInsts: setup_analysis_view: NA, NA, 0.00968107
[11/15 15:48:00   2126s] |  -0.541| -10.809|   44.23%|   0:00:01.0| 5515.6M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST6/RC_CGIC_INST/E            |
[11/15 15:48:00   2126s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:48:00   2126s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:48:00   2126s] (I,S,L,T): setup_analysis_view: NA, NA, 0.364028, 0.364028
[11/15 15:48:00   2126s] (I,S,L) ClockInsts: setup_analysis_view: NA, NA, 0.00968107
[11/15 15:48:01   2126s] |  -0.541| -10.809|   44.23%|   0:00:01.0| 5515.6M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST6/RC_CGIC_INST/E            |
[11/15 15:48:02   2135s] |  -0.430|  -6.727|   44.32%|   0:00:01.0| 5516.6M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:48:02   2135s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:48:02   2135s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:48:02   2135s] (I,S,L,T): setup_analysis_view: NA, NA, 0.365504, 0.365504
[11/15 15:48:02   2135s] (I,S,L) ClockInsts: setup_analysis_view: NA, NA, 0.00968107
[11/15 15:48:04   2144s] |  -0.399|  -7.860|   44.35%|   0:00:02.0| 5558.2M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST3/RC_CGIC_INST/E            |
[11/15 15:48:04   2144s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:48:04   2144s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:48:04   2144s] (I,S,L,T): setup_analysis_view: NA, NA, 0.365411, 0.365411
[11/15 15:48:04   2144s] (I,S,L) ClockInsts: setup_analysis_view: NA, NA, 0.00968107
[11/15 15:48:04   2148s] |  -0.388|  -7.531|   44.37%|   0:00:00.0| 5558.2M|setup_analysis_view|reg2cgate| adddec0/gen_flash_clk.cg_flash/CG1/E               |
[11/15 15:48:04   2148s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:48:04   2149s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:48:04   2149s] (I,S,L,T): setup_analysis_view: NA, NA, 0.365813, 0.365813
[11/15 15:48:04   2149s] (I,S,L) ClockInsts: setup_analysis_view: NA, NA, 0.00968107
[11/15 15:48:05   2149s] |  -0.388|  -7.531|   44.37%|   0:00:01.0| 5558.2M|setup_analysis_view|reg2cgate| adddec0/gen_flash_clk.cg_flash/CG1/E               |
[11/15 15:48:05   2153s] |  -0.341|  -6.298|   44.42%|   0:00:00.0| 5558.2M|setup_analysis_view|reg2cgate| adddec0/gen_flash_clk.cg_flash/CG1/E               |
[11/15 15:48:05   2153s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:48:05   2153s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:48:05   2153s] (I,S,L,T): setup_analysis_view: NA, NA, 0.366785, 0.366785
[11/15 15:48:05   2153s] (I,S,L) ClockInsts: setup_analysis_view: NA, NA, 0.00968107
[11/15 15:48:06   2158s] |  -0.333|  -6.025|   44.43%|   0:00:01.0| 5558.2M|setup_analysis_view|reg2cgate| adddec0/gen_flash_clk.cg_flash/CG1/E               |
[11/15 15:48:06   2158s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:48:06   2159s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:48:06   2159s] (I,S,L,T): setup_analysis_view: NA, NA, 0.366809, 0.366809
[11/15 15:48:06   2159s] (I,S,L) ClockInsts: setup_analysis_view: NA, NA, 0.00968107
[11/15 15:48:07   2161s] |  -0.333|  -6.006|   44.44%|   0:00:01.0| 5558.2M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:48:07   2161s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:48:07   2162s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:48:07   2162s] (I,S,L,T): setup_analysis_view: NA, NA, 0.36708, 0.36708
[11/15 15:48:07   2162s] (I,S,L) ClockInsts: setup_analysis_view: NA, NA, 0.00968107
[11/15 15:48:07   2162s] |  -0.333|  -6.006|   44.44%|   0:00:00.0| 5558.2M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:48:08   2165s] |  -0.306|  -5.036|   44.48%|   0:00:01.0| 5558.2M|setup_analysis_view|reg2cgate| adddec0/gen_flash_clk.cg_flash/CG1/E               |
[11/15 15:48:08   2165s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:48:08   2165s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:48:08   2165s] (I,S,L,T): setup_analysis_view: NA, NA, 0.367799, 0.367799
[11/15 15:48:08   2165s] (I,S,L) ClockInsts: setup_analysis_view: NA, NA, 0.00968107
[11/15 15:48:09   2169s] |  -0.305|  -5.018|   44.50%|   0:00:01.0| 5558.2M|setup_analysis_view|reg2cgate| adddec0/gen_flash_clk.cg_flash/CG1/E               |
[11/15 15:48:09   2169s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:48:09   2170s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:48:09   2170s] (I,S,L,T): setup_analysis_view: NA, NA, 0.367952, 0.367952
[11/15 15:48:09   2170s] (I,S,L) ClockInsts: setup_analysis_view: NA, NA, 0.00968107
[11/15 15:48:09   2172s] |  -0.299|  -4.866|   44.51%|   0:00:00.0| 5558.2M|setup_analysis_view|reg2cgate| adddec0/gen_flash_clk.cg_flash/CG1/E               |
[11/15 15:48:09   2172s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:48:09   2172s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:48:09   2172s] (I,S,L,T): setup_analysis_view: NA, NA, 0.368122, 0.368122
[11/15 15:48:09   2172s] (I,S,L) ClockInsts: setup_analysis_view: NA, NA, 0.00968107
[11/15 15:48:09   2172s] |  -0.299|  -4.866|   44.51%|   0:00:00.0| 5558.2M|setup_analysis_view|reg2cgate| adddec0/gen_flash_clk.cg_flash/CG1/E               |
[11/15 15:48:10   2175s] |  -0.293|  -4.727|   44.55%|   0:00:01.0| 5558.2M|setup_analysis_view|reg2cgate| adddec0/gen_flash_clk.cg_flash/CG1/E               |
[11/15 15:48:10   2175s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:48:10   2175s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:48:10   2175s] (I,S,L,T): setup_analysis_view: NA, NA, 0.368833, 0.368833
[11/15 15:48:10   2175s] (I,S,L) ClockInsts: setup_analysis_view: NA, NA, 0.00968107
[11/15 15:48:11   2179s] |  -0.294|  -4.749|   44.55%|   0:00:01.0| 5558.2M|setup_analysis_view|reg2cgate| adddec0/gen_flash_clk.cg_flash/CG1/E               |
[11/15 15:48:11   2179s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:48:11   2179s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:48:11   2179s] (I,S,L,T): setup_analysis_view: NA, NA, 0.368846, 0.368846
[11/15 15:48:11   2179s] (I,S,L) ClockInsts: setup_analysis_view: NA, NA, 0.00968107
[11/15 15:48:11   2181s] |  -0.294|  -4.624|   44.56%|   0:00:00.0| 5558.2M|setup_analysis_view|reg2cgate| adddec0/gen_flash_clk.cg_flash/CG1/E               |
[11/15 15:48:11   2181s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:48:11   2181s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:48:11   2181s] (I,S,L,T): setup_analysis_view: NA, NA, 0.369007, 0.369007
[11/15 15:48:11   2181s] (I,S,L) ClockInsts: setup_analysis_view: NA, NA, 0.00968107
[11/15 15:48:11   2182s] |  -0.294|  -4.624|   44.56%|   0:00:00.0| 5558.2M|setup_analysis_view|reg2cgate| adddec0/gen_flash_clk.cg_flash/CG1/E               |
[11/15 15:48:12   2184s] |  -0.268|  -3.307|   44.58%|   0:00:01.0| 5558.2M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:48:12   2184s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:48:12   2184s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:48:12   2184s] (I,S,L,T): setup_analysis_view: NA, NA, 0.36941, 0.36941
[11/15 15:48:12   2184s] (I,S,L) ClockInsts: setup_analysis_view: NA, NA, 0.00968107
[11/15 15:48:12   2184s] +--------+--------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
[11/15 15:48:12   2184s] 
[11/15 15:48:12   2184s] *** Finish post-CTS Global Setup Fixing (cpu=0:01:15 real=0:00:15.0 mem=5558.2M) ***
[11/15 15:48:12   2184s] 
[11/15 15:48:12   2184s] *** Finish post-CTS Setup Fixing (cpu=0:01:15 real=0:00:15.0 mem=5558.2M) ***
[11/15 15:48:12   2184s] ** GigaOpt Global Opt End WNS Slack -0.268  TNS Slack -3.307 
[11/15 15:48:12   2184s] Total-nets :: 32035, Stn-nets :: 928, ratio :: 2.89683 %
[11/15 15:48:12   2184s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5348.8M
[11/15 15:48:12   2184s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.078, REAL:0.028, MEM:5350.3M
[11/15 15:48:12   2184s] TotalInstCnt at PhyDesignMc Destruction: 29,912
[11/15 15:48:12   2184s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:48:12   2185s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:48:12   2185s] (I,S,L,T): setup_analysis_view: NA, NA, 0.36941, 0.36941
[11/15 15:48:12   2185s] (I,S,L) ClockInsts: setup_analysis_view: NA, NA, 0.00968107
[11/15 15:48:12   2185s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.89100.15
[11/15 15:48:12   2185s] *** GlobalOpt #2 [finish] : cpu/real = 0:01:26.9/0:00:25.3 (3.4), totSession cpu/real = 0:36:25.1/0:11:11.7 (3.3), mem = 5350.3M
[11/15 15:48:12   2185s] 
[11/15 15:48:12   2185s] =============================================================================================
[11/15 15:48:12   2185s]  Step TAT Report for GlobalOpt #2                                               20.12-s088_1
[11/15 15:48:12   2185s] =============================================================================================
[11/15 15:48:12   2185s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/15 15:48:12   2185s] ---------------------------------------------------------------------------------------------
[11/15 15:48:12   2185s] [ SlackTraversorInit     ]      1   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.2    1.0
[11/15 15:48:12   2185s] [ LibAnalyzerInit        ]      1   0:00:00.8  (   3.1 % )     0:00:00.8 /  0:00:00.8    1.0
[11/15 15:48:12   2185s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[11/15 15:48:12   2185s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.2    1.1
[11/15 15:48:12   2185s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.3 % )     0:00:00.9 /  0:00:00.9    1.0
[11/15 15:48:12   2185s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:48:12   2185s] [ TransformInit          ]      1   0:00:09.3  (  36.7 % )     0:00:09.3 /  0:00:09.6    1.0
[11/15 15:48:12   2185s] [ OptSingleIteration     ]     20   0:00:00.1  (   0.4 % )     0:00:13.1 /  0:01:11.5    5.4
[11/15 15:48:12   2185s] [ OptGetWeight           ]     20   0:00:02.0  (   8.0 % )     0:00:02.0 /  0:00:02.0    1.0
[11/15 15:48:12   2185s] [ OptEval                ]     20   0:00:05.2  (  20.6 % )     0:00:05.2 /  0:00:40.2    7.7
[11/15 15:48:12   2185s] [ OptCommit              ]     20   0:00:00.4  (   1.5 % )     0:00:00.4 /  0:00:00.4    1.1
[11/15 15:48:12   2185s] [ IncrTimingUpdate       ]     15   0:00:03.5  (  13.8 % )     0:00:03.5 /  0:00:19.7    5.6
[11/15 15:48:12   2185s] [ PostCommitDelayUpdate  ]     20   0:00:00.4  (   1.4 % )     0:00:00.8 /  0:00:03.6    4.4
[11/15 15:48:12   2185s] [ IncrDelayCalc          ]    223   0:00:00.4  (   1.8 % )     0:00:00.4 /  0:00:03.2    7.2
[11/15 15:48:12   2185s] [ SetupOptGetWorkingSet  ]     20   0:00:00.5  (   2.2 % )     0:00:00.5 /  0:00:02.5    4.6
[11/15 15:48:12   2185s] [ SetupOptGetActiveNode  ]     20   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.6    6.0
[11/15 15:48:12   2185s] [ SetupOptSlackGraph     ]     20   0:00:00.4  (   1.7 % )     0:00:00.4 /  0:00:02.5    5.6
[11/15 15:48:12   2185s] [ MISC                   ]          0:00:01.7  (   6.6 % )     0:00:01.7 /  0:00:04.5    2.7
[11/15 15:48:12   2185s] ---------------------------------------------------------------------------------------------
[11/15 15:48:12   2185s]  GlobalOpt #2 TOTAL                 0:00:25.3  ( 100.0 % )     0:00:25.3 /  0:01:26.9    3.4
[11/15 15:48:12   2185s] ---------------------------------------------------------------------------------------------
[11/15 15:48:12   2185s] 
[11/15 15:48:12   2185s] End: GigaOpt Global Optimization
[11/15 15:48:12   2185s] *** Timing NOT met, worst failing slack is -0.268
[11/15 15:48:12   2185s] *** Check timing (0:00:00.0)
[11/15 15:48:12   2185s] #InfoCS: Num dontuse cells 113, Num usable cells 1254
[11/15 15:48:12   2185s] optDesignOneStep: Power Flow
[11/15 15:48:12   2185s] #InfoCS: Num dontuse cells 113, Num usable cells 1254
[11/15 15:48:12   2185s] Deleting Lib Analyzer.
[11/15 15:48:12   2185s] GigaOpt Checkpoint: Internal reclaim -numThreads 8 -postCTS -noLeakageDegrade -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[11/15 15:48:12   2185s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[11/15 15:48:12   2185s] Info: 569 nets with fixed/cover wires excluded.
[11/15 15:48:12   2185s] Info: 547 clock nets excluded from IPO operation.
[11/15 15:48:12   2185s] ### Creating LA Mngr. totSessionCpu=0:36:25 mem=4991.3M
[11/15 15:48:12   2185s] ### Creating LA Mngr, finished. totSessionCpu=0:36:25 mem=4991.3M
[11/15 15:48:12   2185s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[11/15 15:48:12   2185s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4991.3M
[11/15 15:48:12   2185s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.057, REAL:0.057, MEM:4991.3M
[11/15 15:48:12   2185s] Processing average sequential pin duty cycle 
[11/15 15:48:12   2185s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/15 15:48:12   2185s] ### Creating PhyDesignMc. totSessionCpu=0:36:25 mem=5168.7M
[11/15 15:48:12   2185s] OPERPROF: Starting DPlace-Init at level 1, MEM:5168.7M
[11/15 15:48:12   2185s] z: 2, totalTracks: 1
[11/15 15:48:12   2185s] z: 4, totalTracks: 1
[11/15 15:48:12   2185s] z: 6, totalTracks: 1
[11/15 15:48:12   2185s] z: 8, totalTracks: 1
[11/15 15:48:12   2185s] #spOpts: N=65 mergeVia=F 
[11/15 15:48:12   2185s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:5168.7M
[11/15 15:48:12   2185s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.050, MEM:5168.7M
[11/15 15:48:12   2185s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=5168.7MB).
[11/15 15:48:12   2185s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.081, REAL:0.081, MEM:5168.7M
[11/15 15:48:12   2185s] TotalInstCnt at PhyDesignMc Initialization: 29,912
[11/15 15:48:12   2185s] ### Creating PhyDesignMc, finished. totSessionCpu=0:36:26 mem=5200.7M
[11/15 15:48:12   2185s] Begin: Area Reclaim Optimization
[11/15 15:48:12   2185s] *** AreaOpt #5 [begin] : totSession cpu/real = 0:36:25.5/0:11:12.2 (3.3), mem = 5200.7M
[11/15 15:48:12   2185s] 
[11/15 15:48:12   2185s] Creating Lib Analyzer ...
[11/15 15:48:12   2185s] **Info: Trial Route has Max Route Layer 15/8.
[11/15 15:48:12   2185s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 8 threads.
[11/15 15:48:12   2185s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[11/15 15:48:12   2185s] Total number of usable buffers from Lib Analyzer: 29 ( BUFX1MA10TH BUFX1BA10TH BUFHX1MA10TH BUFX2MA10TH BUFX2BA10TH BUFX1P7BA10TH BUFX1P2BA10TH BUFHX1P7MA10TH BUFX3MA10TH BUFX3BA10TH BUFHX3MA10TH BUFX4MA10TH BUFX5MA10TH BUFX5BA10TH BUFHX4MA10TH BUFX6MA10TH BUFX6BA10TH BUFHX5MA10TH BUFX7P5MA10TH BUFX7P5BA10TH BUFX9MA10TH BUFX9BA10TH BUFX11MA10TH BUFX11BA10TH BUFX13MA10TH BUFX13BA10TH BUFX16MA10TH BUFX16BA10TH BUFHX16MA10TH)
[11/15 15:48:12   2185s] Total number of usable inverters from Lib Analyzer: 20 ( INVX1MA10TH INVX1BA10TH INVX0P8BA10TH INVX0P7BA10TH INVX0P6BA10TH INVX2MA10TH INVX2BA10TH INVX1P7BA10TH INVX1P4BA10TH INVX3MA10TH INVX3BA10TH INVX4BA10TH INVX5BA10TH INVX6BA10TH INVX7P5BA10TH INVX9BA10TH INVX11MA10TH INVX11BA10TH INVX13BA10TH INVX16BA10TH)
[11/15 15:48:12   2185s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TH DLY4X0P5MA10TH)
[11/15 15:48:12   2185s] 
[11/15 15:48:12   2185s] {RT worst_rc_corner 0 8 7 0}
[11/15 15:48:13   2186s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:36:26 mem=5202.7M
[11/15 15:48:13   2186s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:36:26 mem=5202.7M
[11/15 15:48:13   2186s] Creating Lib Analyzer, finished. 
[11/15 15:48:13   2186s] Processing average sequential pin duty cycle 
[11/15 15:48:13   2186s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.89100.16
[11/15 15:48:13   2186s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:48:13   2186s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:48:13   2186s] (I,S,L,T): setup_analysis_view: NA, NA, 0.36941, 0.36941
[11/15 15:48:13   2186s] (I,S,L) ClockInsts: setup_analysis_view: NA, NA, 0.00968107
[11/15 15:48:13   2186s] ### Creating RouteCongInterface, started
[11/15 15:48:13   2186s] 
[11/15 15:48:13   2186s] #optDebug:  {2, 1.000, 0.8500} {3, 0.840, 0.8500} {4, 0.680, 0.8500} {5, 0.520, 0.8500} {6, 0.360, 0.8333} {7, 0.040, 0.4408} {8, 0.040, 0.4408} 
[11/15 15:48:13   2186s] 
[11/15 15:48:13   2186s] #optDebug: {0, 1.000}
[11/15 15:48:13   2186s] ### Creating RouteCongInterface, finished
[11/15 15:48:13   2186s] ### Creating LA Mngr. totSessionCpu=0:36:27 mem=5202.7M
[11/15 15:48:13   2186s] ### Creating LA Mngr, finished. totSessionCpu=0:36:27 mem=5202.7M
[11/15 15:48:13   2186s] Usable buffer cells for single buffer setup transform:
[11/15 15:48:13   2186s] BUFX1MA10TH BUFX1BA10TH BUFHX1MA10TH BUFX2MA10TH BUFX2BA10TH BUFX1P7BA10TH BUFX1P2BA10TH BUFHX1P7MA10TH BUFX3MA10TH BUFX3BA10TH BUFHX3MA10TH BUFX4MA10TH BUFX5MA10TH BUFX5BA10TH BUFHX4MA10TH BUFX6MA10TH BUFX6BA10TH BUFHX5MA10TH BUFX7P5MA10TH BUFX7P5BA10TH BUFX9MA10TH BUFX9BA10TH BUFX11MA10TH BUFX11BA10TH BUFX13MA10TH BUFX13BA10TH BUFX16MA10TH BUFX16BA10TH BUFHX16MA10TH 
[11/15 15:48:13   2186s] Number of usable buffer cells above: 29
[11/15 15:48:14   2187s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:5202.7M
[11/15 15:48:14   2187s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:5202.7M
[11/15 15:48:15   2188s] Reclaim Optimization WNS Slack -0.268  TNS Slack -3.307 Density 44.58
[11/15 15:48:15   2188s] +---------+---------+--------+--------+------------+--------+
[11/15 15:48:15   2188s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/15 15:48:15   2188s] +---------+---------+--------+--------+------------+--------+
[11/15 15:48:15   2188s] |   44.58%|        -|  -0.268|  -3.307|   0:00:00.0| 5202.7M|
[11/15 15:48:16   2194s] |   44.55%|       28|  -0.259|  -3.105|   0:00:01.0| 5511.0M|
[11/15 15:48:16   2194s] #optDebug: <stH: 2.0000 MiSeL: 33.7880>
[11/15 15:48:16   2194s] |   44.55%|        0|  -0.259|  -3.105|   0:00:00.0| 5511.0M|
[11/15 15:48:17   2198s] |   44.53%|       37|  -0.259|  -3.093|   0:00:01.0| 5511.0M|
[11/15 15:48:26   2246s] |   44.41%|      431|  -0.237|  -3.096|   0:00:09.0| 5511.0M|
[11/15 15:48:27   2250s] |   44.41%|       10|  -0.237|  -3.096|   0:00:01.0| 5511.0M|
[11/15 15:48:27   2250s] |   44.41%|        0|  -0.237|  -3.096|   0:00:00.0| 5511.0M|
[11/15 15:48:27   2250s] #optDebug: <stH: 2.0000 MiSeL: 33.7880>
[11/15 15:48:27   2250s] |   44.41%|        0|  -0.237|  -3.096|   0:00:00.0| 5511.0M|
[11/15 15:48:27   2250s] +---------+---------+--------+--------+------------+--------+
[11/15 15:48:27   2250s] Reclaim Optimization End WNS Slack -0.237  TNS Slack -3.096 Density 44.41
[11/15 15:48:27   2250s] 
[11/15 15:48:27   2250s] ** Summary: Restruct = 28 Buffer Deletion = 27 Declone = 10 Resize = 345 **
[11/15 15:48:27   2250s] --------------------------------------------------------------
[11/15 15:48:27   2250s] |                                   | Total     | Sequential |
[11/15 15:48:27   2250s] --------------------------------------------------------------
[11/15 15:48:27   2250s] | Num insts resized                 |     341  |       0    |
[11/15 15:48:27   2250s] | Num insts undone                  |      96  |       0    |
[11/15 15:48:27   2250s] | Num insts Downsized               |     341  |       0    |
[11/15 15:48:27   2250s] | Num insts Samesized               |       0  |       0    |
[11/15 15:48:27   2250s] | Num insts Upsized                 |       0  |       0    |
[11/15 15:48:27   2250s] | Num multiple commits+uncommits    |       4  |       -    |
[11/15 15:48:27   2250s] --------------------------------------------------------------
[11/15 15:48:27   2250s] End: Core Area Reclaim Optimization (cpu = 0:01:05) (real = 0:00:15.0) **
[11/15 15:48:27   2250s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:48:28   2251s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:48:28   2251s] (I,S,L,T): setup_analysis_view: NA, NA, 0.366687, 0.366687
[11/15 15:48:28   2251s] (I,S,L) ClockInsts: setup_analysis_view: NA, NA, 0.00968107
[11/15 15:48:28   2251s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.89100.16
[11/15 15:48:28   2251s] *** AreaOpt #5 [finish] : cpu/real = 0:01:05.7/0:00:15.3 (4.3), totSession cpu/real = 0:37:31.2/0:11:27.5 (3.3), mem = 5511.0M
[11/15 15:48:28   2251s] 
[11/15 15:48:28   2251s] =============================================================================================
[11/15 15:48:28   2251s]  Step TAT Report for AreaOpt #5                                                 20.12-s088_1
[11/15 15:48:28   2251s] =============================================================================================
[11/15 15:48:28   2251s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/15 15:48:28   2251s] ---------------------------------------------------------------------------------------------
[11/15 15:48:28   2251s] [ SlackTraversorInit     ]      1   0:00:00.2  (   1.3 % )     0:00:00.2 /  0:00:00.2    1.0
[11/15 15:48:28   2251s] [ LibAnalyzerInit        ]      1   0:00:00.8  (   5.3 % )     0:00:00.8 /  0:00:00.8    1.0
[11/15 15:48:28   2251s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[11/15 15:48:28   2251s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.1
[11/15 15:48:28   2251s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:48:28   2251s] [ OptSingleIteration     ]      7   0:00:00.2  (   1.6 % )     0:00:12.3 /  0:01:02.3    5.1
[11/15 15:48:28   2251s] [ OptGetWeight           ]   1415   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.5
[11/15 15:48:28   2251s] [ OptEval                ]   1415   0:00:02.0  (  12.9 % )     0:00:02.0 /  0:00:09.9    5.1
[11/15 15:48:28   2251s] [ OptCommit              ]   1415   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    0.9
[11/15 15:48:28   2251s] [ IncrTimingUpdate       ]    146   0:00:09.3  (  60.6 % )     0:00:09.3 /  0:00:49.7    5.4
[11/15 15:48:28   2251s] [ PostCommitDelayUpdate  ]   1452   0:00:00.3  (   1.8 % )     0:00:00.7 /  0:00:02.3    3.3
[11/15 15:48:28   2251s] [ IncrDelayCalc          ]    593   0:00:00.4  (   2.7 % )     0:00:00.4 /  0:00:02.0    4.7
[11/15 15:48:28   2251s] [ MISC                   ]          0:00:01.9  (  12.5 % )     0:00:01.9 /  0:00:02.3    1.2
[11/15 15:48:28   2251s] ---------------------------------------------------------------------------------------------
[11/15 15:48:28   2251s]  AreaOpt #5 TOTAL                   0:00:15.3  ( 100.0 % )     0:00:15.3 /  0:01:05.7    4.3
[11/15 15:48:28   2251s] ---------------------------------------------------------------------------------------------
[11/15 15:48:28   2251s] 
[11/15 15:48:28   2251s] Executing incremental physical updates
[11/15 15:48:28   2251s] Executing incremental physical updates
[11/15 15:48:28   2251s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5300.1M
[11/15 15:48:28   2251s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.084, REAL:0.028, MEM:5301.6M
[11/15 15:48:28   2251s] TotalInstCnt at PhyDesignMc Destruction: 29,847
[11/15 15:48:28   2251s] End: Area Reclaim Optimization (cpu=0:01:06, real=0:00:16, mem=4994.60M, totSessionCpu=0:37:31).
[11/15 15:48:28   2251s] skipped the cell partition in DRV
[11/15 15:48:28   2251s] Using only new drv cell pruning
[11/15 15:48:28   2251s] Begin: GigaOpt DRV Optimization
[11/15 15:48:28   2251s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 8 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
[11/15 15:48:28   2251s] *** DrvOpt #7 [begin] : totSession cpu/real = 0:37:31.6/0:11:27.8 (3.3), mem = 4994.6M
[11/15 15:48:28   2251s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[11/15 15:48:28   2251s] Info: 569 nets with fixed/cover wires excluded.
[11/15 15:48:28   2251s] Info: 547 clock nets excluded from IPO operation.
[11/15 15:48:28   2251s] Processing average sequential pin duty cycle 
[11/15 15:48:28   2251s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.89100.17
[11/15 15:48:28   2251s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:48:28   2251s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:48:28   2251s] (I,S,L,T): setup_analysis_view: NA, NA, 0.366687, 0.366687
[11/15 15:48:28   2251s] (I,S,L) ClockInsts: setup_analysis_view: NA, NA, 0.00968107
[11/15 15:48:28   2251s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/15 15:48:28   2251s] ### Creating PhyDesignMc. totSessionCpu=0:37:32 mem=4994.6M
[11/15 15:48:28   2251s] OPERPROF: Starting DPlace-Init at level 1, MEM:4994.6M
[11/15 15:48:28   2251s] z: 2, totalTracks: 1
[11/15 15:48:28   2251s] z: 4, totalTracks: 1
[11/15 15:48:28   2251s] z: 6, totalTracks: 1
[11/15 15:48:28   2251s] z: 8, totalTracks: 1
[11/15 15:48:28   2251s] #spOpts: N=65 mergeVia=F 
[11/15 15:48:28   2252s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4994.6M
[11/15 15:48:28   2252s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.057, REAL:0.057, MEM:4994.6M
[11/15 15:48:28   2252s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4994.6MB).
[11/15 15:48:28   2252s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.089, REAL:0.089, MEM:4994.6M
[11/15 15:48:28   2252s] TotalInstCnt at PhyDesignMc Initialization: 29,847
[11/15 15:48:28   2252s] ### Creating PhyDesignMc, finished. totSessionCpu=0:37:32 mem=4994.6M
[11/15 15:48:28   2252s] ### Creating RouteCongInterface, started
[11/15 15:48:28   2252s] 
[11/15 15:48:28   2252s] #optDebug:  {2, 1.000, 0.8500} {3, 0.840, 0.8500} {4, 0.680, 0.8500} {5, 0.520, 0.8500} {6, 0.360, 0.6667} {7, 0.040, 0.3526} {8, 0.040, 0.3526} 
[11/15 15:48:28   2252s] 
[11/15 15:48:28   2252s] #optDebug: {0, 1.000}
[11/15 15:48:28   2252s] ### Creating RouteCongInterface, finished
[11/15 15:48:28   2252s] ### Creating LA Mngr. totSessionCpu=0:37:32 mem=4994.6M
[11/15 15:48:28   2252s] ### Creating LA Mngr, finished. totSessionCpu=0:37:32 mem=4994.6M
[11/15 15:48:31   2256s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:5202.5M
[11/15 15:48:31   2256s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:5202.5M
[11/15 15:48:31   2256s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/15 15:48:31   2256s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[11/15 15:48:31   2256s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/15 15:48:31   2256s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[11/15 15:48:31   2256s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/15 15:48:31   2256s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[11/15 15:48:32   2256s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[11/15 15:48:32   2256s] Info: violation cost 608.320801 (cap = 21.369892, tran = 586.951050, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/15 15:48:32   2256s] |    51|   158|    -1.32|    32|    32|    -0.25|     0|     0|     0|     0|    -0.24|    -3.10|       0|       0|       0| 44.41%|          |         |
[11/15 15:48:32   2257s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[11/15 15:48:32   2257s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[11/15 15:48:32   2257s] Info: violation cost 599.291626 (cap = 21.369892, tran = 577.921753, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/15 15:48:32   2257s] |    38|   134|    -1.32|    32|    32|    -0.25|     0|     0|     0|     0|    -0.24|    -3.10|      11|       8|       9| 44.43%| 0:00:00.0|  5539.3M|
[11/15 15:48:32   2257s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[11/15 15:48:32   2257s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[11/15 15:48:32   2257s] Info: violation cost 599.291626 (cap = 21.369892, tran = 577.921753, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/15 15:48:32   2257s] |    38|   134|    -1.32|    32|    32|    -0.25|     0|     0|     0|     0|    -0.24|    -3.10|       0|       0|       0| 44.43%| 0:00:00.0|  5539.3M|
[11/15 15:48:32   2257s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/15 15:48:32   2257s] 
[11/15 15:48:32   2257s] ###############################################################################
[11/15 15:48:32   2257s] #
[11/15 15:48:32   2257s] #  Large fanout net report:  
[11/15 15:48:32   2257s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[11/15 15:48:32   2257s] #     - current density: 44.43
[11/15 15:48:32   2257s] #
[11/15 15:48:32   2257s] #  List of high fanout nets:
[11/15 15:48:32   2257s] #
[11/15 15:48:32   2257s] ###############################################################################
[11/15 15:48:32   2257s] 
[11/15 15:48:32   2257s] 
[11/15 15:48:32   2257s] =======================================================================
[11/15 15:48:32   2257s]                 Reasons for remaining drv violations
[11/15 15:48:32   2257s] =======================================================================
[11/15 15:48:32   2257s] *info: Total 38 net(s) have violations which can't be fixed by DRV optimization.
[11/15 15:48:32   2257s] 
[11/15 15:48:32   2257s] MultiBuffering failure reasons
[11/15 15:48:32   2257s] ------------------------------------------------
[11/15 15:48:32   2257s] *info:     6 net(s): Could not be fixed because the gain is not enough.
[11/15 15:48:32   2257s] *info:    32 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[11/15 15:48:32   2257s] 
[11/15 15:48:32   2257s] 
[11/15 15:48:32   2257s] *** Finish DRV Fixing (cpu=0:00:01.4 real=0:00:01.0 mem=5539.3M) ***
[11/15 15:48:32   2257s] 
[11/15 15:48:32   2257s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5539.3M
[11/15 15:48:32   2257s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.072, REAL:0.024, MEM:5539.3M
[11/15 15:48:32   2257s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:5539.3M
[11/15 15:48:32   2257s] OPERPROF:   Starting DPlace-Init at level 2, MEM:5539.3M
[11/15 15:48:32   2257s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:5539.3M
[11/15 15:48:32   2257s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.062, REAL:0.062, MEM:5539.3M
[11/15 15:48:32   2257s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:5539.3M
[11/15 15:48:32   2257s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:5539.3M
[11/15 15:48:32   2257s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.091, REAL:0.091, MEM:5539.3M
[11/15 15:48:32   2257s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.091, REAL:0.091, MEM:5539.3M
[11/15 15:48:32   2257s] TDRefine: refinePlace mode spiral search
[11/15 15:48:32   2257s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.89100.15
[11/15 15:48:32   2257s] OPERPROF: Starting RefinePlace at level 1, MEM:5539.3M
[11/15 15:48:32   2257s] *** Starting refinePlace (0:37:38 mem=5539.3M) ***
[11/15 15:48:32   2257s] Total net bbox length = 9.042e+05 (5.413e+05 3.628e+05) (ext = 5.119e+04)
[11/15 15:48:32   2257s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 15:48:32   2257s] OPERPROF:   Starting CellHaloInit at level 2, MEM:5539.3M
[11/15 15:48:32   2257s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.002, REAL:0.002, MEM:5539.3M
[11/15 15:48:32   2257s] OPERPROF:   Starting CellHaloInit at level 2, MEM:5539.3M
[11/15 15:48:32   2257s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.002, REAL:0.002, MEM:5539.3M
[11/15 15:48:32   2257s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:5539.3M
[11/15 15:48:32   2257s] Starting refinePlace ...
[11/15 15:48:32   2257s] One DDP V2 for no tweak run.
[11/15 15:48:32   2257s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[11/15 15:48:32   2257s] ** Cut row section cpu time 0:00:00.0.
[11/15 15:48:32   2257s]    Spread Effort: high, standalone mode, useDDP on.
[11/15 15:48:32   2258s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=5543.3MB) @(0:37:38 - 0:37:38).
[11/15 15:48:32   2258s] Move report: preRPlace moves 1952 insts, mean move: 0.72 um, max move: 4.20 um
[11/15 15:48:32   2258s] 	Max move on inst (core/datapath_inst/mainalu/FE_OFC7070_n): (929.60, 328.00) --> (931.80, 330.00)
[11/15 15:48:32   2258s] 	Length: 6 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: BUFX2MA10TH
[11/15 15:48:32   2258s] wireLenOptFixPriorityInst 4540 inst fixed
[11/15 15:48:32   2258s] 
[11/15 15:48:32   2258s] Running Spiral MT with 8 threads  fetchWidth=493 
[11/15 15:48:33   2259s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 15:48:33   2259s] [CPU] RefinePlace/Legalization (cpu=0:00:01.0, real=0:00:01.0, mem=5543.3MB) @(0:37:38 - 0:37:39).
[11/15 15:48:33   2259s] Move report: Detail placement moves 1952 insts, mean move: 0.72 um, max move: 4.20 um
[11/15 15:48:33   2259s] 	Max move on inst (core/datapath_inst/mainalu/FE_OFC7070_n): (929.60, 328.00) --> (931.80, 330.00)
[11/15 15:48:33   2259s] 	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 5543.3MB
[11/15 15:48:33   2259s] Statistics of distance of Instance movement in refine placement:
[11/15 15:48:33   2259s]   maximum (X+Y) =         4.20 um
[11/15 15:48:33   2259s]   inst (core/datapath_inst/mainalu/FE_OFC7070_n) with max move: (929.6, 328) -> (931.8, 330)
[11/15 15:48:33   2259s]   mean    (X+Y) =         0.72 um
[11/15 15:48:33   2259s] Summary Report:
[11/15 15:48:33   2259s] Instances move: 1952 (out of 29299 movable)
[11/15 15:48:33   2259s] Instances flipped: 0
[11/15 15:48:33   2259s] Mean displacement: 0.72 um
[11/15 15:48:33   2259s] Max displacement: 4.20 um (Instance: core/datapath_inst/mainalu/FE_OFC7070_n) (929.6, 328) -> (931.8, 330)
[11/15 15:48:33   2259s] 	Length: 6 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: BUFX2MA10TH
[11/15 15:48:33   2259s] Total instances moved : 1952
[11/15 15:48:33   2259s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.252, REAL:0.709, MEM:5543.3M
[11/15 15:48:33   2259s] Total net bbox length = 9.047e+05 (5.417e+05 3.630e+05) (ext = 5.119e+04)
[11/15 15:48:33   2259s] Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 5543.3MB
[11/15 15:48:33   2259s] [CPU] RefinePlace/total (cpu=0:00:01.3, real=0:00:01.0, mem=5543.3MB) @(0:37:38 - 0:37:39).
[11/15 15:48:33   2259s] *** Finished refinePlace (0:37:39 mem=5543.3M) ***
[11/15 15:48:33   2259s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.89100.15
[11/15 15:48:33   2259s] OPERPROF: Finished RefinePlace at level 1, CPU:1.323, REAL:0.779, MEM:5543.3M
[11/15 15:48:33   2259s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5543.3M
[11/15 15:48:33   2259s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.090, REAL:0.026, MEM:5543.3M
[11/15 15:48:33   2259s] *** maximum move = 4.20 um ***
[11/15 15:48:33   2259s] *** Finished re-routing un-routed nets (5543.3M) ***
[11/15 15:48:33   2259s] OPERPROF: Starting DPlace-Init at level 1, MEM:5543.3M
[11/15 15:48:33   2259s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:5543.3M
[11/15 15:48:33   2259s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.066, REAL:0.066, MEM:5543.3M
[11/15 15:48:33   2259s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:5543.3M
[11/15 15:48:33   2259s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:5543.3M
[11/15 15:48:33   2259s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.096, REAL:0.096, MEM:5543.3M
[11/15 15:48:33   2259s] 
[11/15 15:48:33   2259s] *** Finish Physical Update (cpu=0:00:02.0 real=0:00:01.0 mem=5543.3M) ***
[11/15 15:48:33   2259s] Total-nets :: 31988, Stn-nets :: 985, ratio :: 3.07928 %
[11/15 15:48:33   2259s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5333.9M
[11/15 15:48:33   2259s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.111, REAL:0.044, MEM:5335.4M
[11/15 15:48:33   2259s] TotalInstCnt at PhyDesignMc Destruction: 29,866
[11/15 15:48:33   2259s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:48:33   2259s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:48:33   2259s] (I,S,L,T): setup_analysis_view: NA, NA, 0.367176, 0.367176
[11/15 15:48:33   2259s] (I,S,L) ClockInsts: setup_analysis_view: NA, NA, 0.00968107
[11/15 15:48:33   2259s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.89100.17
[11/15 15:48:33   2259s] *** DrvOpt #7 [finish] : cpu/real = 0:00:08.3/0:00:05.3 (1.6), totSession cpu/real = 0:37:39.9/0:11:33.1 (3.3), mem = 5335.4M
[11/15 15:48:33   2259s] 
[11/15 15:48:33   2259s] =============================================================================================
[11/15 15:48:33   2259s]  Step TAT Report for DrvOpt #7                                                  20.12-s088_1
[11/15 15:48:33   2259s] =============================================================================================
[11/15 15:48:33   2259s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/15 15:48:33   2259s] ---------------------------------------------------------------------------------------------
[11/15 15:48:33   2259s] [ RefinePlace            ]      1   0:00:01.3  (  25.0 % )     0:00:01.3 /  0:00:02.0    1.5
[11/15 15:48:33   2259s] [ SlackTraversorInit     ]      1   0:00:00.2  (   3.5 % )     0:00:00.2 /  0:00:00.2    1.0
[11/15 15:48:33   2259s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.8
[11/15 15:48:33   2259s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   3.5 % )     0:00:00.2 /  0:00:00.2    1.0
[11/15 15:48:33   2259s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    1.1
[11/15 15:48:33   2259s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:48:33   2259s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.8    5.0
[11/15 15:48:33   2259s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:48:33   2259s] [ OptEval                ]      3   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.6    5.7
[11/15 15:48:33   2259s] [ OptCommit              ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:48:33   2259s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.1    3.8
[11/15 15:48:33   2259s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:48:33   2259s] [ IncrDelayCalc          ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:48:33   2259s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.2    5.7
[11/15 15:48:33   2259s] [ DrvComputeSummary      ]      3   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.2    2.6
[11/15 15:48:33   2259s] [ MISC                   ]          0:00:03.3  (  61.1 % )     0:00:03.3 /  0:00:04.6    1.4
[11/15 15:48:33   2259s] ---------------------------------------------------------------------------------------------
[11/15 15:48:33   2259s]  DrvOpt #7 TOTAL                    0:00:05.3  ( 100.0 % )     0:00:05.3 /  0:00:08.3    1.6
[11/15 15:48:33   2259s] ---------------------------------------------------------------------------------------------
[11/15 15:48:33   2259s] 
[11/15 15:48:33   2259s] End: GigaOpt DRV Optimization
[11/15 15:48:33   2259s] GigaOpt DRV: restore maxLocalDensity to 0.98
[11/15 15:48:33   2259s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4994.4M
[11/15 15:48:33   2260s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.051, REAL:0.051, MEM:4994.4M
[11/15 15:48:34   2260s] 
------------------------------------------------------------------
     fixDRV (cpu=37.67min real=11.57min mem=4994.4M)
------------------------------------------------------------------

Setup views included:
 setup_analysis_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.237  | -0.136  | -0.237  | 12.889  |
|           TNS (ns):| -3.097  | -1.954  | -1.143  |  0.000  |
|    Violating Paths:|   25    |   20    |    5    |    0    |
|          All Paths:|  6054   |  5606   |   353   |   123   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     32 (32)      |   -0.163   |     32 (32)      |
|   max_tran     |     32 (96)      |   -1.224   |     32 (128)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 44.432%
Routing Overflow: 0.35% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:03:18, real = 0:01:05, mem = 3653.0M, totSessionCpu=0:37:41 **
[11/15 15:48:34   2260s] #InfoCS: Num dontuse cells 113, Num usable cells 1254
[11/15 15:48:34   2260s] optDesignOneStep: Power Flow
[11/15 15:48:34   2260s] #InfoCS: Num dontuse cells 113, Num usable cells 1254
[11/15 15:48:34   2260s] Deleting Lib Analyzer.
[11/15 15:48:34   2260s] Begin: GigaOpt Optimization in WNS mode
[11/15 15:48:34   2260s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 8 -postCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew
[11/15 15:48:34   2260s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[11/15 15:48:34   2260s] Info: 569 nets with fixed/cover wires excluded.
[11/15 15:48:34   2261s] Info: 547 clock nets excluded from IPO operation.
[11/15 15:48:34   2261s] *** WnsOpt #2 [begin] : totSession cpu/real = 0:37:41.0/0:11:33.7 (3.3), mem = 4994.3M
[11/15 15:48:34   2261s] Processing average sequential pin duty cycle 
[11/15 15:48:34   2261s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.89100.18
[11/15 15:48:34   2261s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:48:34   2261s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:48:34   2261s] (I,S,L,T): setup_analysis_view: NA, NA, 0.367176, 0.367176
[11/15 15:48:34   2261s] (I,S,L) ClockInsts: setup_analysis_view: NA, NA, 0.00968107
[11/15 15:48:34   2261s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/15 15:48:34   2261s] ### Creating PhyDesignMc. totSessionCpu=0:37:41 mem=4995.8M
[11/15 15:48:34   2261s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/15 15:48:34   2261s] OPERPROF: Starting DPlace-Init at level 1, MEM:4995.8M
[11/15 15:48:34   2261s] z: 2, totalTracks: 1
[11/15 15:48:34   2261s] z: 4, totalTracks: 1
[11/15 15:48:34   2261s] z: 6, totalTracks: 1
[11/15 15:48:34   2261s] z: 8, totalTracks: 1
[11/15 15:48:34   2261s] #spOpts: N=65 mergeVia=F 
[11/15 15:48:34   2261s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4995.8M
[11/15 15:48:34   2261s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.050, MEM:4995.8M
[11/15 15:48:34   2261s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4995.8MB).
[11/15 15:48:34   2261s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.081, REAL:0.081, MEM:4995.8M
[11/15 15:48:34   2261s] TotalInstCnt at PhyDesignMc Initialization: 29,866
[11/15 15:48:34   2261s] ### Creating PhyDesignMc, finished. totSessionCpu=0:37:41 mem=4995.8M
[11/15 15:48:34   2261s] ### Creating RouteCongInterface, started
[11/15 15:48:34   2261s] **Info: Trial Route has Max Route Layer 15/8.
[11/15 15:48:34   2261s] 
[11/15 15:48:34   2261s] Creating Lib Analyzer ...
[11/15 15:48:34   2261s] **Info: Trial Route has Max Route Layer 15/8.
[11/15 15:48:34   2261s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 8 threads.
[11/15 15:48:34   2261s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[11/15 15:48:34   2261s] Total number of usable buffers from Lib Analyzer: 29 ( BUFX1MA10TH BUFX1BA10TH BUFHX1MA10TH BUFX2MA10TH BUFX2BA10TH BUFX1P7BA10TH BUFX1P2BA10TH BUFHX1P7MA10TH BUFX3MA10TH BUFX3BA10TH BUFHX3MA10TH BUFX4MA10TH BUFX5MA10TH BUFX5BA10TH BUFHX4MA10TH BUFX6MA10TH BUFX6BA10TH BUFHX5MA10TH BUFX7P5MA10TH BUFX7P5BA10TH BUFX9MA10TH BUFX9BA10TH BUFX11MA10TH BUFX11BA10TH BUFX13MA10TH BUFX13BA10TH BUFX16MA10TH BUFX16BA10TH BUFHX16MA10TH)
[11/15 15:48:34   2261s] Total number of usable inverters from Lib Analyzer: 20 ( INVX1MA10TH INVX1BA10TH INVX0P8BA10TH INVX0P7BA10TH INVX0P6BA10TH INVX2MA10TH INVX2BA10TH INVX1P7BA10TH INVX1P4BA10TH INVX3MA10TH INVX3BA10TH INVX4BA10TH INVX5BA10TH INVX6BA10TH INVX7P5BA10TH INVX9BA10TH INVX11MA10TH INVX11BA10TH INVX13BA10TH INVX16BA10TH)
[11/15 15:48:34   2261s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TH DLY4X0P5MA10TH)
[11/15 15:48:34   2261s] 
[11/15 15:48:34   2261s] {RT worst_rc_corner 0 8 7 0}
[11/15 15:48:35   2262s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:37:42 mem=4995.8M
[11/15 15:48:35   2262s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:37:42 mem=4995.8M
[11/15 15:48:35   2262s] Creating Lib Analyzer, finished. 
[11/15 15:48:35   2262s] 
[11/15 15:48:35   2262s] #optDebug:  {2, 1.000, 0.8500} {3, 0.840, 0.8500} {4, 0.680, 0.8500} {5, 0.520, 0.8500} {6, 0.360, 0.8500} {7, 0.040, 0.8500} {8, 0.040, 0.8500} 
[11/15 15:48:35   2262s] 
[11/15 15:48:35   2262s] #optDebug: {0, 1.000}
[11/15 15:48:35   2262s] ### Creating RouteCongInterface, finished
[11/15 15:48:35   2262s] ### Creating LA Mngr. totSessionCpu=0:37:42 mem=4995.8M
[11/15 15:48:35   2262s] ### Creating LA Mngr, finished. totSessionCpu=0:37:42 mem=4995.8M
[11/15 15:48:42   2269s] *info: 1 don't touch net excluded
[11/15 15:48:42   2269s] *info: 547 clock nets excluded
[11/15 15:48:42   2269s] *info: 2 special nets excluded.
[11/15 15:48:42   2269s] *info: 1904 no-driver nets excluded.
[11/15 15:48:42   2269s] *info: 569 nets with fixed/cover wires excluded.
[11/15 15:48:44   2271s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.89100.3
[11/15 15:48:44   2271s] PathGroup :  reg2cgate  TargetSlack : 0.0213 
[11/15 15:48:44   2271s] PathGroup :  reg2reg  TargetSlack : 0.0213 
[11/15 15:48:44   2272s] ** GigaOpt Optimizer WNS Slack -0.237 TNS Slack -3.096 Density 44.43
[11/15 15:48:44   2272s] Optimizer WNS Pass 0
[11/15 15:48:44   2272s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |12.889| 0.000|
|reg2cgate |-0.237|-1.143|
|reg2reg   |-0.136|-1.953|
|HEPG      |-0.237|-3.096|
|All Paths |-0.237|-3.096|
+----------+------+------+

[11/15 15:48:44   2272s] CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -0.237ns TNS -1.143ns; reg2reg* WNS -0.136ns TNS -1.954ns; HEPG WNS -0.237ns TNS -1.954ns; all paths WNS -0.237ns TNS -3.097ns; Real time 0:02:44
[11/15 15:48:44   2272s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:5203.7M
[11/15 15:48:44   2272s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:5203.7M
[11/15 15:48:44   2272s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[11/15 15:48:44   2272s] Info: End MT loop @oiCellDelayCachingJob.
[11/15 15:48:44   2272s] Active Path Group: reg2cgate reg2reg  
[11/15 15:48:44   2272s] +--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
[11/15 15:48:44   2272s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
[11/15 15:48:44   2272s] +--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
[11/15 15:48:44   2272s] |  -0.237|   -0.237|  -3.096|   -3.096|   44.43%|   0:00:00.0| 5203.7M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST6/RC_CGIC_INST/E            |
[11/15 15:48:45   2273s] |  -0.182|   -0.182|  -1.744|   -1.744|   44.44%|   0:00:01.0| 5521.2M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST6/RC_CGIC_INST/E            |
[11/15 15:48:45   2274s] |  -0.160|   -0.160|  -1.206|   -1.206|   44.44%|   0:00:00.0| 5527.3M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST6/RC_CGIC_INST/E            |
[11/15 15:48:45   2275s] |  -0.104|   -0.104|  -0.478|   -0.478|   44.45%|   0:00:00.0| 5527.3M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST6/RC_CGIC_INST/E            |
[11/15 15:48:46   2276s] |  -0.098|   -0.098|  -0.450|   -0.450|   44.45%|   0:00:01.0| 5531.4M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST6/RC_CGIC_INST/E            |
[11/15 15:48:46   2277s] |  -0.090|   -0.090|  -0.410|   -0.410|   44.45%|   0:00:00.0| 5531.4M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST6/RC_CGIC_INST/E            |
[11/15 15:48:46   2278s] |  -0.060|   -0.060|  -0.259|   -0.259|   44.45%|   0:00:00.0| 5531.4M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST6/RC_CGIC_INST/E            |
[11/15 15:48:46   2278s] |  -0.032|   -0.032|  -0.117|   -0.117|   44.45%|   0:00:00.0| 5531.4M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST6/RC_CGIC_INST/E            |
[11/15 15:48:46   2279s] |  -0.007|   -0.007|  -0.015|   -0.015|   44.46%|   0:00:00.0| 5532.4M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST6/RC_CGIC_INST/E            |
[11/15 15:48:47   2280s] |   0.005|    0.005|   0.000|    0.000|   44.46%|   0:00:01.0| 5532.4M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST6/RC_CGIC_INST/E            |
[11/15 15:48:47   2281s] |   0.032|    0.043|   0.000|    0.000|   44.47%|   0:00:00.0| 5539.4M|                 NA|       NA| NA                                                 |
[11/15 15:48:47   2281s] |   0.032|    0.043|   0.000|    0.000|   44.47%|   0:00:00.0| 5539.4M|setup_analysis_view|       NA| NA                                                 |
[11/15 15:48:47   2281s] +--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
[11/15 15:48:47   2281s] 
[11/15 15:48:47   2281s] *** Finish Core Optimize Step (cpu=0:00:09.2 real=0:00:03.0 mem=5539.4M) ***
[11/15 15:48:47   2281s] 
[11/15 15:48:47   2281s] *** Finished Optimize Step Cumulative (cpu=0:00:09.3 real=0:00:03.0 mem=5539.4M) ***
[11/15 15:48:47   2281s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-----+
|Path Group|   WNS|  TNS|
+----------+------+-----+
|default   |12.889|0.000|
|reg2cgate | 0.043|0.000|
|reg2reg   | 0.144|0.000|
|HEPG      | 0.043|0.000|
|All Paths | 0.043|0.000|
+----------+------+-----+

[11/15 15:48:47   2281s] CCOptDebug: End of Optimizer WNS Pass 0: reg2cgate* WNS 0.043ns TNS 0.000ns; reg2reg* WNS 0.144ns TNS 0.000ns; HEPG WNS 0.043ns TNS 0.000ns; all paths WNS 0.043ns TNS 0.000ns; Real time 0:02:47
[11/15 15:48:47   2281s] ** GigaOpt Optimizer WNS Slack 0.032 TNS Slack 0.000 Density 44.47
[11/15 15:48:47   2281s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.89100.4
[11/15 15:48:47   2281s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5539.4M
[11/15 15:48:47   2281s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.075, REAL:0.025, MEM:5539.4M
[11/15 15:48:47   2281s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:5539.4M
[11/15 15:48:47   2281s] OPERPROF:   Starting DPlace-Init at level 2, MEM:5539.4M
[11/15 15:48:47   2281s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:5539.4M
[11/15 15:48:47   2281s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.061, REAL:0.061, MEM:5539.4M
[11/15 15:48:47   2281s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.090, REAL:0.090, MEM:5539.4M
[11/15 15:48:47   2281s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.090, REAL:0.090, MEM:5539.4M
[11/15 15:48:47   2281s] TDRefine: refinePlace mode spiral search
[11/15 15:48:47   2281s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.89100.16
[11/15 15:48:47   2281s] OPERPROF: Starting RefinePlace at level 1, MEM:5539.4M
[11/15 15:48:47   2281s] *** Starting refinePlace (0:38:02 mem=5539.4M) ***
[11/15 15:48:47   2281s] Total net bbox length = 9.051e+05 (5.418e+05 3.633e+05) (ext = 5.119e+04)
[11/15 15:48:47   2281s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 15:48:47   2281s] OPERPROF:   Starting CellHaloInit at level 2, MEM:5539.4M
[11/15 15:48:47   2281s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.002, REAL:0.002, MEM:5539.4M
[11/15 15:48:47   2281s] 
[11/15 15:48:47   2281s] Starting Small incrNP...
[11/15 15:48:47   2281s] User Input Parameters:
[11/15 15:48:47   2281s] - Congestion Driven    : Off
[11/15 15:48:47   2281s] - Timing Driven        : Off
[11/15 15:48:47   2281s] - Area-Violation Based : Off
[11/15 15:48:47   2281s] - Start Rollback Level : -5
[11/15 15:48:47   2281s] - Legalized            : On
[11/15 15:48:47   2281s] - Window Based         : Off
[11/15 15:48:47   2281s] - eDen incr mode       : Off
[11/15 15:48:47   2281s] - Small incr mode      : On
[11/15 15:48:47   2281s] 
[11/15 15:48:47   2281s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:5539.4M
[11/15 15:48:47   2281s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.016, REAL:0.016, MEM:5539.4M
[11/15 15:48:47   2281s] default core: bins with density > 0.750 =  4.86 % ( 102 / 2100 )
[11/15 15:48:47   2281s] Density distribution unevenness ratio = 33.942%
[11/15 15:48:47   2281s] cost 1.010000, thresh 1.000000
[11/15 15:48:47   2281s] OPERPROF:   Starting spMPad at level 2, MEM:5539.4M
[11/15 15:48:47   2281s] OPERPROF:     Starting spContextMPad at level 3, MEM:5539.4M
[11/15 15:48:47   2281s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:5539.4M
[11/15 15:48:47   2281s] MP Top (29343): mp=1.050. U=0.438.
[11/15 15:48:47   2281s] OPERPROF:   Finished spMPad at level 2, CPU:0.008, REAL:0.008, MEM:5539.4M
[11/15 15:48:47   2281s] MPU (29343) 0.438 -> 0.460
[11/15 15:48:47   2281s] incrNP th 1.000, 0.100
[11/15 15:48:47   2281s] clkAW=1 clkAWMode=2 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.050 maxM=-1 pMaxM=3
[11/15 15:48:47   2281s] OPERPROF:   Starting IPInitSPData at level 2, MEM:5539.4M
[11/15 15:48:47   2281s] OPERPROF:     Starting spInitNetWt at level 3, MEM:5539.4M
[11/15 15:48:47   2281s] no activity file in design. spp won't run.
[11/15 15:48:47   2281s] [spp] 0
[11/15 15:48:47   2281s] [adp] 0:1:1:3
[11/15 15:48:47   2281s] OPERPROF:     Finished spInitNetWt at level 3, CPU:0.007, REAL:0.007, MEM:5539.4M
[11/15 15:48:47   2281s] SP #FI/SF FL/PI 567/28552 789/2
[11/15 15:48:47   2281s] OPERPROF:   Finished IPInitSPData at level 2, CPU:0.015, REAL:0.015, MEM:5539.4M
[11/15 15:48:47   2281s] NP #FI/FS/SF FL/PI: 35623/0/28552 791/2
[11/15 15:48:47   2281s] no activity file in design. spp won't run.
[11/15 15:48:47   2282s] RPlace IncrNP: Rollback Lev = -3
[11/15 15:48:47   2282s] OPERPROF:   Starting npPlace at level 2, MEM:5548.5M
[11/15 15:48:47   2282s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[11/15 15:48:47   2282s] No instances found in the vector
[11/15 15:48:47   2282s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=5440.5M, DRC: 0)
[11/15 15:48:47   2282s] 0 (out of 0) MH cells were successfully legalized.
[11/15 15:48:47   2282s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[11/15 15:48:47   2282s] No instances found in the vector
[11/15 15:48:47   2282s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=5665.9M, DRC: 0)
[11/15 15:48:47   2282s] 0 (out of 0) MH cells were successfully legalized.
[11/15 15:48:48   2283s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[11/15 15:48:48   2283s] No instances found in the vector
[11/15 15:48:48   2283s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=5665.9M, DRC: 0)
[11/15 15:48:48   2283s] 0 (out of 0) MH cells were successfully legalized.
[11/15 15:48:48   2285s] OPERPROF:   Finished npPlace at level 2, CPU:3.334, REAL:0.934, MEM:5569.9M
[11/15 15:48:48   2285s] no activity file in design. spp won't run.
[11/15 15:48:48   2285s] OPERPROF:   Starting IPDeleteSPData at level 2, MEM:5569.9M
[11/15 15:48:48   2285s] OPERPROF:   Finished IPDeleteSPData at level 2, CPU:0.000, REAL:0.000, MEM:5569.9M
[11/15 15:48:48   2285s] 
[11/15 15:48:48   2285s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:5569.9M
[11/15 15:48:48   2285s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.016, REAL:0.016, MEM:5569.9M
[11/15 15:48:48   2285s] default core: bins with density > 0.750 =  5.10 % ( 107 / 2100 )
[11/15 15:48:48   2285s] Density distribution unevenness ratio = 33.942%
[11/15 15:48:48   2285s] RPlace postIncrNP: Density = 1.010000 -> 0.939796.
[11/15 15:48:48   2285s] RPlace postIncrNP Info: Density distribution changes:
[11/15 15:48:48   2285s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[11/15 15:48:48   2285s] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[11/15 15:48:48   2285s] [1.00 - 1.05] :	 1 (0.05%) -> 0 (0.00%)
[11/15 15:48:48   2285s] [0.95 - 1.00] :	 1 (0.05%) -> 0 (0.00%)
[11/15 15:48:48   2285s] [0.90 - 0.95] :	 2 (0.10%) -> 2 (0.10%)
[11/15 15:48:48   2285s] [0.85 - 0.90] :	 12 (0.57%) -> 11 (0.52%)
[11/15 15:48:48   2285s] [0.80 - 0.85] :	 24 (1.14%) -> 23 (1.10%)
[11/15 15:48:48   2285s] Move report: incrNP moves 778 insts, mean move: 6.35 um, max move: 44.00 um
[11/15 15:48:48   2285s] 	Max move on inst (FE_OFC772_irq_comb_7): (988.00, 336.00) --> (1010.00, 358.00)
[11/15 15:48:48   2285s] Finished incrNP (cpu=0:00:03.6, real=0:00:01.0, mem=5569.9M)
[11/15 15:48:48   2285s] End of Small incrNP (cpu=0:00:03.6, real=0:00:01.0)
[11/15 15:48:48   2285s] OPERPROF:   Starting CellHaloInit at level 2, MEM:5569.9M
[11/15 15:48:48   2285s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.002, REAL:0.002, MEM:5569.9M
[11/15 15:48:48   2285s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:5569.9M
[11/15 15:48:48   2285s] Starting refinePlace ...
[11/15 15:48:48   2285s] TDRefine: refinePlace mode spiral search
[11/15 15:48:48   2285s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[11/15 15:48:48   2285s] ** Cut row section cpu time 0:00:00.0.
[11/15 15:48:48   2285s]    Spread Effort: high, standalone mode, useDDP on.
[11/15 15:48:48   2285s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=5569.9MB) @(0:38:06 - 0:38:06).
[11/15 15:48:48   2285s] Move report: preRPlace moves 407 insts, mean move: 0.60 um, max move: 3.40 um
[11/15 15:48:48   2285s] 	Max move on inst (core/datapath_inst/mainalu/FE_RC_722_0): (951.00, 374.00) --> (949.60, 376.00)
[11/15 15:48:48   2285s] 	Length: 3 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: INVX1MA10TH
[11/15 15:48:48   2285s] wireLenOptFixPriorityInst 4540 inst fixed
[11/15 15:48:48   2285s] tweakage running in 8 threads.
[11/15 15:48:48   2285s] Placement tweakage begins.
[11/15 15:48:48   2285s] wire length = 9.957e+05
[11/15 15:48:49   2286s] wire length = 9.904e+05
[11/15 15:48:49   2286s] Placement tweakage ends.
[11/15 15:48:49   2286s] Move report: tweak moves 3891 insts, mean move: 1.99 um, max move: 11.80 um
[11/15 15:48:49   2286s] 	Max move on inst (core/datapath_inst/mainalu/FE_OFC7052_ALU_B_4): (918.00, 378.00) --> (929.80, 378.00)
[11/15 15:48:49   2286s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.1, real=0:00:01.0, mem=5583.9MB) @(0:38:06 - 0:38:07).
[11/15 15:48:49   2286s] 
[11/15 15:48:49   2286s] Running Spiral MT with 8 threads  fetchWidth=493 
[11/15 15:48:50   2288s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 15:48:50   2288s] [CPU] RefinePlace/Legalization (cpu=0:00:01.3, real=0:00:01.0, mem=5583.9MB) @(0:38:07 - 0:38:08).
[11/15 15:48:50   2288s] Move report: Detail placement moves 4166 insts, mean move: 1.89 um, max move: 11.80 um
[11/15 15:48:50   2288s] 	Max move on inst (core/datapath_inst/mainalu/FE_OFC7052_ALU_B_4): (918.00, 378.00) --> (929.80, 378.00)
[11/15 15:48:50   2288s] 	Runtime: CPU: 0:00:02.7 REAL: 0:00:02.0 MEM: 5583.9MB
[11/15 15:48:50   2288s] Statistics of distance of Instance movement in refine placement:
[11/15 15:48:50   2288s]   maximum (X+Y) =        46.40 um
[11/15 15:48:50   2288s]   inst (FE_OFC772_irq_comb_7) with max move: (988, 336) -> (1012.4, 358)
[11/15 15:48:50   2288s]   mean    (X+Y) =         2.73 um
[11/15 15:48:50   2288s] Total instances flipped for legalization: 1710
[11/15 15:48:50   2288s] Summary Report:
[11/15 15:48:50   2288s] Instances move: 4501 (out of 29343 movable)
[11/15 15:48:50   2288s] Instances flipped: 1710
[11/15 15:48:50   2288s] Mean displacement: 2.73 um
[11/15 15:48:50   2288s] Max displacement: 46.40 um (Instance: FE_OFC772_irq_comb_7) (988, 336) -> (1012.4, 358)
[11/15 15:48:50   2288s] 	Length: 4 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: INVX1P4BA10TH
[11/15 15:48:50   2288s] Total instances moved : 4501
[11/15 15:48:50   2288s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.709, REAL:1.576, MEM:5583.9M
[11/15 15:48:50   2288s] Total net bbox length = 8.997e+05 (5.369e+05 3.628e+05) (ext = 5.095e+04)
[11/15 15:48:50   2288s] Runtime: CPU: 0:00:06.4 REAL: 0:00:03.0 MEM: 5583.9MB
[11/15 15:48:50   2288s] [CPU] RefinePlace/total (cpu=0:00:06.4, real=0:00:03.0, mem=5583.9MB) @(0:38:02 - 0:38:08).
[11/15 15:48:50   2288s] *** Finished refinePlace (0:38:08 mem=5583.9M) ***
[11/15 15:48:50   2288s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.89100.16
[11/15 15:48:50   2288s] OPERPROF: Finished RefinePlace at level 1, CPU:6.409, REAL:2.762, MEM:5583.9M
[11/15 15:48:50   2288s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5583.9M
[11/15 15:48:50   2288s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.084, REAL:0.029, MEM:5583.9M
[11/15 15:48:50   2288s] *** maximum move = 46.40 um ***
[11/15 15:48:50   2288s] *** Finished re-routing un-routed nets (5583.9M) ***
[11/15 15:48:50   2288s] TotalInstCnt at stopUpdate before init: 29,910
[11/15 15:48:50   2288s] OPERPROF: Starting DPlace-Init at level 1, MEM:5583.9M
[11/15 15:48:50   2288s] z: 2, totalTracks: 1
[11/15 15:48:50   2288s] z: 4, totalTracks: 1
[11/15 15:48:50   2288s] z: 6, totalTracks: 1
[11/15 15:48:50   2288s] z: 8, totalTracks: 1
[11/15 15:48:50   2288s] #spOpts: N=65 mergeVia=F 
[11/15 15:48:50   2288s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:5583.9M
[11/15 15:48:50   2288s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.057, REAL:0.057, MEM:5583.9M
[11/15 15:48:50   2288s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=5583.9MB).
[11/15 15:48:50   2288s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.086, REAL:0.086, MEM:5583.9M
[11/15 15:48:50   2288s] TotalInstCnt at stopUpdate after init: 29,910
[11/15 15:48:50   2288s] 
[11/15 15:48:50   2288s] *** Finish Physical Update (cpu=0:00:07.3 real=0:00:03.0 mem=5583.9M) ***
[11/15 15:48:50   2288s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.89100.4
[11/15 15:48:50   2289s] ** GigaOpt Optimizer WNS Slack 0.032 TNS Slack 0.000 Density 44.47
[11/15 15:48:50   2289s] OptDebug: End of Setup Fixing:
+----------+------+-----+
|Path Group|   WNS|  TNS|
+----------+------+-----+
|default   |12.889|0.000|
|reg2cgate | 0.070|0.000|
|reg2reg   | 0.171|0.000|
|HEPG      | 0.070|0.000|
|All Paths | 0.070|0.000|
+----------+------+-----+

[11/15 15:48:50   2289s] 
[11/15 15:48:50   2289s] *** Finish post-CTS Setup Fixing (cpu=0:00:17.7 real=0:00:06.0 mem=5583.9M) ***
[11/15 15:48:50   2289s] 
[11/15 15:48:50   2289s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.89100.3
[11/15 15:48:50   2289s] Total-nets :: 32027, Stn-nets :: 1146, ratio :: 3.57823 %
[11/15 15:48:50   2289s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5374.5M
[11/15 15:48:51   2289s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.082, REAL:0.030, MEM:5376.0M
[11/15 15:48:51   2289s] TotalInstCnt at PhyDesignMc Destruction: 29,910
[11/15 15:48:51   2289s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:48:51   2289s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:48:51   2289s] (I,S,L,T): setup_analysis_view: NA, NA, 0.367607, 0.367607
[11/15 15:48:51   2289s] (I,S,L) ClockInsts: setup_analysis_view: NA, NA, 0.00968107
[11/15 15:48:51   2289s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.89100.18
[11/15 15:48:51   2289s] *** WnsOpt #2 [finish] : cpu/real = 0:00:28.8/0:00:16.9 (1.7), totSession cpu/real = 0:38:09.9/0:11:50.5 (3.2), mem = 5376.0M
[11/15 15:48:51   2289s] 
[11/15 15:48:51   2289s] =============================================================================================
[11/15 15:48:51   2289s]  Step TAT Report for WnsOpt #2                                                  20.12-s088_1
[11/15 15:48:51   2289s] =============================================================================================
[11/15 15:48:51   2289s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/15 15:48:51   2289s] ---------------------------------------------------------------------------------------------
[11/15 15:48:51   2289s] [ RefinePlace            ]      1   0:00:03.4  (  19.9 % )     0:00:03.4 /  0:00:07.3    2.2
[11/15 15:48:51   2289s] [ SlackTraversorInit     ]      2   0:00:00.5  (   2.7 % )     0:00:00.5 /  0:00:00.8    1.7
[11/15 15:48:51   2289s] [ LibAnalyzerInit        ]      1   0:00:00.8  (   5.0 % )     0:00:00.8 /  0:00:00.8    1.0
[11/15 15:48:51   2289s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[11/15 15:48:51   2289s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.2    1.0
[11/15 15:48:51   2289s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.5 % )     0:00:00.9 /  0:00:01.0    1.0
[11/15 15:48:51   2289s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:48:51   2289s] [ TransformInit          ]      1   0:00:09.2  (  54.4 % )     0:00:09.2 /  0:00:09.5    1.0
[11/15 15:48:51   2289s] [ OptimizationStep       ]      1   0:00:00.2  (   1.2 % )     0:00:02.4 /  0:00:09.3    3.9
[11/15 15:48:51   2289s] [ OptSingleIteration     ]     10   0:00:00.0  (   0.1 % )     0:00:02.2 /  0:00:08.8    4.1
[11/15 15:48:51   2289s] [ OptGetWeight           ]     10   0:00:00.3  (   1.7 % )     0:00:00.3 /  0:00:00.3    1.0
[11/15 15:48:51   2289s] [ OptEval                ]     10   0:00:00.4  (   2.7 % )     0:00:00.4 /  0:00:01.6    3.5
[11/15 15:48:51   2289s] [ OptCommit              ]     10   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:48:51   2289s] [ IncrTimingUpdate       ]     14   0:00:01.1  (   6.4 % )     0:00:01.1 /  0:00:06.0    5.5
[11/15 15:48:51   2289s] [ PostCommitDelayUpdate  ]     10   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.1    3.6
[11/15 15:48:51   2289s] [ IncrDelayCalc          ]     59   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    3.9
[11/15 15:48:51   2289s] [ SetupOptGetWorkingSet  ]     30   0:00:00.3  (   1.6 % )     0:00:00.3 /  0:00:00.8    3.1
[11/15 15:48:51   2289s] [ SetupOptGetActiveNode  ]     30   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:48:51   2289s] [ SetupOptSlackGraph     ]     10   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    4.4
[11/15 15:48:51   2289s] [ MISC                   ]          0:00:00.4  (   2.3 % )     0:00:00.4 /  0:00:00.9    2.3
[11/15 15:48:51   2289s] ---------------------------------------------------------------------------------------------
[11/15 15:48:51   2289s]  WnsOpt #2 TOTAL                    0:00:16.9  ( 100.0 % )     0:00:16.9 /  0:00:28.8    1.7
[11/15 15:48:51   2289s] ---------------------------------------------------------------------------------------------
[11/15 15:48:51   2289s] 
[11/15 15:48:51   2289s] End: GigaOpt Optimization in WNS mode
[11/15 15:48:51   2289s] #InfoCS: Num dontuse cells 113, Num usable cells 1254
[11/15 15:48:51   2289s] optDesignOneStep: Power Flow
[11/15 15:48:51   2289s] #InfoCS: Num dontuse cells 113, Num usable cells 1254
[11/15 15:48:51   2289s] Deleting Lib Analyzer.
[11/15 15:48:51   2289s] **INFO: Flow update: Design timing is met.
[11/15 15:48:51   2290s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[11/15 15:48:51   2290s] Info: 569 nets with fixed/cover wires excluded.
[11/15 15:48:51   2290s] Info: 547 clock nets excluded from IPO operation.
[11/15 15:48:51   2290s] ### Creating LA Mngr. totSessionCpu=0:38:10 mem=5001.0M
[11/15 15:48:51   2290s] ### Creating LA Mngr, finished. totSessionCpu=0:38:10 mem=5001.0M
[11/15 15:48:51   2290s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[11/15 15:48:51   2290s] Processing average sequential pin duty cycle 
[11/15 15:48:51   2290s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/15 15:48:51   2290s] ### Creating PhyDesignMc. totSessionCpu=0:38:10 mem=5178.4M
[11/15 15:48:51   2290s] OPERPROF: Starting DPlace-Init at level 1, MEM:5178.4M
[11/15 15:48:51   2290s] z: 2, totalTracks: 1
[11/15 15:48:51   2290s] z: 4, totalTracks: 1
[11/15 15:48:51   2290s] z: 6, totalTracks: 1
[11/15 15:48:51   2290s] z: 8, totalTracks: 1
[11/15 15:48:51   2290s] #spOpts: N=65 mergeVia=F 
[11/15 15:48:51   2290s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:5178.4M
[11/15 15:48:51   2290s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.051, REAL:0.051, MEM:5178.4M
[11/15 15:48:51   2290s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=5178.4MB).
[11/15 15:48:51   2290s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.081, REAL:0.081, MEM:5178.4M
[11/15 15:48:51   2290s] TotalInstCnt at PhyDesignMc Initialization: 29,910
[11/15 15:48:51   2290s] ### Creating PhyDesignMc, finished. totSessionCpu=0:38:10 mem=5210.4M
[11/15 15:48:51   2290s] Begin: Area Reclaim Optimization
[11/15 15:48:51   2290s] *** AreaOpt #6 [begin] : totSession cpu/real = 0:38:10.4/0:11:51.0 (3.2), mem = 5210.4M
[11/15 15:48:51   2290s] 
[11/15 15:48:51   2290s] Creating Lib Analyzer ...
[11/15 15:48:51   2290s] **Info: Trial Route has Max Route Layer 15/8.
[11/15 15:48:51   2290s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 8 threads.
[11/15 15:48:51   2290s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[11/15 15:48:51   2290s] Total number of usable buffers from Lib Analyzer: 29 ( BUFX1MA10TH BUFX1BA10TH BUFHX1MA10TH BUFX2MA10TH BUFX2BA10TH BUFX1P7BA10TH BUFX1P2BA10TH BUFHX1P7MA10TH BUFX3MA10TH BUFX3BA10TH BUFHX3MA10TH BUFX4MA10TH BUFX5MA10TH BUFX5BA10TH BUFHX4MA10TH BUFX6MA10TH BUFX6BA10TH BUFHX5MA10TH BUFX7P5MA10TH BUFX7P5BA10TH BUFX9MA10TH BUFX9BA10TH BUFX11MA10TH BUFX11BA10TH BUFX13MA10TH BUFX13BA10TH BUFX16MA10TH BUFX16BA10TH BUFHX16MA10TH)
[11/15 15:48:51   2290s] Total number of usable inverters from Lib Analyzer: 20 ( INVX1MA10TH INVX1BA10TH INVX0P8BA10TH INVX0P7BA10TH INVX0P6BA10TH INVX2MA10TH INVX2BA10TH INVX1P7BA10TH INVX1P4BA10TH INVX3MA10TH INVX3BA10TH INVX4BA10TH INVX5BA10TH INVX6BA10TH INVX7P5BA10TH INVX9BA10TH INVX11MA10TH INVX11BA10TH INVX13BA10TH INVX16BA10TH)
[11/15 15:48:51   2290s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TH DLY4X0P5MA10TH)
[11/15 15:48:51   2290s] 
[11/15 15:48:51   2290s] {RT worst_rc_corner 0 8 7 0}
[11/15 15:48:52   2291s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:38:11 mem=5214.4M
[11/15 15:48:52   2291s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:38:11 mem=5214.4M
[11/15 15:48:52   2291s] Creating Lib Analyzer, finished. 
[11/15 15:48:52   2291s] Processing average sequential pin duty cycle 
[11/15 15:48:52   2291s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.89100.19
[11/15 15:48:52   2291s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:48:52   2291s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:48:52   2291s] (I,S,L,T): setup_analysis_view: NA, NA, 0.367607, 0.367607
[11/15 15:48:52   2291s] (I,S,L) ClockInsts: setup_analysis_view: NA, NA, 0.00968107
[11/15 15:48:52   2291s] ### Creating RouteCongInterface, started
[11/15 15:48:52   2291s] 
[11/15 15:48:52   2291s] #optDebug:  {2, 1.000, 0.8500} {3, 0.840, 0.8500} {4, 0.680, 0.8500} {5, 0.520, 0.8500} {6, 0.360, 0.8500} {7, 0.040, 0.8500} {8, 0.040, 0.8500} 
[11/15 15:48:52   2291s] 
[11/15 15:48:52   2291s] #optDebug: {0, 1.000}
[11/15 15:48:52   2291s] ### Creating RouteCongInterface, finished
[11/15 15:48:52   2291s] ### Creating LA Mngr. totSessionCpu=0:38:12 mem=5214.4M
[11/15 15:48:52   2291s] ### Creating LA Mngr, finished. totSessionCpu=0:38:12 mem=5214.4M
[11/15 15:48:52   2291s] Usable buffer cells for single buffer setup transform:
[11/15 15:48:52   2291s] BUFX1MA10TH BUFX1BA10TH BUFHX1MA10TH BUFX2MA10TH BUFX2BA10TH BUFX1P7BA10TH BUFX1P2BA10TH BUFHX1P7MA10TH BUFX3MA10TH BUFX3BA10TH BUFHX3MA10TH BUFX4MA10TH BUFX5MA10TH BUFX5BA10TH BUFHX4MA10TH BUFX6MA10TH BUFX6BA10TH BUFHX5MA10TH BUFX7P5MA10TH BUFX7P5BA10TH BUFX9MA10TH BUFX9BA10TH BUFX11MA10TH BUFX11BA10TH BUFX13MA10TH BUFX13BA10TH BUFX16MA10TH BUFX16BA10TH BUFHX16MA10TH 
[11/15 15:48:52   2291s] Number of usable buffer cells above: 29
[11/15 15:48:53   2292s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:5214.4M
[11/15 15:48:53   2292s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:5214.4M
[11/15 15:48:53   2292s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 44.47
[11/15 15:48:53   2292s] +---------+---------+--------+--------+------------+--------+
[11/15 15:48:53   2292s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/15 15:48:53   2292s] +---------+---------+--------+--------+------------+--------+
[11/15 15:48:53   2292s] |   44.47%|        -|   0.000|   0.000|   0:00:00.0| 5214.4M|
[11/15 15:48:53   2292s] #optDebug: <stH: 2.0000 MiSeL: 33.7880>
[11/15 15:49:18   2403s] |   44.23%|      425|  -0.001|  -0.001|   0:00:25.0| 5880.4M|
[11/15 15:49:18   2403s] +---------+---------+--------+--------+------------+--------+
[11/15 15:49:18   2403s] Reclaim Optimization End WNS Slack -0.001  TNS Slack -0.001 Density 44.23
[11/15 15:49:18   2403s] 
[11/15 15:49:18   2403s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[11/15 15:49:18   2403s] --------------------------------------------------------------
[11/15 15:49:18   2403s] |                                   | Total     | Sequential |
[11/15 15:49:18   2403s] --------------------------------------------------------------
[11/15 15:49:18   2403s] | Num insts resized                 |       0  |       0    |
[11/15 15:49:18   2403s] | Num insts undone                  |       0  |       0    |
[11/15 15:49:18   2403s] | Num insts Downsized               |       0  |       0    |
[11/15 15:49:18   2403s] | Num insts Samesized               |       0  |       0    |
[11/15 15:49:18   2403s] | Num insts Upsized                 |       0  |       0    |
[11/15 15:49:18   2403s] | Num multiple commits+uncommits    |       0  |       -    |
[11/15 15:49:18   2403s] --------------------------------------------------------------
[11/15 15:49:18   2403s] End: Core Area Reclaim Optimization (cpu = 0:01:53) (real = 0:00:27.0) **
[11/15 15:49:18   2403s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:49:18   2403s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:49:18   2403s] (I,S,L,T): setup_analysis_view: NA, NA, 0.36431, 0.36431
[11/15 15:49:18   2403s] (I,S,L) ClockInsts: setup_analysis_view: NA, NA, 0.00968107
[11/15 15:49:18   2403s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.89100.19
[11/15 15:49:18   2403s] *** AreaOpt #6 [finish] : cpu/real = 0:01:53.1/0:00:27.4 (4.1), totSession cpu/real = 0:40:03.5/0:12:18.4 (3.3), mem = 5880.4M
[11/15 15:49:18   2403s] 
[11/15 15:49:18   2403s] =============================================================================================
[11/15 15:49:18   2403s]  Step TAT Report for AreaOpt #6                                                 20.12-s088_1
[11/15 15:49:18   2403s] =============================================================================================
[11/15 15:49:18   2403s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/15 15:49:18   2403s] ---------------------------------------------------------------------------------------------
[11/15 15:49:18   2403s] [ SlackTraversorInit     ]      1   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.2    1.0
[11/15 15:49:18   2403s] [ LibAnalyzerInit        ]      1   0:00:00.8  (   2.8 % )     0:00:00.8 /  0:00:00.8    1.0
[11/15 15:49:18   2403s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[11/15 15:49:18   2403s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.3
[11/15 15:49:18   2403s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:49:18   2403s] [ OptSingleIteration     ]      1   0:00:00.1  (   0.2 % )     0:00:24.9 /  0:01:50.2    4.4
[11/15 15:49:18   2403s] [ OptGetWeight           ]    197   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:49:18   2403s] [ OptEval                ]    197   0:00:15.3  (  55.9 % )     0:00:15.3 /  0:01:04.6    4.2
[11/15 15:49:18   2403s] [ OptCommit              ]    197   0:00:00.5  (   1.9 % )     0:00:00.5 /  0:00:00.5    1.0
[11/15 15:49:18   2403s] [ IncrTimingUpdate       ]     84   0:00:07.8  (  28.6 % )     0:00:07.8 /  0:00:40.6    5.2
[11/15 15:49:18   2403s] [ PostCommitDelayUpdate  ]    197   0:00:00.5  (   1.9 % )     0:00:01.2 /  0:00:04.4    3.8
[11/15 15:49:18   2403s] [ IncrDelayCalc          ]    501   0:00:00.6  (   2.4 % )     0:00:00.6 /  0:00:04.0    6.2
[11/15 15:49:18   2403s] [ MISC                   ]          0:00:01.4  (   5.2 % )     0:00:01.4 /  0:00:01.8    1.3
[11/15 15:49:18   2403s] ---------------------------------------------------------------------------------------------
[11/15 15:49:18   2403s]  AreaOpt #6 TOTAL                   0:00:27.4  ( 100.0 % )     0:00:27.4 /  0:01:53.1    4.1
[11/15 15:49:18   2403s] ---------------------------------------------------------------------------------------------
[11/15 15:49:18   2403s] 
[11/15 15:49:18   2403s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5669.5M
[11/15 15:49:18   2403s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.091, REAL:0.030, MEM:5671.0M
[11/15 15:49:18   2403s] TotalInstCnt at PhyDesignMc Destruction: 29,625
[11/15 15:49:18   2403s] End: Area Reclaim Optimization (cpu=0:01:53, real=0:00:27, mem=5036.02M, totSessionCpu=0:40:04).
[11/15 15:49:18   2403s] GigaOpt Checkpoint: Internal reclaim -numThreads 8 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -postCTS -noLeakageDegrade -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[11/15 15:49:19   2403s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[11/15 15:49:19   2403s] Info: 569 nets with fixed/cover wires excluded.
[11/15 15:49:19   2403s] Info: 547 clock nets excluded from IPO operation.
[11/15 15:49:19   2403s] ### Creating LA Mngr. totSessionCpu=0:40:04 mem=5036.0M
[11/15 15:49:19   2403s] ### Creating LA Mngr, finished. totSessionCpu=0:40:04 mem=5036.0M
[11/15 15:49:19   2403s] Processing average sequential pin duty cycle 
[11/15 15:49:19   2403s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/15 15:49:19   2403s] ### Creating PhyDesignMc. totSessionCpu=0:40:04 mem=5244.0M
[11/15 15:49:19   2403s] OPERPROF: Starting DPlace-Init at level 1, MEM:5244.0M
[11/15 15:49:19   2403s] z: 2, totalTracks: 1
[11/15 15:49:19   2403s] z: 4, totalTracks: 1
[11/15 15:49:19   2403s] z: 6, totalTracks: 1
[11/15 15:49:19   2403s] z: 8, totalTracks: 1
[11/15 15:49:19   2403s] #spOpts: N=65 mergeVia=F 
[11/15 15:49:19   2403s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:5244.0M
[11/15 15:49:19   2403s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.057, REAL:0.057, MEM:5244.0M
[11/15 15:49:19   2403s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=5244.0MB).
[11/15 15:49:19   2403s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.087, REAL:0.087, MEM:5244.0M
[11/15 15:49:19   2403s] TotalInstCnt at PhyDesignMc Initialization: 29,625
[11/15 15:49:19   2403s] ### Creating PhyDesignMc, finished. totSessionCpu=0:40:04 mem=5244.0M
[11/15 15:49:19   2403s] Begin: Area Reclaim Optimization
[11/15 15:49:19   2403s] *** AreaOpt #7 [begin] : totSession cpu/real = 0:40:03.9/0:12:18.7 (3.3), mem = 5244.0M
[11/15 15:49:19   2403s] Processing average sequential pin duty cycle 
[11/15 15:49:19   2403s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.89100.20
[11/15 15:49:19   2403s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:49:19   2404s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:49:19   2404s] (I,S,L,T): setup_analysis_view: NA, NA, 0.36431, 0.36431
[11/15 15:49:19   2404s] (I,S,L) ClockInsts: setup_analysis_view: NA, NA, 0.00968107
[11/15 15:49:19   2404s] ### Creating RouteCongInterface, started
[11/15 15:49:19   2404s] 
[11/15 15:49:19   2404s] #optDebug:  {2, 1.000, 0.8500} {3, 0.840, 0.8500} {4, 0.680, 0.8500} {5, 0.520, 0.8500} {6, 0.360, 0.8333} {7, 0.040, 0.4408} {8, 0.040, 0.4408} 
[11/15 15:49:19   2404s] 
[11/15 15:49:19   2404s] #optDebug: {0, 1.000}
[11/15 15:49:19   2404s] ### Creating RouteCongInterface, finished
[11/15 15:49:19   2404s] ### Creating LA Mngr. totSessionCpu=0:40:04 mem=5244.0M
[11/15 15:49:19   2404s] ### Creating LA Mngr, finished. totSessionCpu=0:40:04 mem=5244.0M
[11/15 15:49:20   2405s] Usable buffer cells for single buffer setup transform:
[11/15 15:49:20   2405s] BUFX1MA10TH BUFX1BA10TH BUFHX1MA10TH BUFX2MA10TH BUFX2BA10TH BUFX1P7BA10TH BUFX1P2BA10TH BUFHX1P7MA10TH BUFX3MA10TH BUFX3BA10TH BUFHX3MA10TH BUFX4MA10TH BUFX5MA10TH BUFX5BA10TH BUFHX4MA10TH BUFX6MA10TH BUFX6BA10TH BUFHX5MA10TH BUFX7P5MA10TH BUFX7P5BA10TH BUFX9MA10TH BUFX9BA10TH BUFX11MA10TH BUFX11BA10TH BUFX13MA10TH BUFX13BA10TH BUFX16MA10TH BUFX16BA10TH BUFHX16MA10TH 
[11/15 15:49:20   2405s] Number of usable buffer cells above: 29
[11/15 15:49:21   2406s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:5244.0M
[11/15 15:49:21   2406s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:5244.0M
[11/15 15:49:21   2406s] Reclaim Optimization WNS Slack -0.001  TNS Slack -0.001 Density 44.23
[11/15 15:49:21   2406s] +---------+---------+--------+--------+------------+--------+
[11/15 15:49:21   2406s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/15 15:49:21   2406s] +---------+---------+--------+--------+------------+--------+
[11/15 15:49:21   2406s] |   44.23%|        -|  -0.001|  -0.001|   0:00:00.0| 5244.0M|
[11/15 15:49:21   2408s] |   44.23%|        0|  -0.001|  -0.001|   0:00:00.0| 5415.7M|
[11/15 15:49:21   2408s] #optDebug: <stH: 2.0000 MiSeL: 33.7880>
[11/15 15:49:21   2408s] |   44.23%|        0|  -0.001|  -0.001|   0:00:00.0| 5415.7M|
[11/15 15:49:22   2411s] |   44.22%|       13|  -0.000|  -0.000|   0:00:01.0| 5549.2M|
[11/15 15:49:27   2435s] |   44.16%|      163|   0.002|   0.000|   0:00:05.0| 5553.0M|
[11/15 15:49:29   2441s] |   44.15%|       33|   0.002|   0.000|   0:00:02.0| 5553.0M|
[11/15 15:49:29   2442s] |   44.15%|        4|   0.002|   0.000|   0:00:00.0| 5553.0M|
[11/15 15:49:29   2442s] |   44.15%|        0|   0.002|   0.000|   0:00:00.0| 5553.0M|
[11/15 15:49:29   2442s] #optDebug: <stH: 2.0000 MiSeL: 33.7880>
[11/15 15:49:29   2442s] |   44.15%|        0|   0.002|   0.000|   0:00:00.0| 5553.0M|
[11/15 15:49:29   2442s] +---------+---------+--------+--------+------------+--------+
[11/15 15:49:29   2442s] Reclaim Optimization End WNS Slack 0.002  TNS Slack 0.000 Density 44.15
[11/15 15:49:29   2442s] 
[11/15 15:49:29   2442s] ** Summary: Restruct = 0 Buffer Deletion = 7 Declone = 11 Resize = 180 **
[11/15 15:49:29   2442s] --------------------------------------------------------------
[11/15 15:49:29   2442s] |                                   | Total     | Sequential |
[11/15 15:49:29   2442s] --------------------------------------------------------------
[11/15 15:49:29   2442s] | Num insts resized                 |     168  |       1    |
[11/15 15:49:29   2442s] | Num insts undone                  |      20  |       0    |
[11/15 15:49:29   2442s] | Num insts Downsized               |     168  |       1    |
[11/15 15:49:29   2442s] | Num insts Samesized               |       0  |       0    |
[11/15 15:49:29   2442s] | Num insts Upsized                 |       0  |       0    |
[11/15 15:49:29   2442s] | Num multiple commits+uncommits    |      12  |       -    |
[11/15 15:49:29   2442s] --------------------------------------------------------------
[11/15 15:49:29   2442s] End: Core Area Reclaim Optimization (cpu = 0:00:39.0) (real = 0:00:10.0) **
[11/15 15:49:29   2442s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5553.0M
[11/15 15:49:29   2442s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.090, REAL:0.031, MEM:5553.0M
[11/15 15:49:29   2443s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:5553.0M
[11/15 15:49:29   2443s] OPERPROF:   Starting DPlace-Init at level 2, MEM:5553.0M
[11/15 15:49:29   2443s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:5553.0M
[11/15 15:49:30   2443s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.064, REAL:0.064, MEM:5553.0M
[11/15 15:49:30   2443s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:5553.0M
[11/15 15:49:30   2443s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:5553.0M
[11/15 15:49:30   2443s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.095, REAL:0.095, MEM:5553.0M
[11/15 15:49:30   2443s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.095, REAL:0.095, MEM:5553.0M
[11/15 15:49:30   2443s] TDRefine: refinePlace mode spiral search
[11/15 15:49:30   2443s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.89100.17
[11/15 15:49:30   2443s] OPERPROF: Starting RefinePlace at level 1, MEM:5553.0M
[11/15 15:49:30   2443s] *** Starting refinePlace (0:40:43 mem=5553.0M) ***
[11/15 15:49:30   2443s] Total net bbox length = 8.910e+05 (5.326e+05 3.584e+05) (ext = 5.229e+04)
[11/15 15:49:30   2443s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 15:49:30   2443s] OPERPROF:   Starting CellHaloInit at level 2, MEM:5553.0M
[11/15 15:49:30   2443s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.002, REAL:0.002, MEM:5553.0M
[11/15 15:49:30   2443s] OPERPROF:   Starting CellHaloInit at level 2, MEM:5553.0M
[11/15 15:49:30   2443s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.002, REAL:0.002, MEM:5553.0M
[11/15 15:49:30   2443s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:5553.0M
[11/15 15:49:30   2443s] Starting refinePlace ...
[11/15 15:49:30   2443s] One DDP V2 for no tweak run.
[11/15 15:49:30   2443s] 
[11/15 15:49:30   2443s] Running Spiral MT with 8 threads  fetchWidth=493 
[11/15 15:49:30   2444s] Move report: legalization moves 502 insts, mean move: 1.55 um, max move: 8.80 um
[11/15 15:49:30   2444s] 	Max move on inst (FE_OFC8049_BIAS_DBNC_2): (383.40, 592.00) --> (374.60, 592.00)
[11/15 15:49:30   2444s] [CPU] RefinePlace/Legalization (cpu=0:00:01.0, real=0:00:00.0, mem=5580.5MB) @(0:40:43 - 0:40:44).
[11/15 15:49:30   2444s] Move report: Detail placement moves 502 insts, mean move: 1.55 um, max move: 8.80 um
[11/15 15:49:30   2444s] 	Max move on inst (FE_OFC8049_BIAS_DBNC_2): (383.40, 592.00) --> (374.60, 592.00)
[11/15 15:49:30   2444s] 	Runtime: CPU: 0:00:01.0 REAL: 0:00:00.0 MEM: 5580.5MB
[11/15 15:49:30   2444s] Statistics of distance of Instance movement in refine placement:
[11/15 15:49:30   2444s]   maximum (X+Y) =         8.80 um
[11/15 15:49:30   2444s]   inst (FE_OFC8049_BIAS_DBNC_2) with max move: (383.4, 592) -> (374.6, 592)
[11/15 15:49:30   2444s]   mean    (X+Y) =         1.55 um
[11/15 15:49:30   2444s] Summary Report:
[11/15 15:49:30   2444s] Instances move: 502 (out of 29040 movable)
[11/15 15:49:30   2444s] Instances flipped: 0
[11/15 15:49:30   2444s] Mean displacement: 1.55 um
[11/15 15:49:30   2444s] Max displacement: 8.80 um (Instance: FE_OFC8049_BIAS_DBNC_2) (383.4, 592) -> (374.6, 592)
[11/15 15:49:30   2444s] 	Length: 23 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: INVX16BA10TH
[11/15 15:49:30   2444s] Total instances moved : 502
[11/15 15:49:30   2444s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.031, REAL:0.524, MEM:5580.5M
[11/15 15:49:30   2444s] Total net bbox length = 8.914e+05 (5.328e+05 3.586e+05) (ext = 5.230e+04)
[11/15 15:49:30   2444s] Runtime: CPU: 0:00:01.1 REAL: 0:00:00.0 MEM: 5580.5MB
[11/15 15:49:30   2444s] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:00.0, mem=5580.5MB) @(0:40:43 - 0:40:44).
[11/15 15:49:30   2444s] *** Finished refinePlace (0:40:44 mem=5580.5M) ***
[11/15 15:49:30   2444s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.89100.17
[11/15 15:49:30   2444s] OPERPROF: Finished RefinePlace at level 1, CPU:1.106, REAL:0.599, MEM:5580.5M
[11/15 15:49:30   2444s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5580.5M
[11/15 15:49:30   2444s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.084, REAL:0.026, MEM:5580.5M
[11/15 15:49:30   2444s] *** maximum move = 8.80 um ***
[11/15 15:49:30   2444s] *** Finished re-routing un-routed nets (5580.5M) ***
[11/15 15:49:30   2444s] OPERPROF: Starting DPlace-Init at level 1, MEM:5580.5M
[11/15 15:49:30   2444s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:5580.5M
[11/15 15:49:30   2444s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.070, MEM:5580.5M
[11/15 15:49:30   2444s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:5580.5M
[11/15 15:49:30   2444s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:5580.5M
[11/15 15:49:30   2444s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.100, MEM:5580.5M
[11/15 15:49:31   2444s] 
[11/15 15:49:31   2444s] *** Finish Physical Update (cpu=0:00:01.8 real=0:00:02.0 mem=5580.5M) ***
[11/15 15:49:31   2444s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:49:31   2444s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:49:31   2444s] (I,S,L,T): setup_analysis_view: NA, NA, 0.363, 0.363
[11/15 15:49:31   2444s] (I,S,L) ClockInsts: setup_analysis_view: NA, NA, 0.00968107
[11/15 15:49:31   2444s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.89100.20
[11/15 15:49:31   2444s] *** AreaOpt #7 [finish] : cpu/real = 0:00:41.0/0:00:11.9 (3.5), totSession cpu/real = 0:40:44.9/0:12:30.6 (3.3), mem = 5580.5M
[11/15 15:49:31   2444s] 
[11/15 15:49:31   2444s] =============================================================================================
[11/15 15:49:31   2444s]  Step TAT Report for AreaOpt #7                                                 20.12-s088_1
[11/15 15:49:31   2444s] =============================================================================================
[11/15 15:49:31   2444s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/15 15:49:31   2444s] ---------------------------------------------------------------------------------------------
[11/15 15:49:31   2444s] [ RefinePlace            ]      1   0:00:01.2  (   9.9 % )     0:00:01.2 /  0:00:01.8    1.6
[11/15 15:49:31   2444s] [ SlackTraversorInit     ]      1   0:00:00.2  (   1.6 % )     0:00:00.2 /  0:00:00.2    1.0
[11/15 15:49:31   2444s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[11/15 15:49:31   2444s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.2    1.3
[11/15 15:49:31   2444s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:49:31   2444s] [ OptSingleIteration     ]      8   0:00:00.2  (   1.8 % )     0:00:07.8 /  0:00:35.7    4.5
[11/15 15:49:31   2444s] [ OptGetWeight           ]   1182   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.3
[11/15 15:49:31   2444s] [ OptEval                ]   1182   0:00:01.4  (  12.1 % )     0:00:01.4 /  0:00:06.3    4.4
[11/15 15:49:31   2444s] [ OptCommit              ]   1182   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.2
[11/15 15:49:31   2444s] [ IncrTimingUpdate       ]    103   0:00:05.7  (  47.7 % )     0:00:05.7 /  0:00:27.7    4.9
[11/15 15:49:31   2444s] [ PostCommitDelayUpdate  ]   1194   0:00:00.2  (   1.5 % )     0:00:00.5 /  0:00:01.4    3.0
[11/15 15:49:31   2444s] [ IncrDelayCalc          ]    414   0:00:00.3  (   2.5 % )     0:00:00.3 /  0:00:01.3    4.3
[11/15 15:49:31   2444s] [ MISC                   ]          0:00:02.5  (  21.3 % )     0:00:02.5 /  0:00:03.2    1.3
[11/15 15:49:31   2444s] ---------------------------------------------------------------------------------------------
[11/15 15:49:31   2444s]  AreaOpt #7 TOTAL                   0:00:11.9  ( 100.0 % )     0:00:11.9 /  0:00:41.0    3.5
[11/15 15:49:31   2444s] ---------------------------------------------------------------------------------------------
[11/15 15:49:31   2444s] 
[11/15 15:49:31   2444s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5371.1M
[11/15 15:49:31   2445s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.085, REAL:0.038, MEM:5372.5M
[11/15 15:49:31   2445s] TotalInstCnt at PhyDesignMc Destruction: 29,607
[11/15 15:49:31   2445s] End: Area Reclaim Optimization (cpu=0:00:41, real=0:00:12, mem=5038.53M, totSessionCpu=0:40:45).
[11/15 15:49:31   2445s] eGR doReRoute: optGuide
[11/15 15:49:31   2445s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:5038.5M
[11/15 15:49:31   2445s] All LLGs are deleted
[11/15 15:49:31   2445s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:5038.5M
[11/15 15:49:31   2445s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.003, REAL:0.003, MEM:5038.5M
[11/15 15:49:31   2445s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.003, REAL:0.003, MEM:5038.5M
[11/15 15:49:31   2445s] ### Creating LA Mngr. totSessionCpu=0:40:45 mem=5038.5M
[11/15 15:49:31   2445s] ### Creating LA Mngr, finished. totSessionCpu=0:40:45 mem=5038.5M
[11/15 15:49:31   2445s] [PSP]    Started Early Global Route kernel ( Curr Mem: 5038.53 MB )
[11/15 15:49:31   2445s] (I)       Started Import and model ( Curr Mem: 5038.53 MB )
[11/15 15:49:31   2445s] (I)       Started Create place DB ( Curr Mem: 5038.53 MB )
[11/15 15:49:31   2445s] (I)       Started Import place data ( Curr Mem: 5038.53 MB )
[11/15 15:49:31   2445s] (I)       Started Read instances and placement ( Curr Mem: 5038.53 MB )
[11/15 15:49:31   2445s] (I)       Finished Read instances and placement ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 5053.40 MB )
[11/15 15:49:31   2445s] (I)       Started Read nets ( Curr Mem: 5053.40 MB )
[11/15 15:49:31   2445s] (I)       Finished Read nets ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 5057.40 MB )
[11/15 15:49:31   2445s] (I)       Finished Import place data ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 5057.40 MB )
[11/15 15:49:31   2445s] (I)       Finished Create place DB ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 5057.40 MB )
[11/15 15:49:31   2445s] (I)       Started Create route DB ( Curr Mem: 5057.40 MB )
[11/15 15:49:31   2445s] (I)       == Non-default Options ==
[11/15 15:49:31   2445s] (I)       Maximum routing layer                              : 8
[11/15 15:49:31   2445s] (I)       Number of threads                                  : 8
[11/15 15:49:31   2445s] (I)       Method to set GCell size                           : row
[11/15 15:49:31   2445s] (I)       Counted 38709 PG shapes. We will not process PG shapes layer by layer.
[11/15 15:49:31   2445s] (I)       Started Import route data (8T) ( Curr Mem: 5057.40 MB )
[11/15 15:49:31   2445s] (I)       Use row-based GCell size
[11/15 15:49:31   2445s] (I)       Use row-based GCell align
[11/15 15:49:31   2445s] (I)       GCell unit size   : 4000
[11/15 15:49:31   2445s] (I)       GCell multiplier  : 1
[11/15 15:49:31   2445s] (I)       GCell row height  : 4000
[11/15 15:49:31   2445s] (I)       Actual row height : 4000
[11/15 15:49:31   2445s] (I)       GCell align ref   : 2000 4000
[11/15 15:49:31   2445s] [NR-eGR] Track table information for default rule: 
[11/15 15:49:31   2445s] [NR-eGR] M1 has no routable track
[11/15 15:49:31   2445s] [NR-eGR] M2 has single uniform track structure
[11/15 15:49:31   2445s] [NR-eGR] M3 has single uniform track structure
[11/15 15:49:31   2445s] [NR-eGR] M4 has single uniform track structure
[11/15 15:49:31   2445s] [NR-eGR] M5 has single uniform track structure
[11/15 15:49:31   2445s] [NR-eGR] M6 has single uniform track structure
[11/15 15:49:31   2445s] [NR-eGR] M7 has single uniform track structure
[11/15 15:49:31   2445s] [NR-eGR] M8 has single uniform track structure
[11/15 15:49:31   2445s] (I)       ===========================================================================
[11/15 15:49:31   2445s] (I)       == Report All Rule Vias ==
[11/15 15:49:31   2445s] (I)       ===========================================================================
[11/15 15:49:31   2445s] (I)        Via Rule : (Default)
[11/15 15:49:31   2445s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/15 15:49:31   2445s] (I)       ---------------------------------------------------------------------------
[11/15 15:49:31   2445s] (I)        1    3 : VIA1_X                     31 : VIA1_2CUT_N              
[11/15 15:49:31   2445s] (I)        2    7 : VIA2_X                     33 : VIA2_2CUT_E              
[11/15 15:49:31   2445s] (I)        3   11 : VIA3_X                     37 : VIA3_2CUT_E              
[11/15 15:49:31   2445s] (I)        4   15 : VIA4_X                     41 : VIA4_2CUT_E              
[11/15 15:49:31   2445s] (I)        5   19 : VIA5_X                     47 : VIA5_2CUT_N              
[11/15 15:49:31   2445s] (I)        6   23 : VIA6_X                     49 : VIA6_2CUT_E              
[11/15 15:49:31   2445s] (I)        7   27 : VIA7_X                     53 : VIA7_2CUT_E              
[11/15 15:49:31   2445s] (I)       ===========================================================================
[11/15 15:49:31   2445s] (I)        Via Rule : CTS_2W2S
[11/15 15:49:31   2445s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/15 15:49:31   2445s] (I)       ---------------------------------------------------------------------------
[11/15 15:49:31   2445s] (I)        1  154 : CTS_2W2S_via1Array_2x1_HV_C 154 : CTS_2W2S_via1Array_2x1_HV_C
[11/15 15:49:31   2445s] (I)        2  157 : CTS_2W2S_via2Array_1x2_HH_C 157 : CTS_2W2S_via2Array_1x2_HH_C
[11/15 15:49:31   2445s] (I)        3  158 : CTS_2W2S_via3Array_2x1_VV_C 158 : CTS_2W2S_via3Array_2x1_VV_C
[11/15 15:49:31   2445s] (I)        4  161 : CTS_2W2S_via4Array_1x2_HH_C 161 : CTS_2W2S_via4Array_1x2_HH_C
[11/15 15:49:31   2445s] (I)        5  162 : CTS_2W2S_via5Array_2x1_VV_C 162 : CTS_2W2S_via5Array_2x1_VV_C
[11/15 15:49:31   2445s] (I)        6  164 : CTS_2W2S_via6Array_2x1_VH_C 164 : CTS_2W2S_via6Array_2x1_VH_C
[11/15 15:49:31   2445s] (I)        7   27 : VIA7_X                    170 : CTS_2W2S_via7Array_2x1_HV_E
[11/15 15:49:31   2445s] (I)       ===========================================================================
[11/15 15:49:31   2445s] (I)        Via Rule : CTS_2W1S
[11/15 15:49:31   2445s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/15 15:49:31   2445s] (I)       ---------------------------------------------------------------------------
[11/15 15:49:31   2445s] (I)        1  176 : CTS_2W1S_via1Array_2x1_HV_C 176 : CTS_2W1S_via1Array_2x1_HV_C
[11/15 15:49:31   2445s] (I)        2  179 : CTS_2W1S_via2Array_1x2_HH_C 179 : CTS_2W1S_via2Array_1x2_HH_C
[11/15 15:49:31   2445s] (I)        3  180 : CTS_2W1S_via3Array_2x1_VV_C 180 : CTS_2W1S_via3Array_2x1_VV_C
[11/15 15:49:31   2445s] (I)        4  183 : CTS_2W1S_via4Array_1x2_HH_C 183 : CTS_2W1S_via4Array_1x2_HH_C
[11/15 15:49:31   2445s] (I)        5  184 : CTS_2W1S_via5Array_2x1_VV_C 184 : CTS_2W1S_via5Array_2x1_VV_C
[11/15 15:49:31   2445s] (I)        6  186 : CTS_2W1S_via6Array_2x1_VH_C 186 : CTS_2W1S_via6Array_2x1_VH_C
[11/15 15:49:31   2445s] (I)        7   27 : VIA7_X                    192 : CTS_2W1S_via7Array_2x1_HV_E
[11/15 15:49:31   2445s] (I)       ===========================================================================
[11/15 15:49:31   2445s] (I)       Started Read blockages ( Layer 2-8 ) ( Curr Mem: 5057.40 MB )
[11/15 15:49:31   2445s] (I)       Started Read routing blockages ( Curr Mem: 5057.40 MB )
[11/15 15:49:31   2445s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5057.40 MB )
[11/15 15:49:31   2445s] (I)       Started Read instance blockages ( Curr Mem: 5057.40 MB )
[11/15 15:49:31   2445s] (I)       Finished Read instance blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5057.40 MB )
[11/15 15:49:31   2445s] (I)       Started Read PG blockages ( Curr Mem: 5057.40 MB )
[11/15 15:49:31   2445s] [NR-eGR] Read 63527 PG shapes
[11/15 15:49:31   2445s] (I)       Finished Read PG blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5057.40 MB )
[11/15 15:49:31   2445s] (I)       Started Read boundary cut boxes ( Curr Mem: 5057.40 MB )
[11/15 15:49:31   2445s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5057.40 MB )
[11/15 15:49:31   2445s] [NR-eGR] #Routing Blockages  : 20
[11/15 15:49:31   2445s] [NR-eGR] #Instance Blockages : 3210
[11/15 15:49:31   2445s] [NR-eGR] #PG Blockages       : 63527
[11/15 15:49:31   2445s] [NR-eGR] #Halo Blockages     : 0
[11/15 15:49:31   2445s] [NR-eGR] #Boundary Blockages : 21
[11/15 15:49:31   2445s] (I)       Finished Read blockages ( Layer 2-8 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5057.40 MB )
[11/15 15:49:31   2445s] (I)       Started Read blackboxes ( Curr Mem: 5057.40 MB )
[11/15 15:49:31   2445s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/15 15:49:31   2445s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5057.40 MB )
[11/15 15:49:31   2445s] (I)       Started Read prerouted ( Curr Mem: 5057.40 MB )
[11/15 15:49:31   2445s] [NR-eGR] Num Prerouted Nets = 569  Num Prerouted Wires = 20125
[11/15 15:49:31   2445s] (I)       Finished Read prerouted ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 5057.40 MB )
[11/15 15:49:31   2445s] (I)       Started Read unlegalized nets ( Curr Mem: 5057.40 MB )
[11/15 15:49:31   2445s] (I)       Finished Read unlegalized nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5057.40 MB )
[11/15 15:49:31   2445s] (I)       Started Read nets ( Curr Mem: 5057.40 MB )
[11/15 15:49:31   2445s] [NR-eGR] Read numTotalNets=31724  numIgnoredNets=569
[11/15 15:49:31   2445s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5064.30 MB )
[11/15 15:49:31   2445s] (I)       Started Set up via pillars ( Curr Mem: 5064.30 MB )
[11/15 15:49:31   2445s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5064.30 MB )
[11/15 15:49:31   2445s] (I)       early_global_route_priority property id does not exist.
[11/15 15:49:31   2445s] (I)       Started Initialize 3D grid graph ( Curr Mem: 5064.30 MB )
[11/15 15:49:31   2445s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5064.30 MB )
[11/15 15:49:31   2445s] (I)       Model blockages into capacity
[11/15 15:49:31   2445s] (I)       Read Num Blocks=66778  Num Prerouted Wires=20125  Num CS=0
[11/15 15:49:31   2445s] (I)       Started Initialize 3D capacity ( Curr Mem: 5064.30 MB )
[11/15 15:49:31   2445s] (I)       Layer 1 (V) : #blockages 12244 : #preroutes 10978
[11/15 15:49:31   2445s] (I)       Layer 2 (H) : #blockages 11902 : #preroutes 6639
[11/15 15:49:31   2445s] (I)       Layer 3 (V) : #blockages 13412 : #preroutes 1865
[11/15 15:49:31   2445s] (I)       Layer 4 (H) : #blockages 12033 : #preroutes 545
[11/15 15:49:31   2445s] (I)       Layer 5 (V) : #blockages 10322 : #preroutes 87
[11/15 15:49:31   2445s] (I)       Layer 6 (H) : #blockages 5968 : #preroutes 11
[11/15 15:49:31   2445s] (I)       Layer 7 (V) : #blockages 897 : #preroutes 0
[11/15 15:49:31   2445s] (I)       Finished Initialize 3D capacity ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 5064.30 MB )
[11/15 15:49:31   2445s] (I)       -- layer congestion ratio --
[11/15 15:49:31   2445s] (I)       Layer 1 : 0.100000
[11/15 15:49:31   2445s] (I)       Layer 2 : 0.700000
[11/15 15:49:31   2445s] (I)       Layer 3 : 0.700000
[11/15 15:49:31   2445s] (I)       Layer 4 : 0.700000
[11/15 15:49:31   2445s] (I)       Layer 5 : 0.700000
[11/15 15:49:31   2445s] (I)       Layer 6 : 0.700000
[11/15 15:49:31   2445s] (I)       Layer 7 : 0.700000
[11/15 15:49:31   2445s] (I)       Layer 8 : 0.700000
[11/15 15:49:31   2445s] (I)       ----------------------------
[11/15 15:49:31   2445s] (I)       Number of ignored nets                =    569
[11/15 15:49:31   2445s] (I)       Number of connected nets              =      0
[11/15 15:49:31   2445s] (I)       Number of fixed nets                  =    569.  Ignored: Yes
[11/15 15:49:31   2445s] (I)       Number of clock nets                  =    569.  Ignored: No
[11/15 15:49:31   2445s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[11/15 15:49:31   2445s] (I)       Number of special nets                =      0.  Ignored: Yes
[11/15 15:49:31   2445s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[11/15 15:49:31   2445s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[11/15 15:49:31   2445s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[11/15 15:49:31   2445s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[11/15 15:49:31   2445s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/15 15:49:31   2445s] (I)       Finished Import route data (8T) ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 5064.30 MB )
[11/15 15:49:31   2445s] (I)       Finished Create route DB ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 5064.30 MB )
[11/15 15:49:31   2445s] (I)       Started Read aux data ( Curr Mem: 5064.30 MB )
[11/15 15:49:31   2445s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5064.30 MB )
[11/15 15:49:31   2445s] (I)       Started Others data preparation ( Curr Mem: 5064.30 MB )
[11/15 15:49:31   2445s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5064.30 MB )
[11/15 15:49:31   2445s] (I)       Started Create route kernel ( Curr Mem: 5064.30 MB )
[11/15 15:49:31   2445s] (I)       Ndr track 0 does not exist
[11/15 15:49:31   2445s] (I)       Ndr track 0 does not exist
[11/15 15:49:31   2445s] (I)       Ndr track 0 does not exist
[11/15 15:49:31   2445s] (I)       ---------------------Grid Graph Info--------------------
[11/15 15:49:31   2445s] (I)       Routing area        : (0, 0) - (2372000, 1372000)
[11/15 15:49:31   2445s] (I)       Core area           : (2000, 4000) - (2370000, 1370000)
[11/15 15:49:31   2445s] (I)       Site width          :   400  (dbu)
[11/15 15:49:31   2445s] (I)       Row height          :  4000  (dbu)
[11/15 15:49:31   2445s] (I)       GCell row height    :  4000  (dbu)
[11/15 15:49:31   2445s] (I)       GCell width         :  4000  (dbu)
[11/15 15:49:31   2445s] (I)       GCell height        :  4000  (dbu)
[11/15 15:49:31   2445s] (I)       Grid                :   593   343     8
[11/15 15:49:31   2445s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[11/15 15:49:31   2445s] (I)       Vertical capacity   :     0  4000     0  4000     0  4000     0  4000
[11/15 15:49:31   2445s] (I)       Horizontal capacity :     0     0  4000     0  4000     0  4000     0
[11/15 15:49:31   2445s] (I)       Default wire width  :   180   200   200   200   200   200   200   800
[11/15 15:49:31   2445s] (I)       Default wire space  :   180   200   200   200   200   200   200   800
[11/15 15:49:31   2445s] (I)       Default wire pitch  :   360   400   400   400   400   400   400  1600
[11/15 15:49:31   2445s] (I)       Default pitch size  :   360   400   400   400   400   400   400  1600
[11/15 15:49:31   2445s] (I)       First track coord   :     0   200   200   200   200   200   200  1200
[11/15 15:49:31   2445s] (I)       Num tracks per GCell: 11.11 10.00 10.00 10.00 10.00 10.00 10.00  2.50
[11/15 15:49:31   2445s] (I)       Total num of tracks :     0  5930  3430  5930  3430  5930  3430  1482
[11/15 15:49:31   2445s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[11/15 15:49:31   2445s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[11/15 15:49:31   2445s] (I)       --------------------------------------------------------
[11/15 15:49:31   2445s] 
[11/15 15:49:31   2445s] [NR-eGR] ============ Routing rule table ============
[11/15 15:49:31   2445s] [NR-eGR] Rule id: 0  Nets: 31155 
[11/15 15:49:31   2445s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/15 15:49:31   2445s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=400  L8=1600
[11/15 15:49:31   2445s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[11/15 15:49:31   2445s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[11/15 15:49:31   2445s] [NR-eGR] Rule id: 1  Rule name: CTS_2W2S  Nets: 0 
[11/15 15:49:31   2445s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:2 Max Demand(H):9 Max Demand(V):9
[11/15 15:49:31   2445s] (I)       Pitch:  L1=1080  L2=3600  L3=3600  L4=3600  L5=3600  L6=3600  L7=1200  L8=4800
[11/15 15:49:31   2445s] (I)       NumUsedTracks:  L1=3  L2=9  L3=9  L4=9  L5=9  L6=9  L7=3  L8=3
[11/15 15:49:31   2445s] (I)       NumFullyUsedTracks:  L1=1  L2=7  L3=7  L4=7  L5=7  L6=7  L7=1  L8=1
[11/15 15:49:31   2445s] [NR-eGR] Rule id: 2  Rule name: CTS_2W1S  Nets: 0 
[11/15 15:49:31   2445s] (I)       ID:2  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):5 Max Demand(V):5
[11/15 15:49:31   2445s] (I)       Pitch:  L1=360  L2=2000  L3=2000  L4=2000  L5=2000  L6=2000  L7=400  L8=1600
[11/15 15:49:31   2445s] (I)       NumUsedTracks:  L1=1  L2=5  L3=5  L4=5  L5=5  L6=5  L7=1  L8=1
[11/15 15:49:31   2445s] (I)       NumFullyUsedTracks:  L1=1  L2=5  L3=5  L4=5  L5=5  L6=5  L7=1  L8=1
[11/15 15:49:31   2445s] [NR-eGR] ========================================
[11/15 15:49:31   2445s] [NR-eGR] 
[11/15 15:49:31   2445s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/15 15:49:31   2445s] (I)       blocked tracks on layer2 : = 1436602 / 2033990 (70.63%)
[11/15 15:49:31   2445s] (I)       blocked tracks on layer3 : = 1271636 / 2033990 (62.52%)
[11/15 15:49:31   2445s] (I)       blocked tracks on layer4 : = 1433404 / 2033990 (70.47%)
[11/15 15:49:31   2445s] (I)       blocked tracks on layer5 : = 480865 / 2033990 (23.64%)
[11/15 15:49:31   2445s] (I)       blocked tracks on layer6 : = 633463 / 2033990 (31.14%)
[11/15 15:49:31   2445s] (I)       blocked tracks on layer7 : = 962846 / 2033990 (47.34%)
[11/15 15:49:31   2445s] (I)       blocked tracks on layer8 : = 508326 / 508326 (100.00%)
[11/15 15:49:31   2445s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5074.00 MB )
[11/15 15:49:31   2445s] (I)       Finished Import and model ( CPU: 0.29 sec, Real: 0.29 sec, Curr Mem: 5074.00 MB )
[11/15 15:49:31   2445s] (I)       Reset routing kernel
[11/15 15:49:31   2445s] (I)       Started Global Routing ( Curr Mem: 5074.00 MB )
[11/15 15:49:31   2445s] (I)       Started Initialization ( Curr Mem: 5074.00 MB )
[11/15 15:49:31   2445s] (I)       Started Free existing wires ( Curr Mem: 5074.00 MB )
[11/15 15:49:31   2445s] (I)       totalPins=108248  totalGlobalPin=105046 (97.04%)
[11/15 15:49:31   2445s] (I)       Finished Initialization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5074.00 MB )
[11/15 15:49:31   2445s] (I)       Started Net group 1 ( Curr Mem: 5074.00 MB )
[11/15 15:49:31   2445s] (I)       Started Generate topology (7T) ( Curr Mem: 5074.00 MB )
[11/15 15:49:31   2445s] (I)       Finished Generate topology (7T) ( CPU: 0.04 sec, Real: 0.01 sec, Curr Mem: 5082.00 MB )
[11/15 15:49:31   2445s] (I)       total 2D Cap : 6588958 = (3538551 H, 3050407 V)
[11/15 15:49:31   2445s] [NR-eGR] Layer group 1: route 31155 net(s) in layer range [2, 8]
[11/15 15:49:31   2445s] (I)       
[11/15 15:49:31   2445s] (I)       ============  Phase 1a Route ============
[11/15 15:49:31   2445s] (I)       Started Phase 1a ( Curr Mem: 5082.00 MB )
[11/15 15:49:31   2445s] (I)       Started Pattern routing ( Curr Mem: 5082.00 MB )
[11/15 15:49:31   2445s] (I)       Finished Free existing wires ( CPU: 0.13 sec, Real: 0.06 sec, Curr Mem: 5082.00 MB )
[11/15 15:49:31   2445s] (I)       Finished Pattern routing ( CPU: 0.10 sec, Real: 0.08 sec, Curr Mem: 5082.00 MB )
[11/15 15:49:31   2445s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 5082.00 MB )
[11/15 15:49:31   2445s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 42
[11/15 15:49:31   2445s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 5082.00 MB )
[11/15 15:49:31   2445s] (I)       Usage: 462708 = (269609 H, 193099 V) = (7.62% H, 6.33% V) = (5.392e+05um H, 3.862e+05um V)
[11/15 15:49:31   2445s] (I)       Started Add via demand to 2D ( Curr Mem: 5082.00 MB )
[11/15 15:49:31   2445s] (I)       Finished Add via demand to 2D ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5082.00 MB )
[11/15 15:49:31   2445s] (I)       Finished Phase 1a ( CPU: 0.13 sec, Real: 0.11 sec, Curr Mem: 5082.00 MB )
[11/15 15:49:31   2445s] (I)       
[11/15 15:49:31   2445s] (I)       ============  Phase 1b Route ============
[11/15 15:49:31   2445s] (I)       Started Phase 1b ( Curr Mem: 5082.00 MB )
[11/15 15:49:31   2445s] (I)       Started Monotonic routing ( Curr Mem: 5082.00 MB )
[11/15 15:49:31   2445s] (I)       Finished Monotonic routing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 5082.00 MB )
[11/15 15:49:31   2445s] (I)       Usage: 463017 = (269653 H, 193364 V) = (7.62% H, 6.34% V) = (5.393e+05um H, 3.867e+05um V)
[11/15 15:49:31   2445s] (I)       Overflow of layer group 1: 0.65% H + 0.14% V. EstWL: 9.260340e+05um
[11/15 15:49:31   2445s] (I)       Congestion metric : 0.65%H 0.14%V, 0.80%HV
[11/15 15:49:31   2445s] (I)       Congestion threshold : each 60.00, sum 90.00
[11/15 15:49:31   2445s] (I)       Finished Phase 1b ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 5082.00 MB )
[11/15 15:49:31   2445s] (I)       
[11/15 15:49:31   2445s] (I)       ============  Phase 1c Route ============
[11/15 15:49:31   2445s] (I)       Started Phase 1c ( Curr Mem: 5082.00 MB )
[11/15 15:49:31   2445s] (I)       Started Two level routing ( Curr Mem: 5082.00 MB )
[11/15 15:49:31   2445s] (I)       Level2 Grid: 119 x 69
[11/15 15:49:31   2445s] (I)       Started Two Level Routing ( Curr Mem: 5082.00 MB )
[11/15 15:49:31   2445s] (I)       Finished Two Level Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 5082.00 MB )
[11/15 15:49:31   2445s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 5082.00 MB )
[11/15 15:49:31   2445s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5082.00 MB )
[11/15 15:49:31   2445s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5082.00 MB )
[11/15 15:49:31   2445s] (I)       Finished Two level routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 5082.00 MB )
[11/15 15:49:31   2445s] (I)       Usage: 463446 = (269730 H, 193716 V) = (7.62% H, 6.35% V) = (5.395e+05um H, 3.874e+05um V)
[11/15 15:49:31   2445s] (I)       Finished Phase 1c ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 5082.00 MB )
[11/15 15:49:31   2445s] (I)       
[11/15 15:49:31   2445s] (I)       ============  Phase 1d Route ============
[11/15 15:49:31   2445s] (I)       Started Phase 1d ( Curr Mem: 5082.00 MB )
[11/15 15:49:31   2445s] (I)       Started Detoured routing ( Curr Mem: 5082.00 MB )
[11/15 15:49:31   2445s] (I)       Finished Detoured routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 5082.00 MB )
[11/15 15:49:31   2445s] (I)       Usage: 463446 = (269730 H, 193716 V) = (7.62% H, 6.35% V) = (5.395e+05um H, 3.874e+05um V)
[11/15 15:49:31   2445s] (I)       Finished Phase 1d ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 5082.00 MB )
[11/15 15:49:31   2445s] (I)       
[11/15 15:49:31   2445s] (I)       ============  Phase 1e Route ============
[11/15 15:49:31   2445s] (I)       Started Phase 1e ( Curr Mem: 5082.00 MB )
[11/15 15:49:31   2445s] (I)       Started Route legalization ( Curr Mem: 5082.00 MB )
[11/15 15:49:31   2445s] (I)       Started Legalize Blockage Violations ( Curr Mem: 5082.00 MB )
[11/15 15:49:31   2445s] (I)       Finished Legalize Blockage Violations ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 5082.00 MB )
[11/15 15:49:31   2445s] (I)       Finished Route legalization ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 5082.00 MB )
[11/15 15:49:31   2445s] (I)       Usage: 463446 = (269730 H, 193716 V) = (7.62% H, 6.35% V) = (5.395e+05um H, 3.874e+05um V)
[11/15 15:49:31   2445s] [NR-eGR] Early Global Route overflow of layer group 1: 0.43% H + 0.01% V. EstWL: 9.268920e+05um
[11/15 15:49:31   2445s] (I)       Finished Phase 1e ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 5082.00 MB )
[11/15 15:49:31   2445s] (I)       
[11/15 15:49:31   2445s] (I)       ============  Phase 1l Route ============
[11/15 15:49:31   2445s] (I)       Started Phase 1l ( Curr Mem: 5082.00 MB )
[11/15 15:49:31   2445s] (I)       Started Layer assignment (8T) ( Curr Mem: 5082.00 MB )
[11/15 15:49:31   2445s] (I)       Current Layer assignment (8T) [Initialization] ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 5082.00 MB )
[11/15 15:49:32   2446s] (I)       Finished Layer assignment (8T) ( CPU: 0.63 sec, Real: 0.15 sec, Curr Mem: 5082.00 MB )
[11/15 15:49:32   2446s] (I)       Finished Phase 1l ( CPU: 0.64 sec, Real: 0.16 sec, Curr Mem: 5082.00 MB )
[11/15 15:49:32   2446s] (I)       Finished Net group 1 ( CPU: 0.95 sec, Real: 0.40 sec, Curr Mem: 5082.00 MB )
[11/15 15:49:32   2446s] (I)       Started Clean cong LA ( Curr Mem: 5082.00 MB )
[11/15 15:49:32   2446s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5082.00 MB )
[11/15 15:49:32   2446s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[11/15 15:49:32   2446s] (I)       Layer  2:     745855    167645       119     1202230      825830    (59.28%) 
[11/15 15:49:32   2446s] (I)       Layer  3:     771116    195305      1740     1195570      834990    (58.88%) 
[11/15 15:49:32   2446s] (I)       Layer  4:     744514     92081       101     1203850      824210    (59.36%) 
[11/15 15:49:32   2446s] (I)       Layer  5:    1564428    159552      1892      389700     1640860    (19.19%) 
[11/15 15:49:32   2446s] (I)       Layer  6:    1558657     37125       168      384450     1643610    (18.96%) 
[11/15 15:49:32   2446s] (I)       Layer  7:    1205861      4360         2      702910     1327650    (34.62%) 
[11/15 15:49:32   2446s] (I)       Layer  8:          0         0         0      507015           0    (100.00%) 
[11/15 15:49:32   2446s] (I)       Total:       6590431    656068      4022     5585725     7097150    (44.04%) 
[11/15 15:49:32   2446s] (I)       
[11/15 15:49:32   2446s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/15 15:49:32   2446s] [NR-eGR]                        OverCon           OverCon           OverCon            
[11/15 15:49:32   2446s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[11/15 15:49:32   2446s] [NR-eGR]       Layer              (1-4)             (5-8)            (9-11)    OverCon 
[11/15 15:49:32   2446s] [NR-eGR] --------------------------------------------------------------------------------
[11/15 15:49:32   2446s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/15 15:49:32   2446s] [NR-eGR]      M2  (2)        82( 0.10%)         0( 0.00%)         0( 0.00%)   ( 0.10%) 
[11/15 15:49:32   2446s] [NR-eGR]      M3  (3)       812( 0.97%)        45( 0.05%)         0( 0.00%)   ( 1.03%) 
[11/15 15:49:32   2446s] [NR-eGR]      M4  (4)        73( 0.09%)         0( 0.00%)         0( 0.00%)   ( 0.09%) 
[11/15 15:49:32   2446s] [NR-eGR]      M5  (5)      1153( 0.70%)        31( 0.02%)         2( 0.00%)   ( 0.72%) 
[11/15 15:49:32   2446s] [NR-eGR]      M6  (6)        89( 0.05%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[11/15 15:49:32   2446s] [NR-eGR]      M7  (7)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/15 15:49:32   2446s] [NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/15 15:49:32   2446s] [NR-eGR] --------------------------------------------------------------------------------
[11/15 15:49:32   2446s] [NR-eGR] Total             2211( 0.31%)        76( 0.01%)         2( 0.00%)   ( 0.32%) 
[11/15 15:49:32   2446s] [NR-eGR] 
[11/15 15:49:32   2446s] (I)       Finished Global Routing ( CPU: 0.98 sec, Real: 0.43 sec, Curr Mem: 5082.00 MB )
[11/15 15:49:32   2446s] (I)       Started Export 3D cong map ( Curr Mem: 5082.00 MB )
[11/15 15:49:32   2446s] (I)       total 2D Cap : 6619318 = (3557200 H, 3062118 V)
[11/15 15:49:32   2446s] (I)       Started Export 2D cong map ( Curr Mem: 5082.00 MB )
[11/15 15:49:32   2446s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.21% H + 0.01% V
[11/15 15:49:32   2446s] [NR-eGR] Overflow after Early Global Route 0.33% H + 0.01% V
[11/15 15:49:32   2446s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5082.00 MB )
[11/15 15:49:32   2446s] (I)       Finished Export 3D cong map ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 5082.00 MB )
[11/15 15:49:32   2446s] (I)       ============= Track Assignment ============
[11/15 15:49:32   2446s] (I)       Started Extract Global 3D Wires ( Curr Mem: 5082.00 MB )
[11/15 15:49:32   2446s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5082.00 MB )
[11/15 15:49:32   2446s] (I)       Started Track Assignment (8T) ( Curr Mem: 5082.00 MB )
[11/15 15:49:32   2446s] (I)       Initialize Track Assignment ( max pin layer : 9 )
[11/15 15:49:32   2446s] (I)       Current Track Assignment (8T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5082.00 MB )
[11/15 15:49:32   2446s] (I)       Run Multi-thread track assignment
[11/15 15:49:32   2447s] (I)       Finished Track Assignment (8T) ( CPU: 0.69 sec, Real: 0.11 sec, Curr Mem: 5082.00 MB )
[11/15 15:49:32   2447s] (I)       Started Export ( Curr Mem: 5082.00 MB )
[11/15 15:49:32   2447s] [NR-eGR] Started Export DB wires ( Curr Mem: 5074.00 MB )
[11/15 15:49:32   2447s] [NR-eGR] Started Export all nets (8T) ( Curr Mem: 5074.00 MB )
[11/15 15:49:32   2447s] [NR-eGR] Finished Export all nets (8T) ( CPU: 0.21 sec, Real: 0.06 sec, Curr Mem: 5074.00 MB )
[11/15 15:49:32   2447s] [NR-eGR] Started Set wire vias (8T) ( Curr Mem: 5074.00 MB )
[11/15 15:49:32   2447s] [NR-eGR] Finished Set wire vias (8T) ( CPU: 0.03 sec, Real: 0.01 sec, Curr Mem: 5074.00 MB )
[11/15 15:49:32   2447s] [NR-eGR] Finished Export DB wires ( CPU: 0.24 sec, Real: 0.07 sec, Curr Mem: 5074.00 MB )
[11/15 15:49:32   2447s] [NR-eGR] --------------------------------------------------------------------------
[11/15 15:49:32   2447s] [NR-eGR]     M1  (1F) length: 9.905000e+01um, number of vias: 113294
[11/15 15:49:32   2447s] [NR-eGR]     M2  (2V) length: 2.318131e+05um, number of vias: 160710
[11/15 15:49:32   2447s] [NR-eGR]     M3  (3H) length: 3.141476e+05um, number of vias: 24760
[11/15 15:49:32   2447s] [NR-eGR]     M4  (4V) length: 1.262264e+05um, number of vias: 14752
[11/15 15:49:32   2447s] [NR-eGR]     M5  (5H) length: 2.493219e+05um, number of vias: 3337
[11/15 15:49:32   2447s] [NR-eGR]     M6  (6V) length: 6.584093e+04um, number of vias: 920
[11/15 15:49:32   2447s] [NR-eGR]     M7  (7H) length: 9.078100e+03um, number of vias: 4
[11/15 15:49:32   2447s] [NR-eGR]     M8  (8V) length: 4.000000e-01um, number of vias: 0
[11/15 15:49:32   2447s] [NR-eGR] Total length: 9.965275e+05um, number of vias: 317777
[11/15 15:49:32   2447s] [NR-eGR] --------------------------------------------------------------------------
[11/15 15:49:32   2447s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[11/15 15:49:32   2447s] [NR-eGR] --------------------------------------------------------------------------
[11/15 15:49:32   2447s] (I)       Started Update net boxes ( Curr Mem: 5074.00 MB )
[11/15 15:49:32   2447s] (I)       Finished Update net boxes ( CPU: 0.10 sec, Real: 0.02 sec, Curr Mem: 5074.00 MB )
[11/15 15:49:32   2447s] (I)       Started Update timing ( Curr Mem: 5074.00 MB )
[11/15 15:49:32   2447s] (I)       Finished Update timing ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 5056.28 MB )
[11/15 15:49:32   2447s] (I)       Finished Export ( CPU: 0.61 sec, Real: 0.36 sec, Curr Mem: 5056.28 MB )
[11/15 15:49:32   2447s] (I)       Started Postprocess design ( Curr Mem: 5056.28 MB )
[11/15 15:49:32   2447s] (I)       Finished Postprocess design ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4934.28 MB )
[11/15 15:49:32   2447s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.63 sec, Real: 1.24 sec, Curr Mem: 4934.28 MB )
[11/15 15:49:32   2447s] Extraction called for design 'MCU' of instances=36111 and nets=33655 using extraction engine 'preRoute' .
[11/15 15:49:32   2447s] PreRoute RC Extraction called for design MCU.
[11/15 15:49:32   2447s] RC Extraction called in multi-corner(2) mode.
[11/15 15:49:32   2447s] RCMode: PreRoute
[11/15 15:49:32   2447s]       RC Corner Indexes            0       1   
[11/15 15:49:32   2447s] Capacitance Scaling Factor   : 1.00000 1.00000 
[11/15 15:49:32   2447s] Resistance Scaling Factor    : 1.00000 1.00000 
[11/15 15:49:32   2447s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[11/15 15:49:32   2447s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[11/15 15:49:32   2447s] Shrink Factor                : 1.00000
[11/15 15:49:32   2447s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/15 15:49:32   2447s] Using Quantus QRC technology file ...
[11/15 15:49:32   2447s] LayerId::1 widthSet size::1
[11/15 15:49:32   2447s] LayerId::2 widthSet size::2
[11/15 15:49:32   2447s] LayerId::3 widthSet size::2
[11/15 15:49:32   2447s] LayerId::4 widthSet size::2
[11/15 15:49:32   2447s] LayerId::5 widthSet size::2
[11/15 15:49:32   2447s] LayerId::6 widthSet size::2
[11/15 15:49:32   2447s] LayerId::7 widthSet size::1
[11/15 15:49:32   2447s] LayerId::8 widthSet size::1
[11/15 15:49:32   2447s] Updating RC grid for preRoute extraction ...
[11/15 15:49:32   2447s] Initializing multi-corner resistance tables ...
[11/15 15:49:32   2448s] {RT worst_rc_corner 0 8 7 0}
[11/15 15:49:32   2448s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.340704 ; uaWl: 1.000000 ; uaWlH: 0.449423 ; aWlH: 0.000000 ; Pmax: 0.871300 ; wcR: 0.680000 ; newSi: 0.081200 ; pMod: 80 ; 
[11/15 15:49:33   2448s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 4923.277M)
[11/15 15:49:33   2449s] Compute RC Scale Done ...
[11/15 15:49:33   2449s] OPERPROF: Starting HotSpotCal at level 1, MEM:4923.3M
[11/15 15:49:33   2449s] [hotspot] +------------+---------------+---------------+
[11/15 15:49:33   2449s] [hotspot] |            |   max hotspot | total hotspot |
[11/15 15:49:33   2449s] [hotspot] +------------+---------------+---------------+
[11/15 15:49:33   2449s] [hotspot] | normalized |          3.41 |         13.64 |
[11/15 15:49:33   2449s] [hotspot] +------------+---------------+---------------+
[11/15 15:49:33   2449s] Local HotSpot Analysis: normalized max congestion hotspot area = 3.41, normalized total congestion hotspot area = 13.64 (area is in unit of 4 std-cell row bins)
[11/15 15:49:33   2449s] [hotspot] max/total 3.41/13.64, big hotspot (>10) total 0.00
[11/15 15:49:33   2449s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[11/15 15:49:33   2449s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 15:49:33   2449s] [hotspot] | top |            hotspot bbox             | hotspot score |
[11/15 15:49:33   2449s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 15:49:33   2449s] [hotspot] |  1  |   705.00   416.00   737.00   448.00 |        4.46   |
[11/15 15:49:33   2449s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 15:49:33   2449s] [hotspot] |  2  |   737.00   416.00   769.00   448.00 |        2.49   |
[11/15 15:49:33   2449s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 15:49:33   2449s] [hotspot] |  3  |   801.00   416.00   833.00   448.00 |        2.23   |
[11/15 15:49:33   2449s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 15:49:33   2449s] [hotspot] |  4  |   433.00   368.00   465.00   400.00 |        1.84   |
[11/15 15:49:33   2449s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 15:49:33   2449s] [hotspot] |  5  |   385.00   368.00   417.00   400.00 |        0.26   |
[11/15 15:49:33   2449s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 15:49:33   2449s] Top 5 hotspots total area: 11.28
[11/15 15:49:33   2449s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.013, MEM:4923.3M
[11/15 15:49:34   2449s] Adjusting target slack by 0.0 ns for power optimization
[11/15 15:49:34   2449s] #################################################################################
[11/15 15:49:34   2449s] # Design Stage: PreRoute
[11/15 15:49:34   2449s] # Design Name: MCU
[11/15 15:49:34   2449s] # Design Mode: 65nm
[11/15 15:49:34   2449s] # Analysis Mode: MMMC OCV 
[11/15 15:49:34   2449s] # Parasitics Mode: No SPEF/RCDB 
[11/15 15:49:34   2449s] # Signoff Settings: SI Off 
[11/15 15:49:34   2449s] #################################################################################
[11/15 15:49:34   2450s] Topological Sorting (REAL = 0:00:00.0, MEM = 4985.0M, InitMEM = 4980.5M)
[11/15 15:49:34   2451s] Calculate early delays in OCV mode...
[11/15 15:49:34   2451s] Calculate late delays in OCV mode...
[11/15 15:49:34   2451s] Start delay calculation (fullDC) (8 T). (MEM=4985.03)
[11/15 15:49:34   2452s] End AAE Lib Interpolated Model. (MEM=5004.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 15:49:35   2457s] Total number of fetched objects 32225
[11/15 15:49:35   2457s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[11/15 15:49:35   2457s] End delay calculation. (MEM=5316.16 CPU=0:00:04.7 REAL=0:00:01.0)
[11/15 15:49:35   2457s] End delay calculation (fullDC). (MEM=5316.16 CPU=0:00:05.7 REAL=0:00:01.0)
[11/15 15:49:35   2457s] *** CDM Built up (cpu=0:00:08.3  real=0:00:01.0  mem= 5316.2M) ***
[11/15 15:49:36   2460s] **optDesign ... cpu = 0:06:37, real = 0:02:07, mem = 3641.2M, totSessionCpu=0:41:00 **
[11/15 15:49:36   2460s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4970.2M
[11/15 15:49:36   2460s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:4970.2M
[11/15 15:49:36   2460s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:4970.2M
[11/15 15:49:36   2460s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.060, REAL:0.010, MEM:5002.2M
[11/15 15:49:36   2460s] Fast DP-INIT is on for default
[11/15 15:49:36   2460s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.113, REAL:0.048, MEM:5002.2M
[11/15 15:49:36   2460s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.137, REAL:0.071, MEM:5002.2M
[11/15 15:49:37   2461s] 
------------------------------------------------------------------
        Before Power Reclaim
------------------------------------------------------------------

Setup views included:
 setup_analysis_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.005  |  0.032  |  0.005  | 12.886  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  6054   |  5606   |   353   |   123   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     32 (32)      |   -0.163   |     32 (32)      |
|   max_tran     |     32 (96)      |   -1.227   |     32 (128)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 44.149%
------------------------------------------------------------------
GigaOpt Checkpoint: Internal reclaim -useCPE -maxLocalDensity 0.98 -numThreads 8 -total_power -noUpsize -noDelbuf -noDeclone -useCPE -noTimingUpdate -noRecovery -noViewPrune -noDownsize -samesize -postCTS -leakage -nativePathGroupFlow -noRouting
[11/15 15:49:37   2461s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[11/15 15:49:37   2461s] Info: 569 nets with fixed/cover wires excluded.
[11/15 15:49:37   2461s] Info: 547 clock nets excluded from IPO operation.
[11/15 15:49:37   2461s] ### Creating LA Mngr. totSessionCpu=0:41:02 mem=5080.1M
[11/15 15:49:37   2461s] ### Creating LA Mngr, finished. totSessionCpu=0:41:02 mem=5080.1M
[11/15 15:49:37   2461s] 
[11/15 15:49:37   2461s] Begin: Leakage Power Optimization
[11/15 15:49:37   2461s] Processing average sequential pin duty cycle 
[11/15 15:49:37   2461s] 
[11/15 15:49:37   2461s] Begin Power Analysis
[11/15 15:49:37   2461s] 
[11/15 15:49:37   2461s]              0V	    VSS
[11/15 15:49:37   2461s]            0.9V	    VDD
[11/15 15:49:37   2461s] Begin Processing Timing Library for Power Calculation
[11/15 15:49:37   2461s] 
[11/15 15:49:37   2461s] Begin Processing Timing Library for Power Calculation
[11/15 15:49:37   2461s] 
[11/15 15:49:37   2461s] 
[11/15 15:49:37   2461s] 
[11/15 15:49:37   2461s] Begin Processing Power Net/Grid for Power Calculation
[11/15 15:49:37   2461s] 
[11/15 15:49:37   2461s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3673.36MB/6202.12MB/4336.23MB)
[11/15 15:49:37   2461s] 
[11/15 15:49:37   2461s] Begin Processing Timing Window Data for Power Calculation
[11/15 15:49:37   2461s] 
[11/15 15:49:37   2461s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3673.36MB/6202.12MB/4336.23MB)
[11/15 15:49:37   2461s] 
[11/15 15:49:37   2461s] Begin Processing User Attributes
[11/15 15:49:37   2461s] 
[11/15 15:49:37   2461s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3673.36MB/6202.12MB/4336.23MB)
[11/15 15:49:37   2461s] 
[11/15 15:49:37   2461s] Begin Processing Signal Activity
[11/15 15:49:37   2461s] 
[11/15 15:49:38   2462s] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=3673.72MB/6202.12MB/4336.23MB)
[11/15 15:49:38   2462s] 
[11/15 15:49:38   2462s] Begin Power Computation
[11/15 15:49:38   2462s] 
[11/15 15:49:38   2462s]       ----------------------------------------------------------
[11/15 15:49:38   2462s]       # of cell(s) missing both power/leakage table: 0
[11/15 15:49:38   2462s]       # of cell(s) missing power table: 2
[11/15 15:49:38   2462s]       # of cell(s) missing leakage table: 0
[11/15 15:49:38   2462s]       # of MSMV cell(s) missing power_level: 0
[11/15 15:49:38   2462s]       ----------------------------------------------------------
[11/15 15:49:38   2462s] CellName                                  Missing Table(s)
[11/15 15:49:38   2462s] TIEHIX1MA10TH                             internal power, 
[11/15 15:49:38   2462s] TIELOX1MA10TH                             internal power, 
[11/15 15:49:38   2462s] 
[11/15 15:49:38   2462s] 
[11/15 15:49:39   2463s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3677.95MB/6202.89MB/4336.23MB)
[11/15 15:49:39   2463s] 
[11/15 15:49:39   2463s] Begin Processing User Attributes
[11/15 15:49:39   2463s] 
[11/15 15:49:39   2463s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3677.95MB/6202.89MB/4336.23MB)
[11/15 15:49:39   2463s] 
[11/15 15:49:39   2463s] Ended Power Analysis: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=3677.95MB/6202.89MB/4336.23MB)
[11/15 15:49:39   2463s] 
[11/15 15:49:39   2464s] *



[11/15 15:49:39   2464s] Total Power
[11/15 15:49:39   2464s] -----------------------------------------------------------------------------------------
[11/15 15:49:39   2464s] Total Leakage Power:         1.23916480
[11/15 15:49:39   2464s] -----------------------------------------------------------------------------------------
[11/15 15:49:39   2464s] Processing average sequential pin duty cycle 
[11/15 15:49:39   2464s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/15 15:49:39   2464s] ### Creating PhyDesignMc. totSessionCpu=0:41:04 mem=5273.5M
[11/15 15:49:39   2464s] OPERPROF: Starting DPlace-Init at level 1, MEM:5273.5M
[11/15 15:49:39   2464s] z: 2, totalTracks: 1
[11/15 15:49:39   2464s] z: 4, totalTracks: 1
[11/15 15:49:39   2464s] z: 6, totalTracks: 1
[11/15 15:49:39   2464s] z: 8, totalTracks: 1
[11/15 15:49:39   2464s] #spOpts: N=65 mergeVia=F 
[11/15 15:49:39   2464s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:5273.5M
[11/15 15:49:39   2464s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.051, REAL:0.051, MEM:5273.5M
[11/15 15:49:39   2464s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=5273.5MB).
[11/15 15:49:39   2464s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.082, REAL:0.082, MEM:5273.5M
[11/15 15:49:39   2464s] TotalInstCnt at PhyDesignMc Initialization: 29,607
[11/15 15:49:39   2464s] ### Creating PhyDesignMc, finished. totSessionCpu=0:41:05 mem=5289.5M
[11/15 15:49:40   2465s] OptDebug: Start of Power Reclaim:
+----------+------+-----+
|Path Group|   WNS|  TNS|
+----------+------+-----+
|default   |12.886|0.000|
|reg2cgate | 0.005|0.000|
|reg2reg   | 0.032|0.000|
|HEPG      | 0.005|0.000|
|All Paths | 0.005|0.000|
+----------+------+-----+

[11/15 15:49:40   2465s] Begin: Core Leakage Power Optimization
[11/15 15:49:40   2465s] *** PowerOpt #2 [begin] : totSession cpu/real = 0:41:05.9/0:12:39.7 (3.2), mem = 5289.5M
[11/15 15:49:40   2465s] Processing average sequential pin duty cycle 
[11/15 15:49:40   2465s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.89100.21
[11/15 15:49:40   2465s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:49:40   2466s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:49:40   2466s] (I,S,L,T): setup_analysis_view: NA, NA, 0.363, 0.363
[11/15 15:49:40   2466s] (I,S,L) ClockInsts: setup_analysis_view: NA, NA, 0.00968107
[11/15 15:49:40   2466s] ### Creating RouteCongInterface, started
[11/15 15:49:40   2466s] 
[11/15 15:49:40   2466s] #optDebug:  {2, 1.000, 0.8500} {3, 0.840, 0.8500} {4, 0.680, 0.8500} {5, 0.520, 0.8500} {6, 0.360, 0.8333} {7, 0.040, 0.4408} {8, 0.040, 0.4408} 
[11/15 15:49:40   2466s] 
[11/15 15:49:40   2466s] #optDebug: {0, 1.000}
[11/15 15:49:40   2466s] ### Creating RouteCongInterface, finished
[11/15 15:49:40   2466s] ### Creating LA Mngr. totSessionCpu=0:41:06 mem=5289.5M
[11/15 15:49:40   2466s] ### Creating LA Mngr, finished. totSessionCpu=0:41:06 mem=5289.5M
[11/15 15:49:41   2467s] Usable buffer cells for single buffer setup transform:
[11/15 15:49:41   2467s] BUFX1MA10TH BUFX1BA10TH BUFHX1MA10TH BUFX2MA10TH BUFX2BA10TH BUFX1P7BA10TH BUFX1P2BA10TH BUFHX1P7MA10TH BUFX3MA10TH BUFX3BA10TH BUFHX3MA10TH BUFX4MA10TH BUFX5MA10TH BUFX5BA10TH BUFHX4MA10TH BUFX6MA10TH BUFX6BA10TH BUFHX5MA10TH BUFX7P5MA10TH BUFX7P5BA10TH BUFX9MA10TH BUFX9BA10TH BUFX11MA10TH BUFX11BA10TH BUFX13MA10TH BUFX13BA10TH BUFX16MA10TH BUFX16BA10TH BUFHX16MA10TH 
[11/15 15:49:41   2467s] Number of usable buffer cells above: 29
[11/15 15:49:41   2468s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:5289.5M
[11/15 15:49:41   2468s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:5289.5M
[11/15 15:49:42   2468s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[11/15 15:49:42   2468s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[11/15 15:49:42   2468s] Info: violation cost 606.195923 (cap = 21.377222, tran = 582.818665, len = 0.000000, fanout load = 0.000000, fanout count = 2.000000, glitch 0.000000)
[11/15 15:49:42   2468s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 44.15
[11/15 15:49:42   2468s] +---------+---------+--------+--------+------------+--------+
[11/15 15:49:42   2468s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/15 15:49:42   2468s] +---------+---------+--------+--------+------------+--------+
[11/15 15:49:42   2468s] |   44.15%|        -|   0.000|   0.000|   0:00:00.0| 5289.5M|
[11/15 15:49:42   2468s] #optDebug: <stH: 2.0000 MiSeL: 33.7880>
[11/15 15:49:42   2468s] Running power reclaim iteration with 0.02564 cutoff 
[11/15 15:49:42   2471s] |   44.15%|        0|   0.000|   0.000|   0:00:00.0| 5423.1M|
[11/15 15:49:43   2471s] Running power reclaim iteration with 0.02564 cutoff 
[11/15 15:49:43   2473s] |   44.15%|        0|   0.000|   0.000|   0:00:01.0| 5423.1M|
[11/15 15:49:43   2473s] +---------+---------+--------+--------+------------+--------+
[11/15 15:49:43   2473s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 44.15
[11/15 15:49:43   2473s] 
[11/15 15:49:43   2473s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[11/15 15:49:43   2473s] --------------------------------------------------------------
[11/15 15:49:43   2473s] |                                   | Total     | Sequential |
[11/15 15:49:43   2473s] --------------------------------------------------------------
[11/15 15:49:43   2473s] | Num insts resized                 |       0  |       0    |
[11/15 15:49:43   2473s] | Num insts undone                  |       0  |       0    |
[11/15 15:49:43   2473s] | Num insts Downsized               |       0  |       0    |
[11/15 15:49:43   2473s] | Num insts Samesized               |       0  |       0    |
[11/15 15:49:43   2473s] | Num insts Upsized                 |       0  |       0    |
[11/15 15:49:43   2473s] | Num multiple commits+uncommits    |       0  |       -    |
[11/15 15:49:43   2473s] --------------------------------------------------------------
[11/15 15:49:43   2473s] 
[11/15 15:49:43   2473s] 
[11/15 15:49:43   2473s] =======================================================================
[11/15 15:49:43   2473s]                 Reasons for not reclaiming further
[11/15 15:49:43   2473s] =======================================================================
[11/15 15:49:43   2473s] *info: Total 3606 instance(s) which couldn't be reclaimed.
[11/15 15:49:43   2473s] 
[11/15 15:49:43   2473s] Resizing failure reasons
[11/15 15:49:43   2473s] ------------------------------------------------
[11/15 15:49:43   2473s] *info:  3099 instance(s): Could not be reclaimed because of internal reason: SkipHighFanoutNetReclaimResize.
[11/15 15:49:43   2473s] *info:   507 instance(s): Could not be reclaimed because instance not ok to be resized.
[11/15 15:49:43   2473s] 
[11/15 15:49:43   2473s] 
[11/15 15:49:43   2473s] Number of insts committed for which the initial cell was dont use = 0
[11/15 15:49:43   2473s] End: Core Leakage Power Optimization (cpu = 0:00:07.9) (real = 0:00:03.0) **
[11/15 15:49:43   2473s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:49:43   2473s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:49:43   2473s] (I,S,L,T): setup_analysis_view: NA, NA, 0.363, 0.363
[11/15 15:49:43   2473s] (I,S,L) ClockInsts: setup_analysis_view: NA, NA, 0.00968107
[11/15 15:49:43   2473s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.89100.21
[11/15 15:49:43   2473s] *** PowerOpt #2 [finish] : cpu/real = 0:00:08.1/0:00:03.4 (2.4), totSession cpu/real = 0:41:14.0/0:12:43.1 (3.2), mem = 5423.1M
[11/15 15:49:43   2473s] 
[11/15 15:49:43   2473s] =============================================================================================
[11/15 15:49:43   2473s]  Step TAT Report for PowerOpt #2                                                20.12-s088_1
[11/15 15:49:43   2473s] =============================================================================================
[11/15 15:49:43   2473s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/15 15:49:43   2473s] ---------------------------------------------------------------------------------------------
[11/15 15:49:43   2473s] [ SlackTraversorInit     ]      1   0:00:00.2  (   5.5 % )     0:00:00.2 /  0:00:00.2    1.0
[11/15 15:49:43   2473s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[11/15 15:49:43   2473s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.7 % )     0:00:00.1 /  0:00:00.1    1.2
[11/15 15:49:43   2473s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:49:43   2473s] [ BottleneckAnalyzerInit ]      2   0:00:00.8  (  21.9 % )     0:00:00.8 /  0:00:03.7    5.0
[11/15 15:49:43   2473s] [ OptSingleIteration     ]      4   0:00:00.0  (   0.4 % )     0:00:00.1 /  0:00:00.9    7.1
[11/15 15:49:43   2473s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:49:43   2473s] [ OptEval                ]      2   0:00:00.1  (   3.3 % )     0:00:00.1 /  0:00:00.9    7.9
[11/15 15:49:43   2473s] [ OptCommit              ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:49:43   2473s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.2    6.8
[11/15 15:49:43   2473s] [ MISC                   ]          0:00:02.2  (  64.9 % )     0:00:02.2 /  0:00:02.9    1.3
[11/15 15:49:43   2473s] ---------------------------------------------------------------------------------------------
[11/15 15:49:43   2473s]  PowerOpt #2 TOTAL                  0:00:03.4  ( 100.0 % )     0:00:03.4 /  0:00:08.1    2.4
[11/15 15:49:43   2473s] ---------------------------------------------------------------------------------------------
[11/15 15:49:43   2473s] 
[11/15 15:49:43   2473s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5423.1M
[11/15 15:49:43   2474s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.088, REAL:0.026, MEM:5423.1M
[11/15 15:49:43   2474s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:5423.1M
[11/15 15:49:43   2474s] OPERPROF:   Starting DPlace-Init at level 2, MEM:5423.1M
[11/15 15:49:43   2474s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:5423.1M
[11/15 15:49:43   2474s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.064, REAL:0.064, MEM:5423.1M
[11/15 15:49:43   2474s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.092, REAL:0.093, MEM:5423.1M
[11/15 15:49:43   2474s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.093, REAL:0.093, MEM:5423.1M
[11/15 15:49:43   2474s] TDRefine: refinePlace mode spiral search
[11/15 15:49:43   2474s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.89100.18
[11/15 15:49:43   2474s] OPERPROF: Starting RefinePlace at level 1, MEM:5423.1M
[11/15 15:49:43   2474s] *** Starting refinePlace (0:41:14 mem=5423.1M) ***
[11/15 15:49:43   2474s] Total net bbox length = 8.914e+05 (5.328e+05 3.586e+05) (ext = 5.230e+04)
[11/15 15:49:43   2474s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 15:49:43   2474s] OPERPROF:   Starting CellHaloInit at level 2, MEM:5423.1M
[11/15 15:49:43   2474s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.002, REAL:0.002, MEM:5423.1M
[11/15 15:49:43   2474s] OPERPROF:   Starting CellHaloInit at level 2, MEM:5423.1M
[11/15 15:49:43   2474s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.002, REAL:0.002, MEM:5423.1M
[11/15 15:49:43   2474s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:5423.1M
[11/15 15:49:43   2474s] Starting refinePlace ...
[11/15 15:49:43   2474s] One DDP V2 for no tweak run.
[11/15 15:49:43   2474s] 
[11/15 15:49:43   2474s] Running Spiral MT with 8 threads  fetchWidth=493 
[11/15 15:49:44   2475s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 15:49:44   2475s] [CPU] RefinePlace/Legalization (cpu=0:00:00.9, real=0:00:01.0, mem=5423.1MB) @(0:41:14 - 0:41:15).
[11/15 15:49:44   2475s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 15:49:44   2475s] 	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 5423.1MB
[11/15 15:49:44   2475s] Statistics of distance of Instance movement in refine placement:
[11/15 15:49:44   2475s]   maximum (X+Y) =         0.00 um
[11/15 15:49:44   2475s]   mean    (X+Y) =         0.00 um
[11/15 15:49:44   2475s] Summary Report:
[11/15 15:49:44   2475s] Instances move: 0 (out of 29040 movable)
[11/15 15:49:44   2475s] Instances flipped: 0
[11/15 15:49:44   2475s] Mean displacement: 0.00 um
[11/15 15:49:44   2475s] Max displacement: 0.00 um 
[11/15 15:49:44   2475s] Total instances moved : 0
[11/15 15:49:44   2475s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.935, REAL:0.502, MEM:5423.1M
[11/15 15:49:44   2475s] Total net bbox length = 8.914e+05 (5.328e+05 3.586e+05) (ext = 5.230e+04)
[11/15 15:49:44   2475s] Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 5423.1MB
[11/15 15:49:44   2475s] [CPU] RefinePlace/total (cpu=0:00:01.0, real=0:00:01.0, mem=5423.1MB) @(0:41:14 - 0:41:15).
[11/15 15:49:44   2475s] *** Finished refinePlace (0:41:15 mem=5423.1M) ***
[11/15 15:49:44   2475s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.89100.18
[11/15 15:49:44   2475s] OPERPROF: Finished RefinePlace at level 1, CPU:1.009, REAL:0.576, MEM:5423.1M
[11/15 15:49:44   2475s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5423.1M
[11/15 15:49:44   2475s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.106, REAL:0.028, MEM:5423.1M
[11/15 15:49:44   2475s] *** maximum move = 0.00 um ***
[11/15 15:49:44   2475s] *** Finished re-routing un-routed nets (5423.1M) ***
[11/15 15:49:44   2475s] OPERPROF: Starting DPlace-Init at level 1, MEM:5423.1M
[11/15 15:49:44   2475s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:5423.1M
[11/15 15:49:44   2475s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.062, REAL:0.062, MEM:5423.1M
[11/15 15:49:44   2475s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.091, REAL:0.091, MEM:5423.1M
[11/15 15:49:44   2475s] 
[11/15 15:49:44   2475s] *** Finish Physical Update (cpu=0:00:01.7 real=0:00:01.0 mem=5423.1M) ***
[11/15 15:49:44   2475s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5213.7M
[11/15 15:49:44   2475s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.099, REAL:0.044, MEM:5215.1M
[11/15 15:49:44   2475s] TotalInstCnt at PhyDesignMc Destruction: 29,607
[11/15 15:49:45   2475s] OptDebug: End of Power Reclaim:
+----------+------+-----+
|Path Group|   WNS|  TNS|
+----------+------+-----+
|default   |12.886|0.000|
|reg2cgate | 0.005|0.000|
|reg2reg   | 0.032|0.000|
|HEPG      | 0.005|0.000|
|All Paths | 0.005|0.000|
+----------+------+-----+

[11/15 15:49:45   2475s] End: Leakage Power Optimization (cpu=0:00:10, real=0:00:05, mem=5003.14M, totSessionCpu=0:41:16).
[11/15 15:49:45   2475s] **optDesign ... cpu = 0:06:53, real = 0:02:16, mem = 3650.1M, totSessionCpu=0:41:16 **
[11/15 15:49:45   2475s] Begin: GigaOpt postEco DRV Optimization
[11/15 15:49:45   2475s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 8 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[11/15 15:49:45   2475s] *** DrvOpt #8 [begin] : totSession cpu/real = 0:41:16.0/0:12:44.5 (3.2), mem = 5003.1M
[11/15 15:49:45   2476s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[11/15 15:49:45   2476s] Info: 569 nets with fixed/cover wires excluded.
[11/15 15:49:45   2476s] Info: 547 clock nets excluded from IPO operation.
[11/15 15:49:45   2476s] Processing average sequential pin duty cycle 
[11/15 15:49:45   2476s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.89100.22
[11/15 15:49:45   2476s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:49:45   2476s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:49:45   2476s] (I,S,L,T): setup_analysis_view: NA, NA, 0.363, 0.363
[11/15 15:49:45   2476s] (I,S,L) ClockInsts: setup_analysis_view: NA, NA, 0.00968107
[11/15 15:49:45   2476s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/15 15:49:45   2476s] ### Creating PhyDesignMc. totSessionCpu=0:41:16 mem=5003.1M
[11/15 15:49:45   2476s] OPERPROF: Starting DPlace-Init at level 1, MEM:5003.1M
[11/15 15:49:45   2476s] z: 2, totalTracks: 1
[11/15 15:49:45   2476s] z: 4, totalTracks: 1
[11/15 15:49:45   2476s] z: 6, totalTracks: 1
[11/15 15:49:45   2476s] z: 8, totalTracks: 1
[11/15 15:49:45   2476s] #spOpts: N=65 mergeVia=F 
[11/15 15:49:45   2476s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:5003.1M
[11/15 15:49:45   2476s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.053, REAL:0.053, MEM:5003.1M
[11/15 15:49:45   2476s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=5003.1MB).
[11/15 15:49:45   2476s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.083, REAL:0.083, MEM:5003.1M
[11/15 15:49:45   2476s] TotalInstCnt at PhyDesignMc Initialization: 29,607
[11/15 15:49:45   2476s] ### Creating PhyDesignMc, finished. totSessionCpu=0:41:17 mem=5003.1M
[11/15 15:49:45   2476s] ### Creating RouteCongInterface, started
[11/15 15:49:45   2476s] 
[11/15 15:49:45   2476s] #optDebug:  {2, 1.000, 0.8500} {3, 0.840, 0.8500} {4, 0.680, 0.8500} {5, 0.520, 0.8500} {6, 0.360, 0.6667} {7, 0.040, 0.3526} {8, 0.040, 0.3526} 
[11/15 15:49:45   2476s] 
[11/15 15:49:45   2476s] #optDebug: {0, 1.000}
[11/15 15:49:45   2476s] ### Creating RouteCongInterface, finished
[11/15 15:49:45   2476s] ### Creating LA Mngr. totSessionCpu=0:41:17 mem=5003.1M
[11/15 15:49:45   2476s] ### Creating LA Mngr, finished. totSessionCpu=0:41:17 mem=5003.1M
[11/15 15:49:48   2480s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:5211.1M
[11/15 15:49:48   2480s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:5211.1M
[11/15 15:49:48   2480s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/15 15:49:48   2480s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[11/15 15:49:48   2480s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/15 15:49:48   2480s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[11/15 15:49:48   2480s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/15 15:49:48   2480s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[11/15 15:49:48   2481s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[11/15 15:49:48   2481s] Info: violation cost 606.195923 (cap = 21.377222, tran = 582.818665, len = 0.000000, fanout load = 0.000000, fanout count = 2.000000, glitch 0.000000)
[11/15 15:49:48   2481s] |    65|   351|    -1.33|    32|    32|    -0.26|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0| 44.15%|          |         |
[11/15 15:49:49   2485s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[11/15 15:49:49   2485s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[11/15 15:49:49   2485s] Info: violation cost 599.391479 (cap = 21.377222, tran = 578.014282, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/15 15:49:49   2485s] |    38|   134|    -1.33|    32|    32|    -0.26|     0|     0|     0|     0|     0.00|     0.00|      40|       0|      26| 44.18%| 0:00:01.0|  5621.1M|
[11/15 15:49:49   2485s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[11/15 15:49:49   2485s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[11/15 15:49:49   2485s] Info: violation cost 599.391479 (cap = 21.377222, tran = 578.014282, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/15 15:49:49   2485s] |    38|   134|    -1.33|    32|    32|    -0.26|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0| 44.18%| 0:00:00.0|  5621.1M|
[11/15 15:49:49   2485s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/15 15:49:49   2485s] 
[11/15 15:49:49   2485s] ###############################################################################
[11/15 15:49:49   2485s] #
[11/15 15:49:49   2485s] #  Large fanout net report:  
[11/15 15:49:49   2485s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[11/15 15:49:49   2485s] #     - current density: 44.18
[11/15 15:49:49   2485s] #
[11/15 15:49:49   2485s] #  List of high fanout nets:
[11/15 15:49:49   2485s] #
[11/15 15:49:49   2485s] ###############################################################################
[11/15 15:49:49   2485s] 
[11/15 15:49:49   2485s] 
[11/15 15:49:49   2485s] =======================================================================
[11/15 15:49:49   2485s]                 Reasons for remaining drv violations
[11/15 15:49:49   2485s] =======================================================================
[11/15 15:49:49   2485s] *info: Total 38 net(s) have violations which can't be fixed by DRV optimization.
[11/15 15:49:49   2485s] 
[11/15 15:49:49   2485s] MultiBuffering failure reasons
[11/15 15:49:49   2485s] ------------------------------------------------
[11/15 15:49:49   2485s] *info:     6 net(s): Could not be fixed because the gain is not enough.
[11/15 15:49:49   2485s] *info:    32 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[11/15 15:49:49   2485s] 
[11/15 15:49:49   2485s] 
[11/15 15:49:49   2485s] *** Finish DRV Fixing (cpu=0:00:05.4 real=0:00:01.0 mem=5621.1M) ***
[11/15 15:49:49   2485s] 
[11/15 15:49:49   2485s] Total-nets :: 31764, Stn-nets :: 72, ratio :: 0.226672 %
[11/15 15:49:49   2485s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5411.7M
[11/15 15:49:49   2486s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.089, REAL:0.027, MEM:5413.1M
[11/15 15:49:49   2486s] TotalInstCnt at PhyDesignMc Destruction: 29,647
[11/15 15:49:49   2486s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:49:49   2486s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:49:49   2486s] (I,S,L,T): setup_analysis_view: NA, NA, 0.363347, 0.363347
[11/15 15:49:49   2486s] (I,S,L) ClockInsts: setup_analysis_view: NA, NA, 0.00968107
[11/15 15:49:49   2486s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.89100.22
[11/15 15:49:49   2486s] *** DrvOpt #8 [finish] : cpu/real = 0:00:10.3/0:00:04.9 (2.1), totSession cpu/real = 0:41:26.3/0:12:49.3 (3.2), mem = 5413.1M
[11/15 15:49:49   2486s] 
[11/15 15:49:49   2486s] =============================================================================================
[11/15 15:49:49   2486s]  Step TAT Report for DrvOpt #8                                                  20.12-s088_1
[11/15 15:49:49   2486s] =============================================================================================
[11/15 15:49:49   2486s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/15 15:49:49   2486s] ---------------------------------------------------------------------------------------------
[11/15 15:49:49   2486s] [ SlackTraversorInit     ]      1   0:00:00.2  (   3.8 % )     0:00:00.2 /  0:00:00.2    1.0
[11/15 15:49:49   2486s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:49:49   2486s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   3.7 % )     0:00:00.2 /  0:00:00.2    1.0
[11/15 15:49:49   2486s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.8 % )     0:00:00.1 /  0:00:00.2    1.2
[11/15 15:49:49   2486s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:49:49   2486s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:00.9 /  0:00:04.7    5.2
[11/15 15:49:49   2486s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:49:49   2486s] [ OptEval                ]      3   0:00:00.2  (   4.9 % )     0:00:00.2 /  0:00:01.4    5.8
[11/15 15:49:49   2486s] [ OptCommit              ]      3   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.1    1.2
[11/15 15:49:49   2486s] [ IncrTimingUpdate       ]      2   0:00:00.5  (   9.9 % )     0:00:00.5 /  0:00:02.7    5.5
[11/15 15:49:49   2486s] [ PostCommitDelayUpdate  ]      2   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.6    4.3
[11/15 15:49:49   2486s] [ IncrDelayCalc          ]     21   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.6    7.4
[11/15 15:49:49   2486s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.3    6.4
[11/15 15:49:49   2486s] [ DrvComputeSummary      ]      3   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.2    2.6
[11/15 15:49:49   2486s] [ MISC                   ]          0:00:03.3  (  68.8 % )     0:00:03.3 /  0:00:04.7    1.4
[11/15 15:49:49   2486s] ---------------------------------------------------------------------------------------------
[11/15 15:49:49   2486s]  DrvOpt #8 TOTAL                    0:00:04.9  ( 100.0 % )     0:00:04.9 /  0:00:10.3    2.1
[11/15 15:49:49   2486s] ---------------------------------------------------------------------------------------------
[11/15 15:49:49   2486s] 
[11/15 15:49:49   2486s] End: GigaOpt postEco DRV Optimization
[11/15 15:49:49   2486s] **INFO: Flow update: Design timing is met.
[11/15 15:49:49   2486s] Running refinePlace -preserveRouting true -hardFence false
[11/15 15:49:49   2486s] OPERPROF: Starting RefinePlace2 at level 1, MEM:5413.1M
[11/15 15:49:49   2486s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:5413.1M
[11/15 15:49:49   2486s] OPERPROF:     Starting DPlace-Init at level 3, MEM:5413.1M
[11/15 15:49:49   2486s] z: 2, totalTracks: 1
[11/15 15:49:49   2486s] z: 4, totalTracks: 1
[11/15 15:49:49   2486s] z: 6, totalTracks: 1
[11/15 15:49:49   2486s] z: 8, totalTracks: 1
[11/15 15:49:49   2486s] #spOpts: N=65 
[11/15 15:49:49   2486s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:5413.1M
[11/15 15:49:49   2486s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.073, REAL:0.073, MEM:5413.1M
[11/15 15:49:49   2486s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=5413.1MB).
[11/15 15:49:49   2486s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.103, REAL:0.103, MEM:5413.1M
[11/15 15:49:49   2486s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.103, REAL:0.103, MEM:5413.1M
[11/15 15:49:49   2486s] TDRefine: refinePlace mode spiral search
[11/15 15:49:49   2486s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.89100.19
[11/15 15:49:49   2486s] OPERPROF:   Starting RefinePlace at level 2, MEM:5413.1M
[11/15 15:49:49   2486s] *** Starting refinePlace (0:41:26 mem=5413.1M) ***
[11/15 15:49:49   2486s] Total net bbox length = 8.927e+05 (5.335e+05 3.592e+05) (ext = 5.222e+04)
[11/15 15:49:50   2486s] OPERPROF:     Starting CellHaloInit at level 3, MEM:5413.1M
[11/15 15:49:50   2486s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.002, REAL:0.002, MEM:5413.1M
[11/15 15:49:50   2486s] 
[11/15 15:49:50   2486s] Starting Small incrNP...
[11/15 15:49:50   2486s] User Input Parameters:
[11/15 15:49:50   2486s] - Congestion Driven    : Off
[11/15 15:49:50   2486s] - Timing Driven        : Off
[11/15 15:49:50   2486s] - Area-Violation Based : Off
[11/15 15:49:50   2486s] - Start Rollback Level : -5
[11/15 15:49:50   2486s] - Legalized            : On
[11/15 15:49:50   2486s] - Window Based         : Off
[11/15 15:49:50   2486s] - eDen incr mode       : Off
[11/15 15:49:50   2486s] - Small incr mode      : On
[11/15 15:49:50   2486s] 
[11/15 15:49:50   2486s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:5413.1M
[11/15 15:49:50   2486s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.017, REAL:0.017, MEM:5413.1M
[11/15 15:49:50   2486s] default core: bins with density > 0.750 =  4.57 % ( 96 / 2100 )
[11/15 15:49:50   2486s] Density distribution unevenness ratio = 33.955%
[11/15 15:49:50   2486s] cost 0.898980, thresh 1.000000
[11/15 15:49:50   2486s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=5413.1M)
[11/15 15:49:50   2486s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[11/15 15:49:50   2486s] OPERPROF:     Starting CellHaloInit at level 3, MEM:5413.1M
[11/15 15:49:50   2486s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.002, REAL:0.002, MEM:5413.1M
[11/15 15:49:50   2486s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:5413.1M
[11/15 15:49:50   2486s] Starting refinePlace ...
[11/15 15:49:50   2486s] TDRefine: refinePlace mode spiral search
[11/15 15:49:50   2486s] One DDP V2 for no tweak run.
[11/15 15:49:50   2486s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[11/15 15:49:50   2486s] ** Cut row section cpu time 0:00:00.0.
[11/15 15:49:50   2486s]    Spread Effort: high, pre-route mode, useDDP on.
[11/15 15:49:50   2486s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=5413.1MB) @(0:41:26 - 0:41:27).
[11/15 15:49:50   2486s] Move report: preRPlace moves 89 insts, mean move: 0.89 um, max move: 2.60 um
[11/15 15:49:50   2486s] 	Max move on inst (core/datapath_inst/rf/FE_OFC8101_FE_DBTN0_resetn): (711.80, 284.00) --> (712.40, 286.00)
[11/15 15:49:50   2486s] 	Length: 6 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: BUFX2BA10TH
[11/15 15:49:50   2486s] wireLenOptFixPriorityInst 4540 inst fixed
[11/15 15:49:50   2486s] 
[11/15 15:49:50   2486s] Running Spiral MT with 8 threads  fetchWidth=493 
[11/15 15:49:50   2487s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 15:49:50   2487s] [CPU] RefinePlace/Legalization (cpu=0:00:01.0, real=0:00:00.0, mem=5413.1MB) @(0:41:27 - 0:41:28).
[11/15 15:49:50   2487s] Move report: Detail placement moves 89 insts, mean move: 0.89 um, max move: 2.60 um
[11/15 15:49:50   2487s] 	Max move on inst (core/datapath_inst/rf/FE_OFC8101_FE_DBTN0_resetn): (711.80, 284.00) --> (712.40, 286.00)
[11/15 15:49:50   2487s] 	Runtime: CPU: 0:00:01.3 REAL: 0:00:00.0 MEM: 5413.1MB
[11/15 15:49:50   2487s] Statistics of distance of Instance movement in refine placement:
[11/15 15:49:50   2487s]   maximum (X+Y) =         2.60 um
[11/15 15:49:50   2487s]   inst (core/datapath_inst/rf/FE_OFC8101_FE_DBTN0_resetn) with max move: (711.8, 284) -> (712.4, 286)
[11/15 15:49:50   2487s]   mean    (X+Y) =         0.89 um
[11/15 15:49:50   2487s] Summary Report:
[11/15 15:49:50   2487s] Instances move: 89 (out of 29080 movable)
[11/15 15:49:50   2487s] Instances flipped: 0
[11/15 15:49:50   2487s] Mean displacement: 0.89 um
[11/15 15:49:50   2487s] Max displacement: 2.60 um (Instance: core/datapath_inst/rf/FE_OFC8101_FE_DBTN0_resetn) (711.8, 284) -> (712.4, 286)
[11/15 15:49:50   2487s] 	Length: 6 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: BUFX2BA10TH
[11/15 15:49:50   2487s] Total instances moved : 89
[11/15 15:49:50   2487s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.297, REAL:0.729, MEM:5413.1M
[11/15 15:49:50   2487s] Total net bbox length = 8.927e+05 (5.335e+05 3.592e+05) (ext = 5.223e+04)
[11/15 15:49:50   2487s] Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 5413.1MB
[11/15 15:49:50   2487s] [CPU] RefinePlace/total (cpu=0:00:01.4, real=0:00:01.0, mem=5413.1MB) @(0:41:26 - 0:41:28).
[11/15 15:49:50   2487s] *** Finished refinePlace (0:41:28 mem=5413.1M) ***
[11/15 15:49:50   2487s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.89100.19
[11/15 15:49:50   2487s] OPERPROF:   Finished RefinePlace at level 2, CPU:1.396, REAL:0.827, MEM:5413.1M
[11/15 15:49:50   2487s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:5413.1M
[11/15 15:49:50   2487s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.111, REAL:0.030, MEM:5413.1M
[11/15 15:49:50   2487s] OPERPROF: Finished RefinePlace2 at level 1, CPU:1.610, REAL:0.960, MEM:5413.1M
[11/15 15:49:50   2487s] **INFO: Flow update: Design timing is met.
[11/15 15:49:50   2487s] **INFO: Flow update: Design timing is met.
[11/15 15:49:50   2487s] OPERPROF: Starting checkPlace at level 1, MEM:5413.1M
[11/15 15:49:50   2487s] z: 2, totalTracks: 1
[11/15 15:49:50   2487s] z: 4, totalTracks: 1
[11/15 15:49:50   2487s] z: 6, totalTracks: 1
[11/15 15:49:50   2487s] z: 8, totalTracks: 1
[11/15 15:49:50   2487s] #spOpts: N=65 
[11/15 15:49:50   2487s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:5413.1M
[11/15 15:49:50   2488s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.059, REAL:0.059, MEM:5413.1M
[11/15 15:49:50   2488s] Begin checking placement ... (start mem=5413.1M, init mem=5413.1M)
[11/15 15:49:51   2488s] 
[11/15 15:49:51   2488s] Running CheckPlace using 8 threads!...
[11/15 15:49:51   2488s] 
[11/15 15:49:51   2488s] ...checkPlace MT is done!
[11/15 15:49:51   2488s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:5413.1M
[11/15 15:49:51   2488s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.013, REAL:0.013, MEM:5413.1M
[11/15 15:49:51   2488s] *info: Placed = 36151          (Fixed = 7071)
[11/15 15:49:51   2488s] *info: Unplaced = 0           
[11/15 15:49:51   2488s] Placement Density:44.18%(129653/293476)
[11/15 15:49:51   2488s] Placement Density (including fixed std cells):45.15%(134849/298672)
[11/15 15:49:51   2488s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:5413.1M
[11/15 15:49:51   2488s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.012, REAL:0.012, MEM:5413.1M
[11/15 15:49:51   2488s] Finished checkPlace (total: cpu=0:00:00.8, real=0:00:01.0; vio checks: cpu=0:00:00.7, real=0:00:01.0; mem=5413.1M)
[11/15 15:49:51   2488s] OPERPROF: Finished checkPlace at level 1, CPU:0.761, REAL:0.260, MEM:5413.1M
[11/15 15:49:51   2488s] #optDebug: fT-D <X 1 0 0 0>
[11/15 15:49:51   2488s] 
[11/15 15:49:51   2488s] Active setup views:
[11/15 15:49:51   2488s]  setup_analysis_view
[11/15 15:49:51   2488s]   Dominating endpoints: 0
[11/15 15:49:51   2488s]   Dominating TNS: -0.000
[11/15 15:49:51   2488s] 
[11/15 15:49:51   2489s] Extraction called for design 'MCU' of instances=36151 and nets=33695 using extraction engine 'preRoute' .
[11/15 15:49:51   2489s] PreRoute RC Extraction called for design MCU.
[11/15 15:49:51   2489s] RC Extraction called in multi-corner(2) mode.
[11/15 15:49:51   2489s] RCMode: PreRoute
[11/15 15:49:51   2489s]       RC Corner Indexes            0       1   
[11/15 15:49:51   2489s] Capacitance Scaling Factor   : 1.00000 1.00000 
[11/15 15:49:51   2489s] Resistance Scaling Factor    : 1.00000 1.00000 
[11/15 15:49:51   2489s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[11/15 15:49:51   2489s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[11/15 15:49:51   2489s] Shrink Factor                : 1.00000
[11/15 15:49:51   2489s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/15 15:49:51   2489s] Using Quantus QRC technology file ...
[11/15 15:49:51   2489s] RC Grid backup saved.
[11/15 15:49:51   2489s] LayerId::1 widthSet size::1
[11/15 15:49:51   2489s] LayerId::2 widthSet size::2
[11/15 15:49:51   2489s] LayerId::3 widthSet size::2
[11/15 15:49:51   2489s] LayerId::4 widthSet size::2
[11/15 15:49:51   2489s] LayerId::5 widthSet size::2
[11/15 15:49:51   2489s] LayerId::6 widthSet size::2
[11/15 15:49:51   2489s] LayerId::7 widthSet size::1
[11/15 15:49:51   2489s] LayerId::8 widthSet size::1
[11/15 15:49:51   2489s] Skipped RC grid update for preRoute extraction.
[11/15 15:49:51   2489s] Initializing multi-corner resistance tables ...
[11/15 15:49:51   2489s] {RT worst_rc_corner 0 8 7 0}
[11/15 15:49:51   2489s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.340704 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.871300 ; wcR: 0.680000 ; newSi: 0.081200 ; pMod: 80 ; 
[11/15 15:49:52   2489s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 4925.410M)
[11/15 15:49:52   2489s] <optDesign CMD> Restore Using all VT Cells
[11/15 15:49:52   2489s] Starting delay calculation for Setup views
[11/15 15:49:52   2489s] #################################################################################
[11/15 15:49:52   2489s] # Design Stage: PreRoute
[11/15 15:49:52   2489s] # Design Name: MCU
[11/15 15:49:52   2489s] # Design Mode: 65nm
[11/15 15:49:52   2489s] # Analysis Mode: MMMC OCV 
[11/15 15:49:52   2489s] # Parasitics Mode: No SPEF/RCDB 
[11/15 15:49:52   2489s] # Signoff Settings: SI Off 
[11/15 15:49:52   2489s] #################################################################################
[11/15 15:49:52   2491s] Topological Sorting (REAL = 0:00:00.0, MEM = 5002.7M, InitMEM = 4998.2M)
[11/15 15:49:52   2491s] Calculate early delays in OCV mode...
[11/15 15:49:52   2491s] Calculate late delays in OCV mode...
[11/15 15:49:52   2492s] Start delay calculation (fullDC) (8 T). (MEM=5002.69)
[11/15 15:49:52   2492s] End AAE Lib Interpolated Model. (MEM=5022.42 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 15:49:53   2497s] Total number of fetched objects 32265
[11/15 15:49:53   2497s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[11/15 15:49:53   2497s] End delay calculation. (MEM=5331.82 CPU=0:00:04.7 REAL=0:00:01.0)
[11/15 15:49:53   2497s] End delay calculation (fullDC). (MEM=5331.82 CPU=0:00:05.8 REAL=0:00:01.0)
[11/15 15:49:53   2497s] *** CDM Built up (cpu=0:00:08.1  real=0:00:01.0  mem= 5331.8M) ***
[11/15 15:49:54   2500s] *** Done Building Timing Graph (cpu=0:00:11.0 real=0:00:02.0 totSessionCpu=0:41:41 mem=5331.8M)
[11/15 15:49:54   2500s] [PSP]    Started Early Global Route kernel ( Curr Mem: 5331.82 MB )
[11/15 15:49:54   2500s] (I)       Started Import and model ( Curr Mem: 5331.82 MB )
[11/15 15:49:54   2500s] (I)       Started Create place DB ( Curr Mem: 5331.82 MB )
[11/15 15:49:54   2500s] (I)       Started Import place data ( Curr Mem: 5331.82 MB )
[11/15 15:49:54   2500s] (I)       Started Read instances and placement ( Curr Mem: 5331.82 MB )
[11/15 15:49:54   2500s] (I)       Finished Read instances and placement ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 5331.82 MB )
[11/15 15:49:54   2500s] (I)       Started Read nets ( Curr Mem: 5331.82 MB )
[11/15 15:49:54   2500s] (I)       Finished Read nets ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 5331.82 MB )
[11/15 15:49:54   2500s] (I)       Finished Import place data ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 5331.82 MB )
[11/15 15:49:54   2500s] (I)       Finished Create place DB ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 5331.82 MB )
[11/15 15:49:54   2500s] (I)       Started Create route DB ( Curr Mem: 5331.82 MB )
[11/15 15:49:54   2500s] (I)       == Non-default Options ==
[11/15 15:49:54   2500s] (I)       Build term to term wires                           : false
[11/15 15:49:54   2500s] (I)       Maximum routing layer                              : 8
[11/15 15:49:54   2500s] (I)       Number of threads                                  : 8
[11/15 15:49:54   2500s] (I)       Method to set GCell size                           : row
[11/15 15:49:54   2500s] (I)       Counted 38709 PG shapes. We will not process PG shapes layer by layer.
[11/15 15:49:54   2500s] (I)       Started Import route data (8T) ( Curr Mem: 5331.82 MB )
[11/15 15:49:54   2500s] (I)       Use row-based GCell size
[11/15 15:49:54   2500s] (I)       Use row-based GCell align
[11/15 15:49:54   2500s] (I)       GCell unit size   : 4000
[11/15 15:49:54   2500s] (I)       GCell multiplier  : 1
[11/15 15:49:54   2500s] (I)       GCell row height  : 4000
[11/15 15:49:54   2500s] (I)       Actual row height : 4000
[11/15 15:49:54   2500s] (I)       GCell align ref   : 2000 4000
[11/15 15:49:54   2500s] [NR-eGR] Track table information for default rule: 
[11/15 15:49:54   2500s] [NR-eGR] M1 has no routable track
[11/15 15:49:54   2500s] [NR-eGR] M2 has single uniform track structure
[11/15 15:49:54   2500s] [NR-eGR] M3 has single uniform track structure
[11/15 15:49:54   2500s] [NR-eGR] M4 has single uniform track structure
[11/15 15:49:54   2500s] [NR-eGR] M5 has single uniform track structure
[11/15 15:49:54   2500s] [NR-eGR] M6 has single uniform track structure
[11/15 15:49:54   2500s] [NR-eGR] M7 has single uniform track structure
[11/15 15:49:54   2500s] [NR-eGR] M8 has single uniform track structure
[11/15 15:49:54   2500s] (I)       ===========================================================================
[11/15 15:49:54   2500s] (I)       == Report All Rule Vias ==
[11/15 15:49:54   2500s] (I)       ===========================================================================
[11/15 15:49:54   2500s] (I)        Via Rule : (Default)
[11/15 15:49:54   2500s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/15 15:49:54   2500s] (I)       ---------------------------------------------------------------------------
[11/15 15:49:54   2500s] (I)        1    3 : VIA1_X                     31 : VIA1_2CUT_N              
[11/15 15:49:54   2500s] (I)        2    7 : VIA2_X                     33 : VIA2_2CUT_E              
[11/15 15:49:54   2500s] (I)        3   11 : VIA3_X                     37 : VIA3_2CUT_E              
[11/15 15:49:54   2500s] (I)        4   15 : VIA4_X                     41 : VIA4_2CUT_E              
[11/15 15:49:54   2500s] (I)        5   19 : VIA5_X                     47 : VIA5_2CUT_N              
[11/15 15:49:54   2500s] (I)        6   23 : VIA6_X                     49 : VIA6_2CUT_E              
[11/15 15:49:54   2500s] (I)        7   27 : VIA7_X                     53 : VIA7_2CUT_E              
[11/15 15:49:54   2500s] (I)       ===========================================================================
[11/15 15:49:54   2500s] (I)        Via Rule : CTS_2W2S
[11/15 15:49:54   2500s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/15 15:49:54   2500s] (I)       ---------------------------------------------------------------------------
[11/15 15:49:54   2500s] (I)        1  154 : CTS_2W2S_via1Array_2x1_HV_C 154 : CTS_2W2S_via1Array_2x1_HV_C
[11/15 15:49:54   2500s] (I)        2  157 : CTS_2W2S_via2Array_1x2_HH_C 157 : CTS_2W2S_via2Array_1x2_HH_C
[11/15 15:49:54   2500s] (I)        3  158 : CTS_2W2S_via3Array_2x1_VV_C 158 : CTS_2W2S_via3Array_2x1_VV_C
[11/15 15:49:54   2500s] (I)        4  161 : CTS_2W2S_via4Array_1x2_HH_C 161 : CTS_2W2S_via4Array_1x2_HH_C
[11/15 15:49:54   2500s] (I)        5  162 : CTS_2W2S_via5Array_2x1_VV_C 162 : CTS_2W2S_via5Array_2x1_VV_C
[11/15 15:49:54   2500s] (I)        6  164 : CTS_2W2S_via6Array_2x1_VH_C 164 : CTS_2W2S_via6Array_2x1_VH_C
[11/15 15:49:54   2500s] (I)        7   27 : VIA7_X                    170 : CTS_2W2S_via7Array_2x1_HV_E
[11/15 15:49:54   2500s] (I)       ===========================================================================
[11/15 15:49:54   2500s] (I)        Via Rule : CTS_2W1S
[11/15 15:49:54   2500s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/15 15:49:54   2500s] (I)       ---------------------------------------------------------------------------
[11/15 15:49:54   2500s] (I)        1  176 : CTS_2W1S_via1Array_2x1_HV_C 176 : CTS_2W1S_via1Array_2x1_HV_C
[11/15 15:49:54   2500s] (I)        2  179 : CTS_2W1S_via2Array_1x2_HH_C 179 : CTS_2W1S_via2Array_1x2_HH_C
[11/15 15:49:54   2500s] (I)        3  180 : CTS_2W1S_via3Array_2x1_VV_C 180 : CTS_2W1S_via3Array_2x1_VV_C
[11/15 15:49:54   2500s] (I)        4  183 : CTS_2W1S_via4Array_1x2_HH_C 183 : CTS_2W1S_via4Array_1x2_HH_C
[11/15 15:49:54   2500s] (I)        5  184 : CTS_2W1S_via5Array_2x1_VV_C 184 : CTS_2W1S_via5Array_2x1_VV_C
[11/15 15:49:54   2500s] (I)        6  186 : CTS_2W1S_via6Array_2x1_VH_C 186 : CTS_2W1S_via6Array_2x1_VH_C
[11/15 15:49:54   2500s] (I)        7   27 : VIA7_X                    192 : CTS_2W1S_via7Array_2x1_HV_E
[11/15 15:49:54   2500s] (I)       ===========================================================================
[11/15 15:49:54   2500s] (I)       Started Read blockages ( Layer 2-8 ) ( Curr Mem: 5331.82 MB )
[11/15 15:49:54   2500s] (I)       Started Read routing blockages ( Curr Mem: 5331.82 MB )
[11/15 15:49:54   2500s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5331.82 MB )
[11/15 15:49:54   2500s] (I)       Started Read instance blockages ( Curr Mem: 5331.82 MB )
[11/15 15:49:54   2500s] (I)       Finished Read instance blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5331.82 MB )
[11/15 15:49:54   2500s] (I)       Started Read PG blockages ( Curr Mem: 5331.82 MB )
[11/15 15:49:54   2500s] [NR-eGR] Read 63527 PG shapes
[11/15 15:49:54   2500s] (I)       Finished Read PG blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5331.82 MB )
[11/15 15:49:54   2500s] (I)       Started Read boundary cut boxes ( Curr Mem: 5331.82 MB )
[11/15 15:49:54   2500s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5331.82 MB )
[11/15 15:49:54   2500s] [NR-eGR] #Routing Blockages  : 20
[11/15 15:49:54   2500s] [NR-eGR] #Instance Blockages : 3210
[11/15 15:49:54   2500s] [NR-eGR] #PG Blockages       : 63527
[11/15 15:49:54   2500s] [NR-eGR] #Halo Blockages     : 0
[11/15 15:49:54   2500s] [NR-eGR] #Boundary Blockages : 21
[11/15 15:49:54   2500s] (I)       Finished Read blockages ( Layer 2-8 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5331.82 MB )
[11/15 15:49:54   2500s] (I)       Started Read blackboxes ( Curr Mem: 5331.82 MB )
[11/15 15:49:54   2500s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/15 15:49:54   2500s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5331.82 MB )
[11/15 15:49:54   2500s] (I)       Started Read prerouted ( Curr Mem: 5331.82 MB )
[11/15 15:49:54   2500s] [NR-eGR] Num Prerouted Nets = 569  Num Prerouted Wires = 20125
[11/15 15:49:54   2500s] (I)       Finished Read prerouted ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 5331.82 MB )
[11/15 15:49:54   2500s] (I)       Started Read unlegalized nets ( Curr Mem: 5331.82 MB )
[11/15 15:49:54   2500s] (I)       Finished Read unlegalized nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5331.82 MB )
[11/15 15:49:54   2500s] (I)       Started Read nets ( Curr Mem: 5331.82 MB )
[11/15 15:49:54   2500s] [NR-eGR] Read numTotalNets=31764  numIgnoredNets=569
[11/15 15:49:54   2500s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5331.82 MB )
[11/15 15:49:54   2500s] (I)       Started Set up via pillars ( Curr Mem: 5331.82 MB )
[11/15 15:49:54   2500s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5331.82 MB )
[11/15 15:49:54   2500s] (I)       early_global_route_priority property id does not exist.
[11/15 15:49:54   2500s] (I)       Started Initialize 3D grid graph ( Curr Mem: 5331.82 MB )
[11/15 15:49:54   2500s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5331.82 MB )
[11/15 15:49:54   2500s] (I)       Model blockages into capacity
[11/15 15:49:54   2500s] (I)       Read Num Blocks=66778  Num Prerouted Wires=20125  Num CS=0
[11/15 15:49:54   2500s] (I)       Started Initialize 3D capacity ( Curr Mem: 5331.82 MB )
[11/15 15:49:54   2500s] (I)       Layer 1 (V) : #blockages 12244 : #preroutes 10978
[11/15 15:49:54   2500s] (I)       Layer 2 (H) : #blockages 11902 : #preroutes 6639
[11/15 15:49:54   2500s] (I)       Layer 3 (V) : #blockages 13412 : #preroutes 1865
[11/15 15:49:54   2500s] (I)       Layer 4 (H) : #blockages 12033 : #preroutes 545
[11/15 15:49:54   2500s] (I)       Layer 5 (V) : #blockages 10322 : #preroutes 87
[11/15 15:49:54   2500s] (I)       Layer 6 (H) : #blockages 5968 : #preroutes 11
[11/15 15:49:54   2500s] (I)       Layer 7 (V) : #blockages 897 : #preroutes 0
[11/15 15:49:54   2500s] (I)       Finished Initialize 3D capacity ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 5331.82 MB )
[11/15 15:49:54   2500s] (I)       -- layer congestion ratio --
[11/15 15:49:54   2500s] (I)       Layer 1 : 0.100000
[11/15 15:49:54   2500s] (I)       Layer 2 : 0.700000
[11/15 15:49:54   2500s] (I)       Layer 3 : 0.700000
[11/15 15:49:54   2500s] (I)       Layer 4 : 0.700000
[11/15 15:49:54   2500s] (I)       Layer 5 : 0.700000
[11/15 15:49:54   2500s] (I)       Layer 6 : 0.700000
[11/15 15:49:54   2500s] (I)       Layer 7 : 0.700000
[11/15 15:49:54   2500s] (I)       Layer 8 : 0.700000
[11/15 15:49:54   2500s] (I)       ----------------------------
[11/15 15:49:54   2500s] (I)       Number of ignored nets                =    569
[11/15 15:49:54   2500s] (I)       Number of connected nets              =      0
[11/15 15:49:54   2500s] (I)       Number of fixed nets                  =    569.  Ignored: Yes
[11/15 15:49:54   2500s] (I)       Number of clock nets                  =    569.  Ignored: No
[11/15 15:49:54   2500s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[11/15 15:49:54   2500s] (I)       Number of special nets                =      0.  Ignored: Yes
[11/15 15:49:54   2500s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[11/15 15:49:54   2500s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[11/15 15:49:54   2500s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[11/15 15:49:54   2500s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[11/15 15:49:54   2500s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/15 15:49:54   2500s] (I)       Finished Import route data (8T) ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 5331.82 MB )
[11/15 15:49:54   2500s] (I)       Finished Create route DB ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 5331.82 MB )
[11/15 15:49:54   2500s] (I)       Started Read aux data ( Curr Mem: 5331.82 MB )
[11/15 15:49:54   2500s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5331.82 MB )
[11/15 15:49:54   2500s] (I)       Started Others data preparation ( Curr Mem: 5331.82 MB )
[11/15 15:49:54   2500s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5331.82 MB )
[11/15 15:49:54   2500s] (I)       Started Create route kernel ( Curr Mem: 5331.82 MB )
[11/15 15:49:54   2500s] (I)       Ndr track 0 does not exist
[11/15 15:49:54   2500s] (I)       Ndr track 0 does not exist
[11/15 15:49:54   2500s] (I)       Ndr track 0 does not exist
[11/15 15:49:54   2500s] (I)       ---------------------Grid Graph Info--------------------
[11/15 15:49:54   2500s] (I)       Routing area        : (0, 0) - (2372000, 1372000)
[11/15 15:49:54   2500s] (I)       Core area           : (2000, 4000) - (2370000, 1370000)
[11/15 15:49:54   2500s] (I)       Site width          :   400  (dbu)
[11/15 15:49:54   2500s] (I)       Row height          :  4000  (dbu)
[11/15 15:49:54   2500s] (I)       GCell row height    :  4000  (dbu)
[11/15 15:49:54   2500s] (I)       GCell width         :  4000  (dbu)
[11/15 15:49:54   2500s] (I)       GCell height        :  4000  (dbu)
[11/15 15:49:54   2500s] (I)       Grid                :   593   343     8
[11/15 15:49:54   2500s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[11/15 15:49:54   2500s] (I)       Vertical capacity   :     0  4000     0  4000     0  4000     0  4000
[11/15 15:49:54   2500s] (I)       Horizontal capacity :     0     0  4000     0  4000     0  4000     0
[11/15 15:49:54   2500s] (I)       Default wire width  :   180   200   200   200   200   200   200   800
[11/15 15:49:54   2500s] (I)       Default wire space  :   180   200   200   200   200   200   200   800
[11/15 15:49:54   2500s] (I)       Default wire pitch  :   360   400   400   400   400   400   400  1600
[11/15 15:49:54   2500s] (I)       Default pitch size  :   360   400   400   400   400   400   400  1600
[11/15 15:49:54   2500s] (I)       First track coord   :     0   200   200   200   200   200   200  1200
[11/15 15:49:54   2500s] (I)       Num tracks per GCell: 11.11 10.00 10.00 10.00 10.00 10.00 10.00  2.50
[11/15 15:49:54   2500s] (I)       Total num of tracks :     0  5930  3430  5930  3430  5930  3430  1482
[11/15 15:49:54   2500s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[11/15 15:49:54   2500s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[11/15 15:49:54   2500s] (I)       --------------------------------------------------------
[11/15 15:49:54   2500s] 
[11/15 15:49:54   2500s] [NR-eGR] ============ Routing rule table ============
[11/15 15:49:54   2500s] [NR-eGR] Rule id: 0  Nets: 31195 
[11/15 15:49:54   2500s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/15 15:49:54   2500s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=400  L8=1600
[11/15 15:49:54   2500s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[11/15 15:49:54   2500s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[11/15 15:49:54   2500s] [NR-eGR] Rule id: 1  Rule name: CTS_2W2S  Nets: 0 
[11/15 15:49:54   2500s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:2 Max Demand(H):9 Max Demand(V):9
[11/15 15:49:54   2500s] (I)       Pitch:  L1=1080  L2=3600  L3=3600  L4=3600  L5=3600  L6=3600  L7=1200  L8=4800
[11/15 15:49:54   2500s] (I)       NumUsedTracks:  L1=3  L2=9  L3=9  L4=9  L5=9  L6=9  L7=3  L8=3
[11/15 15:49:54   2500s] (I)       NumFullyUsedTracks:  L1=1  L2=7  L3=7  L4=7  L5=7  L6=7  L7=1  L8=1
[11/15 15:49:54   2500s] [NR-eGR] Rule id: 2  Rule name: CTS_2W1S  Nets: 0 
[11/15 15:49:54   2500s] (I)       ID:2  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):5 Max Demand(V):5
[11/15 15:49:54   2500s] (I)       Pitch:  L1=360  L2=2000  L3=2000  L4=2000  L5=2000  L6=2000  L7=400  L8=1600
[11/15 15:49:54   2500s] (I)       NumUsedTracks:  L1=1  L2=5  L3=5  L4=5  L5=5  L6=5  L7=1  L8=1
[11/15 15:49:54   2500s] (I)       NumFullyUsedTracks:  L1=1  L2=5  L3=5  L4=5  L5=5  L6=5  L7=1  L8=1
[11/15 15:49:54   2500s] [NR-eGR] ========================================
[11/15 15:49:54   2500s] [NR-eGR] 
[11/15 15:49:54   2500s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/15 15:49:54   2500s] (I)       blocked tracks on layer2 : = 1436602 / 2033990 (70.63%)
[11/15 15:49:54   2500s] (I)       blocked tracks on layer3 : = 1271636 / 2033990 (62.52%)
[11/15 15:49:54   2500s] (I)       blocked tracks on layer4 : = 1433404 / 2033990 (70.47%)
[11/15 15:49:54   2500s] (I)       blocked tracks on layer5 : = 480865 / 2033990 (23.64%)
[11/15 15:49:54   2500s] (I)       blocked tracks on layer6 : = 633463 / 2033990 (31.14%)
[11/15 15:49:54   2500s] (I)       blocked tracks on layer7 : = 962846 / 2033990 (47.34%)
[11/15 15:49:54   2500s] (I)       blocked tracks on layer8 : = 508326 / 508326 (100.00%)
[11/15 15:49:54   2500s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5331.82 MB )
[11/15 15:49:54   2500s] (I)       Finished Import and model ( CPU: 0.27 sec, Real: 0.27 sec, Curr Mem: 5331.82 MB )
[11/15 15:49:54   2500s] (I)       Reset routing kernel
[11/15 15:49:54   2500s] (I)       Started Global Routing ( Curr Mem: 5331.82 MB )
[11/15 15:49:54   2500s] (I)       Started Initialization ( Curr Mem: 5331.82 MB )
[11/15 15:49:54   2500s] (I)       totalPins=108328  totalGlobalPin=105119 (97.04%)
[11/15 15:49:54   2500s] (I)       Finished Initialization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5331.82 MB )
[11/15 15:49:54   2500s] (I)       Started Net group 1 ( Curr Mem: 5331.82 MB )
[11/15 15:49:54   2500s] (I)       Started Generate topology (8T) ( Curr Mem: 5331.82 MB )
[11/15 15:49:54   2501s] (I)       Finished Generate topology (8T) ( CPU: 0.04 sec, Real: 0.02 sec, Curr Mem: 5363.82 MB )
[11/15 15:49:54   2501s] (I)       total 2D Cap : 6588958 = (3538551 H, 3050407 V)
[11/15 15:49:54   2501s] [NR-eGR] Layer group 1: route 31195 net(s) in layer range [2, 8]
[11/15 15:49:54   2501s] (I)       
[11/15 15:49:54   2501s] (I)       ============  Phase 1a Route ============
[11/15 15:49:54   2501s] (I)       Started Phase 1a ( Curr Mem: 5363.82 MB )
[11/15 15:49:54   2501s] (I)       Started Pattern routing ( Curr Mem: 5363.82 MB )
[11/15 15:49:54   2501s] (I)       Finished Pattern routing ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 5363.82 MB )
[11/15 15:49:54   2501s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 5363.82 MB )
[11/15 15:49:54   2501s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 42
[11/15 15:49:54   2501s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 5363.82 MB )
[11/15 15:49:54   2501s] (I)       Usage: 462738 = (269633 H, 193105 V) = (7.62% H, 6.33% V) = (5.393e+05um H, 3.862e+05um V)
[11/15 15:49:54   2501s] (I)       Started Add via demand to 2D ( Curr Mem: 5363.82 MB )
[11/15 15:49:54   2501s] (I)       Finished Add via demand to 2D ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5363.82 MB )
[11/15 15:49:54   2501s] (I)       Finished Phase 1a ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 5363.82 MB )
[11/15 15:49:54   2501s] (I)       
[11/15 15:49:54   2501s] (I)       ============  Phase 1b Route ============
[11/15 15:49:54   2501s] (I)       Started Phase 1b ( Curr Mem: 5363.82 MB )
[11/15 15:49:54   2501s] (I)       Started Monotonic routing ( Curr Mem: 5363.82 MB )
[11/15 15:49:55   2501s] (I)       Finished Monotonic routing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 5363.82 MB )
[11/15 15:49:55   2501s] (I)       Usage: 463035 = (269673 H, 193362 V) = (7.62% H, 6.34% V) = (5.393e+05um H, 3.867e+05um V)
[11/15 15:49:55   2501s] (I)       Overflow of layer group 1: 0.65% H + 0.14% V. EstWL: 9.260700e+05um
[11/15 15:49:55   2501s] (I)       Congestion metric : 0.65%H 0.14%V, 0.80%HV
[11/15 15:49:55   2501s] (I)       Congestion threshold : each 60.00, sum 90.00
[11/15 15:49:55   2501s] (I)       Finished Phase 1b ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 5363.82 MB )
[11/15 15:49:55   2501s] (I)       
[11/15 15:49:55   2501s] (I)       ============  Phase 1c Route ============
[11/15 15:49:55   2501s] (I)       Started Phase 1c ( Curr Mem: 5363.82 MB )
[11/15 15:49:55   2501s] (I)       Started Two level routing ( Curr Mem: 5363.82 MB )
[11/15 15:49:55   2501s] (I)       Level2 Grid: 119 x 69
[11/15 15:49:55   2501s] (I)       Started Two Level Routing ( Curr Mem: 5363.82 MB )
[11/15 15:49:55   2501s] (I)       Finished Two Level Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 5363.82 MB )
[11/15 15:49:55   2501s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 5363.82 MB )
[11/15 15:49:55   2501s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5363.82 MB )
[11/15 15:49:55   2501s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5363.82 MB )
[11/15 15:49:55   2501s] (I)       Finished Two level routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 5363.82 MB )
[11/15 15:49:55   2501s] (I)       Usage: 463418 = (269750 H, 193668 V) = (7.62% H, 6.35% V) = (5.395e+05um H, 3.873e+05um V)
[11/15 15:49:55   2501s] (I)       Finished Phase 1c ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 5363.82 MB )
[11/15 15:49:55   2501s] (I)       
[11/15 15:49:55   2501s] (I)       ============  Phase 1d Route ============
[11/15 15:49:55   2501s] (I)       Started Phase 1d ( Curr Mem: 5363.82 MB )
[11/15 15:49:55   2501s] (I)       Started Detoured routing ( Curr Mem: 5363.82 MB )
[11/15 15:49:55   2501s] (I)       Finished Detoured routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 5363.82 MB )
[11/15 15:49:55   2501s] (I)       Usage: 463418 = (269750 H, 193668 V) = (7.62% H, 6.35% V) = (5.395e+05um H, 3.873e+05um V)
[11/15 15:49:55   2501s] (I)       Finished Phase 1d ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 5363.82 MB )
[11/15 15:49:55   2501s] (I)       
[11/15 15:49:55   2501s] (I)       ============  Phase 1e Route ============
[11/15 15:49:55   2501s] (I)       Started Phase 1e ( Curr Mem: 5363.82 MB )
[11/15 15:49:55   2501s] (I)       Started Route legalization ( Curr Mem: 5363.82 MB )
[11/15 15:49:55   2501s] (I)       Started Legalize Blockage Violations ( Curr Mem: 5363.82 MB )
[11/15 15:49:55   2501s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5363.82 MB )
[11/15 15:49:55   2501s] (I)       Finished Route legalization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5363.82 MB )
[11/15 15:49:55   2501s] (I)       Usage: 463418 = (269750 H, 193668 V) = (7.62% H, 6.35% V) = (5.395e+05um H, 3.873e+05um V)
[11/15 15:49:55   2501s] [NR-eGR] Early Global Route overflow of layer group 1: 0.44% H + 0.01% V. EstWL: 9.268360e+05um
[11/15 15:49:55   2501s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5363.82 MB )
[11/15 15:49:55   2501s] (I)       
[11/15 15:49:55   2501s] (I)       ============  Phase 1l Route ============
[11/15 15:49:55   2501s] (I)       Started Phase 1l ( Curr Mem: 5363.82 MB )
[11/15 15:49:55   2501s] (I)       Started Layer assignment (8T) ( Curr Mem: 5363.82 MB )
[11/15 15:49:55   2501s] (I)       Current Layer assignment (8T) [Initialization] ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 5363.82 MB )
[11/15 15:49:55   2501s] (I)       Finished Layer assignment (8T) ( CPU: 0.67 sec, Real: 0.16 sec, Curr Mem: 5363.82 MB )
[11/15 15:49:55   2501s] (I)       Finished Phase 1l ( CPU: 0.67 sec, Real: 0.16 sec, Curr Mem: 5363.82 MB )
[11/15 15:49:55   2501s] (I)       Finished Net group 1 ( CPU: 0.94 sec, Real: 0.41 sec, Curr Mem: 5363.82 MB )
[11/15 15:49:55   2501s] (I)       Started Clean cong LA ( Curr Mem: 5363.82 MB )
[11/15 15:49:55   2501s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5363.82 MB )
[11/15 15:49:55   2501s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[11/15 15:49:55   2501s] (I)       Layer  2:     745855    167870       124     1202230      825830    (59.28%) 
[11/15 15:49:55   2501s] (I)       Layer  3:     771116    195768      1796     1195570      834990    (58.88%) 
[11/15 15:49:55   2501s] (I)       Layer  4:     744514     91963       104     1203850      824210    (59.36%) 
[11/15 15:49:55   2501s] (I)       Layer  5:    1564428    159179      1841      389700     1640860    (19.19%) 
[11/15 15:49:55   2501s] (I)       Layer  6:    1558657     36974       162      384450     1643610    (18.96%) 
[11/15 15:49:55   2501s] (I)       Layer  7:    1205861      4248         2      702910     1327650    (34.62%) 
[11/15 15:49:55   2501s] (I)       Layer  8:          0         0         0      507015           0    (100.00%) 
[11/15 15:49:55   2501s] (I)       Total:       6590431    656002      4029     5585725     7097150    (44.04%) 
[11/15 15:49:55   2501s] (I)       
[11/15 15:49:55   2501s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/15 15:49:55   2501s] [NR-eGR]                        OverCon           OverCon           OverCon            
[11/15 15:49:55   2501s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[11/15 15:49:55   2501s] [NR-eGR]       Layer              (1-4)             (5-8)            (9-11)    OverCon 
[11/15 15:49:55   2501s] [NR-eGR] --------------------------------------------------------------------------------
[11/15 15:49:55   2501s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/15 15:49:55   2501s] [NR-eGR]      M2  (2)        87( 0.11%)         0( 0.00%)         0( 0.00%)   ( 0.11%) 
[11/15 15:49:55   2501s] [NR-eGR]      M3  (3)       808( 0.97%)        58( 0.07%)         0( 0.00%)   ( 1.04%) 
[11/15 15:49:55   2501s] [NR-eGR]      M4  (4)        79( 0.10%)         0( 0.00%)         0( 0.00%)   ( 0.10%) 
[11/15 15:49:55   2501s] [NR-eGR]      M5  (5)      1144( 0.70%)        35( 0.02%)         2( 0.00%)   ( 0.72%) 
[11/15 15:49:55   2501s] [NR-eGR]      M6  (6)        83( 0.05%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[11/15 15:49:55   2501s] [NR-eGR]      M7  (7)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/15 15:49:55   2501s] [NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/15 15:49:55   2501s] [NR-eGR] --------------------------------------------------------------------------------
[11/15 15:49:55   2501s] [NR-eGR] Total             2203( 0.31%)        93( 0.01%)         2( 0.00%)   ( 0.32%) 
[11/15 15:49:55   2501s] [NR-eGR] 
[11/15 15:49:55   2501s] (I)       Finished Global Routing ( CPU: 0.98 sec, Real: 0.44 sec, Curr Mem: 5363.82 MB )
[11/15 15:49:55   2501s] (I)       Started Export 3D cong map ( Curr Mem: 5363.82 MB )
[11/15 15:49:55   2501s] (I)       total 2D Cap : 6619318 = (3557200 H, 3062118 V)
[11/15 15:49:55   2501s] (I)       Started Export 2D cong map ( Curr Mem: 5363.82 MB )
[11/15 15:49:55   2501s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.22% H + 0.01% V
[11/15 15:49:55   2501s] [NR-eGR] Overflow after Early Global Route 0.34% H + 0.01% V
[11/15 15:49:55   2501s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5363.82 MB )
[11/15 15:49:55   2501s] (I)       Finished Export 3D cong map ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 5363.82 MB )
[11/15 15:49:55   2501s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.27 sec, Real: 0.74 sec, Curr Mem: 5363.82 MB )
[11/15 15:49:55   2501s] OPERPROF: Starting HotSpotCal at level 1, MEM:5363.8M
[11/15 15:49:55   2501s] [hotspot] +------------+---------------+---------------+
[11/15 15:49:55   2501s] [hotspot] |            |   max hotspot | total hotspot |
[11/15 15:49:55   2501s] [hotspot] +------------+---------------+---------------+
[11/15 15:49:55   2501s] [hotspot] | normalized |          7.02 |         16.85 |
[11/15 15:49:55   2501s] [hotspot] +------------+---------------+---------------+
[11/15 15:49:55   2501s] Local HotSpot Analysis: normalized max congestion hotspot area = 7.02, normalized total congestion hotspot area = 16.85 (area is in unit of 4 std-cell row bins)
[11/15 15:49:55   2501s] [hotspot] max/total 7.02/16.85, big hotspot (>10) total 6.23
[11/15 15:49:55   2501s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[11/15 15:49:55   2501s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 15:49:55   2501s] [hotspot] | top |            hotspot bbox             | hotspot score |
[11/15 15:49:55   2501s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 15:49:55   2501s] [hotspot] |  1  |   705.00   416.00   737.00   448.00 |        5.44   |
[11/15 15:49:55   2501s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 15:49:55   2501s] [hotspot] |  2  |   737.00   416.00   769.00   448.00 |        3.15   |
[11/15 15:49:55   2501s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 15:49:55   2501s] [hotspot] |  3  |   801.00   416.00   833.00   448.00 |        2.23   |
[11/15 15:49:55   2501s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 15:49:55   2501s] [hotspot] |  4  |   433.00   368.00   465.00   400.00 |        1.84   |
[11/15 15:49:55   2501s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 15:49:55   2501s] [hotspot] |  5  |   593.00   416.00   625.00   448.00 |        1.84   |
[11/15 15:49:55   2501s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 15:49:55   2501s] Top 5 hotspots total area: 14.49
[11/15 15:49:55   2501s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.012, MEM:5363.8M
[11/15 15:49:55   2501s] Deleting Cell Server ...
[11/15 15:49:55   2501s] Deleting Lib Analyzer.
[11/15 15:49:55   2501s] Reported timing to dir ./timingReports
[11/15 15:49:55   2502s] **optDesign ... cpu = 0:07:19, real = 0:02:26, mem = 3637.9M, totSessionCpu=0:41:42 **
[11/15 15:49:55   2502s] All LLGs are deleted
[11/15 15:49:55   2502s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:5016.8M
[11/15 15:49:55   2502s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:5016.8M
[11/15 15:49:55   2502s] OPERPROF: Starting spInitSiteArr at level 1, MEM:5016.8M
[11/15 15:49:55   2502s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:5016.8M
[11/15 15:49:55   2502s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:5016.8M
[11/15 15:49:55   2502s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.071, REAL:0.011, MEM:5016.8M
[11/15 15:49:55   2502s] Fast DP-INIT is on for default
[11/15 15:49:55   2502s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.125, REAL:0.052, MEM:5016.8M
[11/15 15:49:55   2502s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.149, REAL:0.076, MEM:5016.8M
[11/15 15:49:56   2503s] Using report_power -leakage to report leakage power.
[11/15 15:49:56   2503s] 
[11/15 15:49:56   2503s] Begin Power Analysis
[11/15 15:49:56   2503s] 
[11/15 15:49:56   2503s]              0V	    VSS
[11/15 15:49:56   2503s]            0.9V	    VDD
[11/15 15:49:56   2503s] Begin Processing Timing Library for Power Calculation
[11/15 15:49:56   2503s] 
[11/15 15:49:56   2503s] Begin Processing Timing Library for Power Calculation
[11/15 15:49:56   2503s] 
[11/15 15:49:56   2503s] 
[11/15 15:49:56   2503s] 
[11/15 15:49:56   2503s] Begin Processing Power Net/Grid for Power Calculation
[11/15 15:49:56   2503s] 
[11/15 15:49:56   2503s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3632.68MB/6142.27MB/4336.23MB)
[11/15 15:49:56   2503s] 
[11/15 15:49:56   2503s] Begin Processing Timing Window Data for Power Calculation
[11/15 15:49:56   2503s] 
[11/15 15:49:56   2503s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3632.68MB/6142.27MB/4336.23MB)
[11/15 15:49:56   2503s] 
[11/15 15:49:56   2503s] Begin Processing User Attributes
[11/15 15:49:56   2503s] 
[11/15 15:49:56   2503s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3632.68MB/6142.27MB/4336.23MB)
[11/15 15:49:56   2503s] 
[11/15 15:49:56   2503s] Begin Processing Signal Activity
[11/15 15:49:56   2503s] 
[11/15 15:49:57   2504s] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=3634.48MB/6142.27MB/4336.23MB)
[11/15 15:49:57   2504s] 
[11/15 15:49:57   2504s] Begin Power Computation
[11/15 15:49:57   2504s] 
[11/15 15:49:57   2504s]       ----------------------------------------------------------
[11/15 15:49:57   2504s]       # of cell(s) missing both power/leakage table: 0
[11/15 15:49:57   2504s]       # of cell(s) missing power table: 2
[11/15 15:49:57   2504s]       # of cell(s) missing leakage table: 0
[11/15 15:49:57   2504s]       # of MSMV cell(s) missing power_level: 0
[11/15 15:49:57   2504s]       ----------------------------------------------------------
[11/15 15:49:57   2504s] CellName                                  Missing Table(s)
[11/15 15:49:57   2504s] TIEHIX1MA10TH                             internal power, 
[11/15 15:49:57   2504s] TIELOX1MA10TH                             internal power, 
[11/15 15:49:57   2504s] 
[11/15 15:49:57   2504s] 
[11/15 15:49:58   2505s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3941.77MB/6435.29MB/4336.23MB)
[11/15 15:49:58   2505s] 
[11/15 15:49:58   2505s] Begin Processing User Attributes
[11/15 15:49:58   2505s] 
[11/15 15:49:58   2505s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3941.77MB/6435.29MB/4336.23MB)
[11/15 15:49:58   2505s] 
[11/15 15:49:58   2505s] Ended Power Analysis: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=3941.77MB/6435.29MB/4336.23MB)
[11/15 15:49:58   2505s] 
[11/15 15:49:58   2505s] *



[11/15 15:49:58   2505s] Total Power
[11/15 15:49:58   2505s] -----------------------------------------------------------------------------------------
[11/15 15:49:58   2505s] Total Leakage Power:         1.23950991
[11/15 15:49:58   2505s] -----------------------------------------------------------------------------------------
[11/15 15:49:58   2506s] Processing average sequential pin duty cycle 
[11/15 15:49:58   2506s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/15 15:49:58   2506s] Creating Cell Server ...(0, 0, 0, 0)
[11/15 15:49:58   2506s] Summary for sequential cells identification: 
[11/15 15:49:58   2506s]   Identified SBFF number: 148
[11/15 15:49:58   2506s]   Identified MBFF number: 0
[11/15 15:49:58   2506s]   Identified SB Latch number: 0
[11/15 15:49:58   2506s]   Identified MB Latch number: 0
[11/15 15:49:58   2506s]   Not identified SBFF number: 0
[11/15 15:49:58   2506s]   Not identified MBFF number: 0
[11/15 15:49:58   2506s]   Not identified SB Latch number: 0
[11/15 15:49:58   2506s]   Not identified MB Latch number: 0
[11/15 15:49:58   2506s]   Number of sequential cells which are not FFs: 106
[11/15 15:49:58   2506s]  Visiting view : setup_analysis_view
[11/15 15:49:58   2506s]    : PowerDomain = none : Weighted F : unweighted  = 21.30 (1.000) with rcCorner = 0
[11/15 15:49:58   2506s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[11/15 15:49:58   2506s]  Visiting view : hold_analysis_view
[11/15 15:49:58   2506s]    : PowerDomain = none : Weighted F : unweighted  = 8.80 (1.000) with rcCorner = 1
[11/15 15:49:58   2506s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[11/15 15:49:58   2506s]  Setting StdDelay to 21.30
[11/15 15:49:58   2506s] Creating Cell Server, finished. 
[11/15 15:49:58   2506s] 
[11/15 15:49:59   2507s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 setup_analysis_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.005  |  0.032  |  0.005  | 12.886  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  6054   |  5606   |   353   |   123   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     32 (32)      |   -0.163   |     32 (32)      |
|   max_tran     |     32 (96)      |   -1.227   |     32 (128)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 44.179%
Routing Overflow: 0.34% H and 0.01% V
------------------------------------------------------------------
**optDesign ... cpu = 0:07:24, real = 0:02:30, mem = 3933.5M, totSessionCpu=0:41:47 **
[11/15 15:49:59   2507s] Deleting Cell Server ...
[11/15 15:49:59   2507s] *** Finished optDesign ***
[11/15 15:49:59   2507s] 
[11/15 15:49:59   2507s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:07:53 real=  0:02:44)
[11/15 15:49:59   2507s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=  0:01:27 real=0:00:25.4)
[11/15 15:49:59   2507s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=  0:01:48 real=0:00:27.9)
[11/15 15:49:59   2507s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:28.9 real=0:00:16.9)
[11/15 15:49:59   2507s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:11.9 real=0:00:05.8)
[11/15 15:49:59   2507s] Info: pop threads available for lower-level modules during optimization.
[11/15 15:49:59   2507s] Info: Destroy the CCOpt slew target map.
[11/15 15:49:59   2507s] clean pInstBBox. size 0
[11/15 15:50:00   2507s] Set place::cacheFPlanSiteMark to 0
[11/15 15:50:00   2507s] All LLGs are deleted
[11/15 15:50:00   2507s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:5310.3M
[11/15 15:50:00   2507s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:5310.3M
[11/15 15:50:00   2507s] 
[11/15 15:50:00   2507s] *** Summary of all messages that are not suppressed in this session:
[11/15 15:50:00   2507s] Severity  ID               Count  Summary                                  
[11/15 15:50:00   2507s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[11/15 15:50:00   2507s] WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
[11/15 15:50:00   2507s] WARNING   IMPOPT-665          32  %s : Net has unplaced terms or is connec...
[11/15 15:50:00   2507s] WARNING   IMPCCOPT-1361       18  Routing configuration for %s nets in clo...
[11/15 15:50:00   2507s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[11/15 15:50:00   2507s] *** Message Summary: 53 warning(s), 0 error(s)
[11/15 15:50:00   2507s] 
[11/15 15:50:00   2507s] *** ccopt_design #1 [finish] : cpu/real = 0:11:34.7/0:03:59.4 (2.9), totSession cpu/real = 0:41:47.5/0:12:59.5 (3.2), mem = 5310.3M
[11/15 15:50:00   2507s] 
[11/15 15:50:00   2507s] =============================================================================================
[11/15 15:50:00   2507s]  Final TAT Report for ccopt_design #1                                           20.12-s088_1
[11/15 15:50:00   2507s] =============================================================================================
[11/15 15:50:00   2507s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/15 15:50:00   2507s] ---------------------------------------------------------------------------------------------
[11/15 15:50:00   2507s] [ InitOpt                ]      1   0:00:02.4  (   1.0 % )     0:00:05.2 /  0:00:15.0    2.9
[11/15 15:50:00   2507s] [ WnsOpt                 ]      1   0:00:13.5  (   5.6 % )     0:00:16.9 /  0:00:28.8    1.7
[11/15 15:50:00   2507s] [ GlobalOpt              ]      1   0:00:25.3  (  10.6 % )     0:00:25.3 /  0:01:26.9    3.4
[11/15 15:50:00   2507s] [ DrvOpt                 ]      4   0:00:17.8  (   7.4 % )     0:00:20.5 /  0:00:34.6    1.7
[11/15 15:50:00   2507s] [ AreaOpt                ]      3   0:00:53.3  (  22.3 % )     0:00:54.5 /  0:03:39.8    4.0
[11/15 15:50:00   2507s] [ PowerOpt               ]      1   0:00:03.4  (   1.4 % )     0:00:03.4 /  0:00:08.1    2.4
[11/15 15:50:00   2507s] [ ViewPruning            ]      8   0:00:00.3  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[11/15 15:50:00   2507s] [ CheckPlace             ]      1   0:00:00.3  (   0.1 % )     0:00:00.3 /  0:00:00.8    2.9
[11/15 15:50:00   2507s] [ IncrReplace            ]      1   0:00:01.0  (   0.4 % )     0:00:01.0 /  0:00:02.3    2.2
[11/15 15:50:00   2507s] [ RefinePlace            ]      6   0:00:09.3  (   3.9 % )     0:00:09.3 /  0:00:16.5    1.8
[11/15 15:50:00   2507s] [ TimingUpdate           ]      6   0:00:01.7  (   0.7 % )     0:00:04.8 /  0:00:21.4    4.4
[11/15 15:50:00   2507s] [ FullDelayCalc          ]      2   0:00:03.1  (   1.3 % )     0:00:03.1 /  0:00:15.8    5.0
[11/15 15:50:00   2507s] [ OptSummaryReport       ]      4   0:00:00.5  (   0.2 % )     0:00:08.3 /  0:00:18.7    2.2
[11/15 15:50:00   2507s] [ TimingReport           ]      4   0:00:00.4  (   0.2 % )     0:00:00.4 /  0:00:01.1    2.7
[11/15 15:50:00   2507s] [ DrvReport              ]      4   0:00:01.7  (   0.7 % )     0:00:01.7 /  0:00:02.8    1.6
[11/15 15:50:00   2507s] [ PowerReport            ]      2   0:00:05.1  (   2.1 % )     0:00:05.1 /  0:00:06.1    1.2
[11/15 15:50:00   2507s] [ GenerateReports        ]      1   0:00:00.7  (   0.3 % )     0:00:00.7 /  0:00:00.7    1.0
[11/15 15:50:00   2507s] [ PropagateActivity      ]      1   0:00:02.5  (   1.0 % )     0:00:02.5 /  0:00:05.0    2.0
[11/15 15:50:00   2507s] [ SlackTraversorInit     ]      6   0:00:01.4  (   0.6 % )     0:00:01.4 /  0:00:02.3    1.6
[11/15 15:50:00   2507s] [ PowerInterfaceInit     ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[11/15 15:50:00   2507s] [ PlacerInterfaceInit    ]      4   0:00:00.7  (   0.3 % )     0:00:00.7 /  0:00:00.7    1.0
[11/15 15:50:00   2507s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:50:00   2507s] [ ReportCapViolation     ]      2   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.3    2.1
[11/15 15:50:00   2507s] [ DetailRoute            ]      1   0:00:13.5  (   5.6 % )     0:00:13.5 /  0:01:33.2    6.9
[11/15 15:50:00   2507s] [ MISC                   ]          0:01:21.1  (  33.9 % )     0:01:21.1 /  0:02:52.1    2.1
[11/15 15:50:00   2507s] ---------------------------------------------------------------------------------------------
[11/15 15:50:00   2507s]  ccopt_design #1 TOTAL              0:03:59.4  ( 100.0 % )     0:03:59.4 /  0:11:34.7    2.9
[11/15 15:50:00   2507s] ---------------------------------------------------------------------------------------------
[11/15 15:50:00   2507s] 
[11/15 15:50:00   2507s] #% End ccopt_design (date=11/15 15:50:00, total cpu=0:11:35, real=0:04:00, peak res=4355.4M, current mem=3840.1M)
[11/15 15:50:00   2507s] <CMD> fit
[11/15 15:50:00   2507s] <CMD> redraw
[11/15 15:50:00   2507s] <CMD> optDesign -postCTS -hold
[11/15 15:50:00   2507s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3842.8M, totSessionCpu=0:41:48 **
[11/15 15:50:00   2507s] **WARN: (IMPOPT-576):	32 nets have unplaced terms. 
[11/15 15:50:00   2507s] Type 'man IMPOPT-576' for more detail.
[11/15 15:50:00   2507s] **INFO: User settings:
[11/15 15:50:00   2507s] setDesignMode -flowEffort                 standard
[11/15 15:50:00   2507s] setDesignMode -powerEffort                low
[11/15 15:50:00   2507s] setDesignMode -process                    65
[11/15 15:50:00   2507s] setDesignMode -propagateActivity          true
[11/15 15:50:00   2507s] setExtractRCMode -coupling_c_th           0.1
[11/15 15:50:00   2507s] setExtractRCMode -engine                  preRoute
[11/15 15:50:00   2507s] setExtractRCMode -relative_c_th           1
[11/15 15:50:00   2507s] setExtractRCMode -total_c_th              0
[11/15 15:50:00   2507s] setUsefulSkewMode -ecoRoute               false
[11/15 15:50:00   2507s] setDelayCalMode -enable_high_fanout       true
[11/15 15:50:00   2507s] setDelayCalMode -eng_copyNetPropToNewNet  true
[11/15 15:50:00   2507s] setDelayCalMode -engine                   aae
[11/15 15:50:00   2507s] setDelayCalMode -ignoreNetLoad            false
[11/15 15:50:00   2507s] setDelayCalMode -socv_accuracy_mode       low
[11/15 15:50:00   2507s] setOptMode -activeSetupViews              { setup_analysis_view }
[11/15 15:50:00   2507s] setOptMode -autoSetupViews                { setup_analysis_view}
[11/15 15:50:00   2507s] setOptMode -autoTDGRSetupViews            { setup_analysis_view}
[11/15 15:50:00   2507s] setOptMode -drcMargin                     0
[11/15 15:50:00   2507s] setOptMode -fixDrc                        true
[11/15 15:50:00   2507s] setOptMode -optimizeFF                    true
[11/15 15:50:00   2507s] setOptMode -powerEffort                   low
[11/15 15:50:00   2507s] setOptMode -preserveAllSequential         false
[11/15 15:50:00   2507s] setOptMode -setupTargetSlack              0
[11/15 15:50:00   2507s] setAnalysisMode -analysisType             onChipVariation
[11/15 15:50:00   2507s] setAnalysisMode -checkType                setup
[11/15 15:50:00   2507s] setAnalysisMode -clkSrcPath               true
[11/15 15:50:00   2507s] setAnalysisMode -clockPropagation         sdcControl
[11/15 15:50:00   2507s] setAnalysisMode -cppr                     both
[11/15 15:50:00   2507s] setAnalysisMode -usefulSkew               true
[11/15 15:50:00   2507s] 
[11/15 15:50:00   2507s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/15 15:50:00   2507s] GigaOpt running with 8 threads.
[11/15 15:50:00   2507s] Info: 8 threads available for lower-level modules during optimization.
[11/15 15:50:00   2509s] Creating Cell Server ...(0, 0, 0, 0)
[11/15 15:50:00   2509s] Summary for sequential cells identification: 
[11/15 15:50:00   2509s]   Identified SBFF number: 148
[11/15 15:50:00   2509s]   Identified MBFF number: 0
[11/15 15:50:00   2509s]   Identified SB Latch number: 0
[11/15 15:50:00   2509s]   Identified MB Latch number: 0
[11/15 15:50:00   2509s]   Not identified SBFF number: 0
[11/15 15:50:00   2509s]   Not identified MBFF number: 0
[11/15 15:50:00   2509s]   Not identified SB Latch number: 0
[11/15 15:50:00   2509s]   Not identified MB Latch number: 0
[11/15 15:50:00   2509s]   Number of sequential cells which are not FFs: 106
[11/15 15:50:00   2509s]  Visiting view : setup_analysis_view
[11/15 15:50:00   2509s]    : PowerDomain = none : Weighted F : unweighted  = 21.30 (1.000) with rcCorner = 0
[11/15 15:50:00   2509s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[11/15 15:50:00   2509s]  Visiting view : hold_analysis_view
[11/15 15:50:00   2509s]    : PowerDomain = none : Weighted F : unweighted  = 8.80 (1.000) with rcCorner = 1
[11/15 15:50:00   2509s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[11/15 15:50:00   2509s]  Setting StdDelay to 21.30
[11/15 15:50:00   2509s] Creating Cell Server, finished. 
[11/15 15:50:00   2509s] 
[11/15 15:50:00   2509s] Need call spDPlaceInit before registerPrioInstLoc.
[11/15 15:50:00   2509s] **Info: Trial Route has Max Route Layer 15/8.
[11/15 15:50:00   2509s] *** optDesign #1 [begin] : totSession cpu/real = 0:41:49.1/0:12:59.9 (3.2), mem = 5239.4M
[11/15 15:50:00   2509s] *** InitOpt #3 [begin] : totSession cpu/real = 0:41:49.1/0:12:59.9 (3.2), mem = 5239.4M
[11/15 15:50:00   2509s] OPERPROF: Starting DPlace-Init at level 1, MEM:5239.4M
[11/15 15:50:00   2509s] z: 2, totalTracks: 1
[11/15 15:50:00   2509s] z: 4, totalTracks: 1
[11/15 15:50:00   2509s] z: 6, totalTracks: 1
[11/15 15:50:00   2509s] z: 8, totalTracks: 1
[11/15 15:50:00   2509s] #spOpts: N=65 mergeVia=F 
[11/15 15:50:00   2509s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:5239.4M
[11/15 15:50:00   2509s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:5239.4M
[11/15 15:50:00   2509s] Core basic site is TSMC65ADV10TSITE
[11/15 15:50:00   2509s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:5239.4M
[11/15 15:50:00   2509s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.077, REAL:0.012, MEM:5240.8M
[11/15 15:50:00   2509s] Fast DP-INIT is on for default
[11/15 15:50:00   2509s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/15 15:50:00   2509s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.135, REAL:0.058, MEM:5240.8M
[11/15 15:50:00   2509s] OPERPROF:     Starting CMU at level 3, MEM:5240.8M
[11/15 15:50:00   2509s] OPERPROF:     Finished CMU at level 3, CPU:0.011, REAL:0.006, MEM:5240.8M
[11/15 15:50:00   2509s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.175, REAL:0.094, MEM:5240.8M
[11/15 15:50:00   2509s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=5240.8MB).
[11/15 15:50:00   2509s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.234, REAL:0.153, MEM:5240.8M
[11/15 15:50:00   2509s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5240.8M
[11/15 15:50:00   2509s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.105, REAL:0.031, MEM:5240.8M
[11/15 15:50:00   2509s] **Info: Trial Route has Max Route Layer 15/8.
[11/15 15:50:00   2509s] 
[11/15 15:50:00   2509s] Creating Lib Analyzer ...
[11/15 15:50:00   2509s] **Info: Trial Route has Max Route Layer 15/8.
[11/15 15:50:00   2509s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 8 threads.
[11/15 15:50:00   2509s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[11/15 15:50:00   2509s] Total number of usable buffers from Lib Analyzer: 74 ( BUFX1MA10TH BUFX1BA10TH BUFX0P8MA10TH BUFX0P8BA10TH BUFX0P7MA10TH BUFX0P7BA10TH BUFHX1MA10TH BUFHX0P8MA10TH BUFHX0P7MA10TH BUFX2MA10TH BUFX2BA10TH BUFX1P7MA10TH BUFX1P7BA10TH BUFX1P4MA10TH BUFX1P4BA10TH BUFX1P2MA10TH BUFX1P2BA10TH BUFHX1P7MA10TH BUFHX1P4MA10TH BUFHX1P2MA10TH BUFX3MA10TH BUFX3BA10TH BUFX2P5MA10TH BUFX2P5BA10TH BUFHX2MA10TH FRICGX1BA10TH FRICGX0P8BA10TH FRICGX0P7BA10TH FRICGX0P6BA10TH FRICGX0P5BA10TH BUFHX3MA10TH BUFHX2P5MA10TH FRICGX2BA10TH FRICGX1P7BA10TH FRICGX1P4BA10TH FRICGX1P2BA10TH BUFX4MA10TH BUFX4BA10TH BUFX3P5MA10TH BUFX3P5BA10TH FRICGX3BA10TH FRICGX2P5BA10TH BUFX5MA10TH BUFX5BA10TH BUFHX4MA10TH BUFHX3P5MA10TH BUFX6MA10TH BUFX6BA10TH BUFHX5MA10TH FRICGX4BA10TH FRICGX3P5BA10TH BUFHX6MA10TH FRICGX5BA10TH BUFX7P5MA10TH BUFX7P5BA10TH FRICGX6BA10TH BUFX9MA10TH BUFX9BA10TH BUFHX7P5MA10TH FRICGX7P5BA10TH BUFX11MA10TH BUFX11BA10TH BUFHX9MA10TH FRICGX9BA10TH BUFX13MA10TH BUFX13BA10TH BUFHX11MA10TH FRICGX11BA10TH FRICGX13BA10TH BUFX16MA10TH BUFX16BA10TH BUFHX13MA10TH FRICGX16BA10TH BUFHX16MA10TH)
[11/15 15:50:00   2509s] Total number of usable inverters from Lib Analyzer: 40 ( INVX1MA10TH INVX1BA10TH INVX0P8MA10TH INVX0P8BA10TH INVX0P7MA10TH INVX0P7BA10TH INVX0P6MA10TH INVX0P6BA10TH INVX0P5MA10TH INVX0P5BA10TH INVX2MA10TH INVX2BA10TH INVX1P7MA10TH INVX1P7BA10TH INVX1P4MA10TH INVX1P4BA10TH INVX1P2MA10TH INVX1P2BA10TH INVX3MA10TH INVX3BA10TH INVX2P5MA10TH INVX2P5BA10TH INVX4MA10TH INVX4BA10TH INVX3P5MA10TH INVX3P5BA10TH INVX5MA10TH INVX5BA10TH INVX6MA10TH INVX6BA10TH INVX7P5MA10TH INVX7P5BA10TH INVX9MA10TH INVX9BA10TH INVX11MA10TH INVX11BA10TH INVX13MA10TH INVX13BA10TH INVX16MA10TH INVX16BA10TH)
[11/15 15:50:00   2509s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TH DLY4X0P5MA10TH)
[11/15 15:50:00   2509s] 
[11/15 15:50:00   2509s] {RT worst_rc_corner 0 8 7 0}
[11/15 15:50:01   2510s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:41:51 mem=5244.9M
[11/15 15:50:01   2510s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:41:51 mem=5244.9M
[11/15 15:50:01   2510s] Creating Lib Analyzer, finished. 
[11/15 15:50:01   2510s] **WARN: (IMPOPT-665):	a0[31] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/15 15:50:01   2510s] Type 'man IMPOPT-665' for more detail.
[11/15 15:50:01   2510s] **WARN: (IMPOPT-665):	a0[30] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/15 15:50:01   2510s] Type 'man IMPOPT-665' for more detail.
[11/15 15:50:01   2510s] **WARN: (IMPOPT-665):	a0[29] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/15 15:50:01   2510s] Type 'man IMPOPT-665' for more detail.
[11/15 15:50:01   2510s] **WARN: (IMPOPT-665):	a0[28] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/15 15:50:01   2510s] Type 'man IMPOPT-665' for more detail.
[11/15 15:50:01   2510s] **WARN: (IMPOPT-665):	a0[27] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/15 15:50:01   2510s] Type 'man IMPOPT-665' for more detail.
[11/15 15:50:01   2510s] **WARN: (IMPOPT-665):	a0[26] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/15 15:50:01   2510s] Type 'man IMPOPT-665' for more detail.
[11/15 15:50:01   2510s] **WARN: (IMPOPT-665):	a0[25] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/15 15:50:01   2510s] Type 'man IMPOPT-665' for more detail.
[11/15 15:50:01   2510s] **WARN: (IMPOPT-665):	a0[24] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/15 15:50:01   2510s] Type 'man IMPOPT-665' for more detail.
[11/15 15:50:01   2510s] **WARN: (IMPOPT-665):	a0[23] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/15 15:50:01   2510s] Type 'man IMPOPT-665' for more detail.
[11/15 15:50:01   2510s] **WARN: (IMPOPT-665):	a0[22] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/15 15:50:01   2510s] Type 'man IMPOPT-665' for more detail.
[11/15 15:50:01   2510s] **WARN: (IMPOPT-665):	a0[21] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/15 15:50:01   2510s] Type 'man IMPOPT-665' for more detail.
[11/15 15:50:01   2510s] **WARN: (IMPOPT-665):	a0[20] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/15 15:50:01   2510s] Type 'man IMPOPT-665' for more detail.
[11/15 15:50:01   2510s] **WARN: (IMPOPT-665):	a0[19] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/15 15:50:01   2510s] Type 'man IMPOPT-665' for more detail.
[11/15 15:50:01   2510s] **WARN: (IMPOPT-665):	a0[18] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/15 15:50:01   2510s] Type 'man IMPOPT-665' for more detail.
[11/15 15:50:01   2510s] **WARN: (IMPOPT-665):	a0[17] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/15 15:50:01   2510s] Type 'man IMPOPT-665' for more detail.
[11/15 15:50:01   2510s] **WARN: (IMPOPT-665):	a0[16] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/15 15:50:01   2510s] Type 'man IMPOPT-665' for more detail.
[11/15 15:50:01   2510s] **WARN: (IMPOPT-665):	a0[15] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/15 15:50:01   2510s] Type 'man IMPOPT-665' for more detail.
[11/15 15:50:01   2510s] **WARN: (IMPOPT-665):	a0[14] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/15 15:50:01   2510s] Type 'man IMPOPT-665' for more detail.
[11/15 15:50:01   2510s] **WARN: (IMPOPT-665):	a0[13] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/15 15:50:01   2510s] Type 'man IMPOPT-665' for more detail.
[11/15 15:50:01   2510s] **WARN: (IMPOPT-665):	a0[12] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/15 15:50:01   2510s] Type 'man IMPOPT-665' for more detail.
[11/15 15:50:01   2510s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[11/15 15:50:01   2510s] To increase the message display limit, refer to the product command reference manual.
[11/15 15:50:02   2510s] Info: Begin MT loop @coeiCellPowerCachingJob with 8 threads.
[11/15 15:50:02   2510s] Info: End MT loop @coeiCellPowerCachingJob.
[11/15 15:50:02   2510s] Info: Begin MT loop @coeiCellPinPowerCachingJob with 8 threads.
[11/15 15:50:02   2510s] Info: End MT loop @coeiCellPinPowerCachingJob.
[11/15 15:50:02   2510s] Deleting Cell Server ...
[11/15 15:50:02   2510s] Deleting Lib Analyzer.
[11/15 15:50:02   2510s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/15 15:50:02   2510s] Creating Cell Server ...(0, 0, 0, 0)
[11/15 15:50:02   2510s] Summary for sequential cells identification: 
[11/15 15:50:02   2510s]   Identified SBFF number: 148
[11/15 15:50:02   2510s]   Identified MBFF number: 0
[11/15 15:50:02   2510s]   Identified SB Latch number: 0
[11/15 15:50:02   2510s]   Identified MB Latch number: 0
[11/15 15:50:02   2510s]   Not identified SBFF number: 0
[11/15 15:50:02   2510s]   Not identified MBFF number: 0
[11/15 15:50:02   2510s]   Not identified SB Latch number: 0
[11/15 15:50:02   2510s]   Not identified MB Latch number: 0
[11/15 15:50:02   2510s]   Number of sequential cells which are not FFs: 106
[11/15 15:50:02   2510s]  Visiting view : setup_analysis_view
[11/15 15:50:02   2510s]    : PowerDomain = none : Weighted F : unweighted  = 21.30 (1.000) with rcCorner = 0
[11/15 15:50:02   2510s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[11/15 15:50:02   2510s]  Visiting view : hold_analysis_view
[11/15 15:50:02   2510s]    : PowerDomain = none : Weighted F : unweighted  = 8.80 (1.000) with rcCorner = 1
[11/15 15:50:02   2510s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[11/15 15:50:02   2510s]  Setting StdDelay to 21.30
[11/15 15:50:02   2510s] Creating Cell Server, finished. 
[11/15 15:50:02   2510s] 
[11/15 15:50:02   2510s] **optDesign ... cpu = 0:00:03, real = 0:00:02, mem = 4179.7M, totSessionCpu=0:41:51 **
[11/15 15:50:02   2510s] *** optDesign -postCTS ***
[11/15 15:50:02   2510s] DRC Margin: user margin 0.0
[11/15 15:50:02   2510s] Hold Target Slack: user slack 0
[11/15 15:50:02   2510s] Setup Target Slack: user slack 0;
[11/15 15:50:02   2510s] setUsefulSkewMode -ecoRoute false
[11/15 15:50:02   2511s] OPERPROF: Starting spInitSiteArr at level 1, MEM:5529.9M
[11/15 15:50:02   2511s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.051, REAL:0.051, MEM:5529.9M
[11/15 15:50:02   2511s] Deleting Cell Server ...
[11/15 15:50:02   2511s] Creating Cell Server ...(0, 0, 0, 0)
[11/15 15:50:02   2511s] Summary for sequential cells identification: 
[11/15 15:50:02   2511s]   Identified SBFF number: 148
[11/15 15:50:02   2511s]   Identified MBFF number: 0
[11/15 15:50:02   2511s]   Identified SB Latch number: 0
[11/15 15:50:02   2511s]   Identified MB Latch number: 0
[11/15 15:50:02   2511s]   Not identified SBFF number: 0
[11/15 15:50:02   2511s]   Not identified MBFF number: 0
[11/15 15:50:02   2511s]   Not identified SB Latch number: 0
[11/15 15:50:02   2511s]   Not identified MB Latch number: 0
[11/15 15:50:02   2511s]   Number of sequential cells which are not FFs: 106
[11/15 15:50:02   2511s]  Visiting view : setup_analysis_view
[11/15 15:50:02   2511s]    : PowerDomain = none : Weighted F : unweighted  = 21.30 (1.000) with rcCorner = 0
[11/15 15:50:02   2511s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[11/15 15:50:02   2511s]  Visiting view : hold_analysis_view
[11/15 15:50:02   2511s]    : PowerDomain = none : Weighted F : unweighted  = 8.80 (1.000) with rcCorner = 1
[11/15 15:50:02   2511s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[11/15 15:50:02   2511s]  Setting StdDelay to 21.30
[11/15 15:50:02   2511s] Creating Cell Server, finished. 
[11/15 15:50:02   2511s] 
[11/15 15:50:02   2511s] Deleting Cell Server ...
[11/15 15:50:02   2511s] **Info: Trial Route has Max Route Layer 15/8.
[11/15 15:50:02   2511s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:5533.9M
[11/15 15:50:02   2511s] All LLGs are deleted
[11/15 15:50:02   2511s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:5533.9M
[11/15 15:50:02   2511s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:5533.9M
[11/15 15:50:02   2511s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:5533.9M
[11/15 15:50:02   2511s] Start to check current routing status for nets...
[11/15 15:50:02   2511s] All nets are already routed correctly.
[11/15 15:50:02   2511s] End to check current routing status for nets (mem=5533.9M)
[11/15 15:50:02   2511s] *** InitOpt #3 [finish] : cpu/real = 0:00:02.2/0:00:01.9 (1.1), totSession cpu/real = 0:41:51.3/0:13:01.8 (3.2), mem = 5533.9M
[11/15 15:50:02   2511s] 
[11/15 15:50:02   2511s] =============================================================================================
[11/15 15:50:02   2511s]  Step TAT Report for InitOpt #3                                                 20.12-s088_1
[11/15 15:50:02   2511s] =============================================================================================
[11/15 15:50:02   2511s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/15 15:50:02   2511s] ---------------------------------------------------------------------------------------------
[11/15 15:50:02   2511s] [ CellServerInit         ]      2   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.9
[11/15 15:50:02   2511s] [ LibAnalyzerInit        ]      1   0:00:01.3  (  67.4 % )     0:00:01.3 /  0:00:01.3    1.0
[11/15 15:50:02   2511s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:50:02   2511s] [ MISC                   ]          0:00:00.6  (  31.0 % )     0:00:00.6 /  0:00:00.8    1.3
[11/15 15:50:02   2511s] ---------------------------------------------------------------------------------------------
[11/15 15:50:02   2511s]  InitOpt #3 TOTAL                   0:00:01.9  ( 100.0 % )     0:00:01.9 /  0:00:02.2    1.1
[11/15 15:50:02   2511s] ---------------------------------------------------------------------------------------------
[11/15 15:50:02   2511s] 
[11/15 15:50:02   2511s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/15 15:50:02   2511s] ### Creating PhyDesignMc. totSessionCpu=0:41:51 mem=5533.9M
[11/15 15:50:02   2511s] OPERPROF: Starting DPlace-Init at level 1, MEM:5533.9M
[11/15 15:50:02   2511s] z: 2, totalTracks: 1
[11/15 15:50:02   2511s] z: 4, totalTracks: 1
[11/15 15:50:02   2511s] z: 6, totalTracks: 1
[11/15 15:50:02   2511s] z: 8, totalTracks: 1
[11/15 15:50:02   2511s] #spOpts: N=65 mergeVia=F 
[11/15 15:50:02   2511s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:5533.9M
[11/15 15:50:02   2511s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:5533.9M
[11/15 15:50:02   2511s] Core basic site is TSMC65ADV10TSITE
[11/15 15:50:02   2511s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:5533.9M
[11/15 15:50:02   2511s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.071, REAL:0.011, MEM:5533.9M
[11/15 15:50:02   2511s] Fast DP-INIT is on for default
[11/15 15:50:02   2511s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/15 15:50:02   2511s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.128, REAL:0.054, MEM:5533.9M
[11/15 15:50:02   2511s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.152, REAL:0.078, MEM:5533.9M
[11/15 15:50:02   2511s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=5533.9MB).
[11/15 15:50:02   2511s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.182, REAL:0.109, MEM:5533.9M
[11/15 15:50:02   2511s] TotalInstCnt at PhyDesignMc Initialization: 29,647
[11/15 15:50:02   2511s] ### Creating PhyDesignMc, finished. totSessionCpu=0:41:52 mem=5533.9M
[11/15 15:50:02   2511s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5533.9M
[11/15 15:50:02   2511s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.101, REAL:0.030, MEM:5533.9M
[11/15 15:50:02   2511s] TotalInstCnt at PhyDesignMc Destruction: 29,647
[11/15 15:50:02   2511s] GigaOpt Hold Optimizer is used
[11/15 15:50:02   2511s] #InfoCS: Num dontuse cells 84, Num usable cells 1283
[11/15 15:50:02   2511s] optDesignOneStep: Power Flow
[11/15 15:50:02   2511s] #InfoCS: Num dontuse cells 84, Num usable cells 1283
[11/15 15:50:02   2511s] *** HoldOpt #1 [begin] : totSession cpu/real = 0:41:51.6/0:13:02.0 (3.2), mem = 5533.9M
[11/15 15:50:02   2511s] End AAE Lib Interpolated Model. (MEM=5533.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 15:50:02   2511s] 
[11/15 15:50:02   2511s] Creating Lib Analyzer ...
[11/15 15:50:02   2511s] Creating Cell Server ...(0, 0, 0, 0)
[11/15 15:50:02   2511s] Summary for sequential cells identification: 
[11/15 15:50:02   2511s]   Identified SBFF number: 148
[11/15 15:50:02   2511s]   Identified MBFF number: 0
[11/15 15:50:02   2511s]   Identified SB Latch number: 0
[11/15 15:50:02   2511s]   Identified MB Latch number: 0
[11/15 15:50:02   2511s]   Not identified SBFF number: 0
[11/15 15:50:02   2511s]   Not identified MBFF number: 0
[11/15 15:50:02   2511s]   Not identified SB Latch number: 0
[11/15 15:50:02   2511s]   Not identified MB Latch number: 0
[11/15 15:50:02   2511s]   Number of sequential cells which are not FFs: 106
[11/15 15:50:02   2511s]  Visiting view : setup_analysis_view
[11/15 15:50:02   2511s]    : PowerDomain = none : Weighted F : unweighted  = 21.30 (1.000) with rcCorner = 0
[11/15 15:50:02   2511s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[11/15 15:50:02   2511s]  Visiting view : hold_analysis_view
[11/15 15:50:02   2511s]    : PowerDomain = none : Weighted F : unweighted  = 8.80 (1.000) with rcCorner = 1
[11/15 15:50:02   2511s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[11/15 15:50:02   2511s]  Setting StdDelay to 21.30
[11/15 15:50:02   2511s] Creating Cell Server, finished. 
[11/15 15:50:02   2511s] 
[11/15 15:50:02   2511s] **Info: Trial Route has Max Route Layer 15/8.
[11/15 15:50:02   2511s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 8 threads.
[11/15 15:50:02   2511s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[11/15 15:50:02   2511s] Total number of usable buffers from Lib Analyzer: 38 ( BUFHX1MA10TH BUFX2MA10TH BUFX2BA10TH BUFX1P4MA10TH BUFX1P4BA10TH BUFX1P2MA10TH BUFHX1P4MA10TH BUFX3MA10TH BUFX3BA10TH BUFX2P5MA10TH BUFX2P5BA10TH BUFHX2MA10TH FRICGX1BA10TH BUFHX2P5MA10TH FRICGX2BA10TH FRICGX1P7BA10TH FRICGX1P4BA10TH BUFX4MA10TH BUFX4BA10TH BUFX3P5MA10TH BUFX3P5BA10TH BUFX5MA10TH BUFHX5MA10TH FRICGX3P5BA10TH BUFHX6MA10TH FRICGX5BA10TH BUFX7P5MA10TH BUFX7P5BA10TH FRICGX6BA10TH BUFX9BA10TH BUFHX7P5MA10TH FRICGX7P5BA10TH BUFX11MA10TH BUFHX9MA10TH BUFHX11MA10TH FRICGX11BA10TH BUFHX13MA10TH BUFHX16MA10TH)
[11/15 15:50:02   2511s] Total number of usable inverters from Lib Analyzer: 40 ( INVX1MA10TH INVX1BA10TH INVX0P8MA10TH INVX0P8BA10TH INVX0P7MA10TH INVX0P7BA10TH INVX0P6MA10TH INVX0P6BA10TH INVX0P5MA10TH INVX0P5BA10TH INVX2MA10TH INVX2BA10TH INVX1P7MA10TH INVX1P7BA10TH INVX1P4MA10TH INVX1P4BA10TH INVX1P2MA10TH INVX1P2BA10TH INVX3MA10TH INVX3BA10TH INVX2P5MA10TH INVX2P5BA10TH INVX4MA10TH INVX4BA10TH INVX3P5MA10TH INVX3P5BA10TH INVX5MA10TH INVX5BA10TH INVX6MA10TH INVX6BA10TH INVX7P5MA10TH INVX7P5BA10TH INVX9MA10TH INVX9BA10TH INVX11MA10TH INVX11BA10TH INVX13MA10TH INVX13BA10TH INVX16MA10TH INVX16BA10TH)
[11/15 15:50:02   2511s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TH DLY4X0P5MA10TH)
[11/15 15:50:02   2511s] 
[11/15 15:50:02   2511s] {RT worst_rc_corner 0 8 7 0}
[11/15 15:50:03   2512s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:41:53 mem=5537.9M
[11/15 15:50:03   2512s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:41:53 mem=5537.9M
[11/15 15:50:03   2512s] Creating Lib Analyzer, finished. 
[11/15 15:50:03   2512s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:41:53 mem=5537.9M ***
[11/15 15:50:03   2512s] Effort level <high> specified for reg2reg path_group
[11/15 15:50:03   2514s] Effort level <high> specified for reg2cgate path_group
[11/15 15:50:04   2517s] Running 'saveTimingGraph -compress -file /tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/opt_timing_graph_pRz7ay/timingGraph.tgz -dir /tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/opt_timing_graph_pRz7ay -prefix timingGraph'
[11/15 15:50:05   2518s] Done saveTimingGraph
[11/15 15:50:05   2520s] Starting delay calculation for Hold views
[11/15 15:50:05   2520s] #################################################################################
[11/15 15:50:05   2520s] # Design Stage: PreRoute
[11/15 15:50:05   2520s] # Design Name: MCU
[11/15 15:50:05   2520s] # Design Mode: 65nm
[11/15 15:50:05   2520s] # Analysis Mode: MMMC OCV 
[11/15 15:50:05   2520s] # Parasitics Mode: No SPEF/RCDB 
[11/15 15:50:05   2520s] # Signoff Settings: SI Off 
[11/15 15:50:05   2520s] #################################################################################
[11/15 15:50:05   2521s] Topological Sorting (REAL = 0:00:00.0, MEM = 5768.9M, InitMEM = 5768.9M)
[11/15 15:50:05   2521s] Calculate late delays in OCV mode...
[11/15 15:50:05   2521s] Calculate early delays in OCV mode...
[11/15 15:50:05   2521s] Start delay calculation (fullDC) (8 T). (MEM=5768.86)
[11/15 15:50:05   2521s] *** Calculating scaling factor for min_library_set libraries using the default operating condition of each library.
[11/15 15:50:06   2521s] End AAE Lib Interpolated Model. (MEM=5788.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 15:50:06   2526s] Total number of fetched objects 32265
[11/15 15:50:07   2527s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[11/15 15:50:07   2527s] End delay calculation. (MEM=5856.9 CPU=0:00:04.8 REAL=0:00:00.0)
[11/15 15:50:07   2527s] End delay calculation (fullDC). (MEM=5856.9 CPU=0:00:05.9 REAL=0:00:01.0)
[11/15 15:50:07   2527s] *** CDM Built up (cpu=0:00:06.1  real=0:00:01.0  mem= 5856.9M) ***
[11/15 15:50:07   2529s] *** Done Building Timing Graph (cpu=0:00:08.7 real=0:00:02.0 totSessionCpu=0:42:10 mem=5856.9M)
[11/15 15:50:08   2531s] 
[11/15 15:50:08   2531s] Active hold views:
[11/15 15:50:08   2531s]  hold_analysis_view
[11/15 15:50:08   2531s]   Dominating endpoints: 0
[11/15 15:50:08   2531s]   Dominating TNS: -0.000
[11/15 15:50:08   2531s] 
[11/15 15:50:08   2531s] Done building cte hold timing graph (fixHold) cpu=0:00:18.4 real=0:00:05.0 totSessionCpu=0:42:11 mem=5887.4M ***
[11/15 15:50:09   2531s] Done building hold timer [63 node(s), 60 edge(s), 1 view(s)] (fixHold) cpu=0:00:19.3 real=0:00:06.0 totSessionCpu=0:42:12 mem=5887.4M ***
[11/15 15:50:09   2532s] Running 'restoreTimingGraph -file /tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/opt_timing_graph_pRz7ay/timingGraph.tgz -dir /tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/opt_timing_graph_pRz7ay -prefix timingGraph'
[11/15 15:50:10   2533s] Done restoreTimingGraph
[11/15 15:50:10   2533s] Done building cte setup timing graph (fixHold) cpu=0:00:20.5 real=0:00:07.0 totSessionCpu=0:42:13 mem=5887.4M ***
[11/15 15:50:10   2534s] *info: category slack lower bound [L 0.0] default
[11/15 15:50:10   2534s] *info: category slack lower bound [H 0.0] reg2cgate 
[11/15 15:50:10   2534s] *info: category slack lower bound [H 0.0] reg2reg 
[11/15 15:50:10   2534s] --------------------------------------------------- 
[11/15 15:50:10   2534s]    Setup Violation Summary with Target Slack (0.000 ns)
[11/15 15:50:10   2534s] --------------------------------------------------- 
[11/15 15:50:10   2534s]          WNS    reg2regWNS
[11/15 15:50:10   2534s]     0.005 ns      0.005 ns
[11/15 15:50:10   2534s] --------------------------------------------------- 
[11/15 15:50:10   2534s] Deleting Cell Server ...
[11/15 15:50:10   2534s] Deleting Lib Analyzer.
[11/15 15:50:10   2534s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/15 15:50:10   2534s] Creating Cell Server ...(0, 0, 0, 0)
[11/15 15:50:10   2534s] Summary for sequential cells identification: 
[11/15 15:50:10   2534s]   Identified SBFF number: 148
[11/15 15:50:10   2534s]   Identified MBFF number: 0
[11/15 15:50:10   2534s]   Identified SB Latch number: 0
[11/15 15:50:10   2534s]   Identified MB Latch number: 0
[11/15 15:50:10   2534s]   Not identified SBFF number: 0
[11/15 15:50:10   2534s]   Not identified MBFF number: 0
[11/15 15:50:10   2534s]   Not identified SB Latch number: 0
[11/15 15:50:10   2534s]   Not identified MB Latch number: 0
[11/15 15:50:10   2534s]   Number of sequential cells which are not FFs: 106
[11/15 15:50:10   2534s]  Visiting view : setup_analysis_view
[11/15 15:50:10   2534s]    : PowerDomain = none : Weighted F : unweighted  = 21.30 (1.000) with rcCorner = 0
[11/15 15:50:10   2534s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[11/15 15:50:10   2534s]  Visiting view : hold_analysis_view
[11/15 15:50:10   2534s]    : PowerDomain = none : Weighted F : unweighted  = 8.80 (1.000) with rcCorner = 1
[11/15 15:50:10   2534s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[11/15 15:50:10   2534s]  Setting StdDelay to 21.30
[11/15 15:50:10   2534s] Creating Cell Server, finished. 
[11/15 15:50:10   2534s] 
[11/15 15:50:10   2534s] Deleting Cell Server ...
[11/15 15:50:10   2534s] 
[11/15 15:50:10   2534s] Creating Lib Analyzer ...
[11/15 15:50:10   2534s] Creating Cell Server ...(0, 0, 0, 0)
[11/15 15:50:10   2534s] Summary for sequential cells identification: 
[11/15 15:50:10   2534s]   Identified SBFF number: 148
[11/15 15:50:10   2534s]   Identified MBFF number: 0
[11/15 15:50:10   2534s]   Identified SB Latch number: 0
[11/15 15:50:10   2534s]   Identified MB Latch number: 0
[11/15 15:50:10   2534s]   Not identified SBFF number: 0
[11/15 15:50:10   2534s]   Not identified MBFF number: 0
[11/15 15:50:10   2534s]   Not identified SB Latch number: 0
[11/15 15:50:10   2534s]   Not identified MB Latch number: 0
[11/15 15:50:10   2534s]   Number of sequential cells which are not FFs: 106
[11/15 15:50:10   2534s]  Visiting view : setup_analysis_view
[11/15 15:50:10   2534s]    : PowerDomain = none : Weighted F : unweighted  = 21.30 (1.000) with rcCorner = 0
[11/15 15:50:10   2534s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[11/15 15:50:10   2534s]  Visiting view : hold_analysis_view
[11/15 15:50:10   2534s]    : PowerDomain = none : Weighted F : unweighted  = 8.80 (1.000) with rcCorner = 1
[11/15 15:50:10   2534s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[11/15 15:50:10   2534s]  Setting StdDelay to 21.30
[11/15 15:50:10   2534s] Creating Cell Server, finished. 
[11/15 15:50:10   2534s] 
[11/15 15:50:10   2534s] **Info: Trial Route has Max Route Layer 15/8.
[11/15 15:50:10   2534s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 8 threads.
[11/15 15:50:10   2534s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[11/15 15:50:10   2534s] Total number of usable buffers from Lib Analyzer: 38 ( BUFHX1MA10TH BUFX2MA10TH BUFX2BA10TH BUFX1P4MA10TH BUFX1P4BA10TH BUFX1P2MA10TH BUFHX1P4MA10TH BUFX3MA10TH BUFX3BA10TH BUFX2P5MA10TH BUFX2P5BA10TH BUFHX2MA10TH FRICGX1BA10TH BUFHX2P5MA10TH FRICGX2BA10TH FRICGX1P7BA10TH FRICGX1P4BA10TH BUFX4MA10TH BUFX4BA10TH BUFX3P5MA10TH BUFX3P5BA10TH BUFX5MA10TH BUFHX5MA10TH FRICGX3P5BA10TH BUFHX6MA10TH FRICGX5BA10TH BUFX7P5MA10TH BUFX7P5BA10TH FRICGX6BA10TH BUFX9BA10TH BUFHX7P5MA10TH FRICGX7P5BA10TH BUFX11MA10TH BUFHX9MA10TH BUFHX11MA10TH FRICGX11BA10TH BUFHX13MA10TH BUFHX16MA10TH)
[11/15 15:50:10   2534s] Total number of usable inverters from Lib Analyzer: 40 ( INVX1MA10TH INVX1BA10TH INVX0P8MA10TH INVX0P8BA10TH INVX0P7MA10TH INVX0P7BA10TH INVX0P6MA10TH INVX0P6BA10TH INVX0P5MA10TH INVX0P5BA10TH INVX2MA10TH INVX2BA10TH INVX1P7MA10TH INVX1P7BA10TH INVX1P4MA10TH INVX1P4BA10TH INVX1P2MA10TH INVX1P2BA10TH INVX3MA10TH INVX3BA10TH INVX2P5MA10TH INVX2P5BA10TH INVX4MA10TH INVX4BA10TH INVX3P5MA10TH INVX3P5BA10TH INVX5MA10TH INVX5BA10TH INVX6MA10TH INVX6BA10TH INVX7P5MA10TH INVX7P5BA10TH INVX9MA10TH INVX9BA10TH INVX11MA10TH INVX11BA10TH INVX13MA10TH INVX13BA10TH INVX16MA10TH INVX16BA10TH)
[11/15 15:50:10   2534s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TH DLY4X0P5MA10TH)
[11/15 15:50:10   2534s] 
[11/15 15:50:11   2534s] {RT worst_rc_corner 0 8 7 0}
[11/15 15:50:11   2535s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:42:16 mem=5888.9M
[11/15 15:50:11   2535s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:42:16 mem=5888.9M
[11/15 15:50:11   2535s] Creating Lib Analyzer, finished. 
[11/15 15:50:11   2535s] 
[11/15 15:50:11   2535s] *Info: minBufDelay = 53.2 ps, libStdDelay = 21.3 ps, minBufSize = 6400000 (4.0)
[11/15 15:50:11   2535s] *Info: worst delay setup view: setup_analysis_view
[11/15 15:50:11   2535s] Footprint list for hold buffering (delay unit: ps)
[11/15 15:50:11   2535s] =================================================================
[11/15 15:50:11   2535s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[11/15 15:50:11   2535s] ------------------------------------------------------------------
[11/15 15:50:11   2535s] *Info:       25.7       2.76    4.0  38.74 BUFHX1MA10TH (A,Y)
[11/15 15:50:11   2535s] *Info:       23.2       2.54    6.0  18.42 BUFX2MA10TH (A,Y)
[11/15 15:50:11   2535s] *Info:       24.4       2.79    6.0  21.70 BUFX2BA10TH (A,Y)
[11/15 15:50:11   2535s] *Info:       23.9       2.72    6.0  26.08 BUFHX1P4MA10TH (A,Y)
[11/15 15:50:11   2535s] *Info:       24.2       2.81    6.0  26.48 BUFX1P4MA10TH (A,Y)
[11/15 15:50:11   2535s] *Info:       26.7       2.91    6.0  30.82 BUFX1P4BA10TH (A,Y)
[11/15 15:50:11   2535s] *Info:       25.1       2.87    6.0  30.96 BUFX1P2MA10TH (A,Y)
[11/15 15:50:11   2535s] *Info:       56.2       3.19    6.0  78.95 DLY2X0P5MA10TH (A,Y)
[11/15 15:50:11   2535s] *Info:       22.3       2.65    7.0  12.21 BUFX3MA10TH (A,Y)
[11/15 15:50:11   2535s] *Info:       25.1       2.59    7.0  14.42 BUFX3BA10TH (A,Y)
[11/15 15:50:11   2535s] *Info:       23.7       2.56    7.0  14.66 BUFX2P5MA10TH (A,Y)
[11/15 15:50:11   2535s] *Info:       24.8       2.74    7.0  17.35 BUFX2P5BA10TH (A,Y)
[11/15 15:50:11   2535s] *Info:       21.9       2.74    7.0  18.20 BUFHX2MA10TH (A,Y)
[11/15 15:50:11   2535s] *Info:       22.7       2.57    8.0  14.49 BUFHX2P5MA10TH (A,Y)
[11/15 15:50:11   2535s] *Info:       32.5       2.72    8.0  44.78 FRICGX1BA10TH (CK,ECK)
[11/15 15:50:11   2535s] *Info:       21.5       2.68   10.0   9.04 BUFX4MA10TH (A,Y)
[11/15 15:50:11   2535s] *Info:       22.4       2.60   10.0  10.29 BUFX3P5MA10TH (A,Y)
[11/15 15:50:11   2535s] *Info:       23.6       2.65   10.0  10.66 BUFX4BA10TH (A,Y)
[11/15 15:50:11   2535s] *Info:       23.0       2.79   10.0  12.22 BUFX3P5BA10TH (A,Y)
[11/15 15:50:11   2535s] *Info:       30.1       2.77   10.0  21.65 FRICGX2BA10TH (CK,ECK)
[11/15 15:50:11   2535s] *Info:       28.9       2.81   10.0  25.64 FRICGX1P7BA10TH (CK,ECK)
[11/15 15:50:11   2535s] *Info:       30.2       2.88   10.0  30.62 FRICGX1P4BA10TH (CK,ECK)
[11/15 15:50:11   2535s] *Info:       21.7       2.57   11.0   7.21 BUFX5MA10TH (A,Y)
[11/15 15:50:11   2535s] *Info:      116.9       3.34   11.0  78.29 DLY4X0P5MA10TH (A,Y)
[11/15 15:50:11   2535s] *Info:       21.5       2.55   12.0   7.13 BUFHX5MA10TH (A,Y)
[11/15 15:50:11   2535s] *Info:       21.2       2.56   15.0   5.90 BUFHX6MA10TH (A,Y)
[11/15 15:50:11   2535s] *Info:       28.9       2.66   15.0  12.18 FRICGX3P5BA10TH (CK,ECK)
[11/15 15:50:11   2535s] *Info:       22.1       2.57   16.0   4.73 BUFX7P5MA10TH (A,Y)
[11/15 15:50:11   2535s] *Info:       24.1       2.63   16.0   5.60 BUFX7P5BA10TH (A,Y)
[11/15 15:50:11   2535s] *Info:       28.3       2.61   16.0   8.45 FRICGX5BA10TH (CK,ECK)
[11/15 15:50:11   2535s] *Info:       23.8       2.56   17.0   4.68 BUFX9BA10TH (A,Y)
[11/15 15:50:11   2535s] *Info:       28.1       2.58   17.0   7.05 FRICGX6BA10TH (CK,ECK)
[11/15 15:50:11   2535s] *Info:       21.6       2.52   19.0   4.68 BUFHX7P5MA10TH (A,Y)
[11/15 15:50:11   2535s] *Info:       27.5       2.64   20.0   5.58 FRICGX7P5BA10TH (CK,ECK)
[11/15 15:50:11   2535s] *Info:       21.5       2.58   21.0   3.23 BUFX11MA10TH (A,Y)
[11/15 15:50:11   2535s] *Info:       21.7       2.51   21.0   3.93 BUFHX9MA10TH (A,Y)
[11/15 15:50:11   2535s] *Info:       21.5       2.53   25.0   3.20 BUFHX11MA10TH (A,Y)
[11/15 15:50:11   2535s] *Info:       27.6       2.59   26.0   3.78 FRICGX11BA10TH (CK,ECK)
[11/15 15:50:11   2535s] *Info:       21.2       2.52   29.0   2.70 BUFHX13MA10TH (A,Y)
[11/15 15:50:11   2535s] *Info:       21.2       2.51   36.0   2.21 BUFHX16MA10TH (A,Y)
[11/15 15:50:11   2535s] =================================================================
[11/15 15:50:11   2535s] Deleting Cell Server ...
[11/15 15:50:11   2535s] Deleting Lib Analyzer.
[11/15 15:50:11   2535s] 
[11/15 15:50:11   2535s] Creating Lib Analyzer ...
[11/15 15:50:11   2535s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/15 15:50:11   2535s] Creating Cell Server ...(0, 0, 0, 0)
[11/15 15:50:11   2535s] Summary for sequential cells identification: 
[11/15 15:50:11   2535s]   Identified SBFF number: 148
[11/15 15:50:11   2535s]   Identified MBFF number: 0
[11/15 15:50:11   2535s]   Identified SB Latch number: 0
[11/15 15:50:11   2535s]   Identified MB Latch number: 0
[11/15 15:50:11   2535s]   Not identified SBFF number: 0
[11/15 15:50:11   2535s]   Not identified MBFF number: 0
[11/15 15:50:11   2535s]   Not identified SB Latch number: 0
[11/15 15:50:11   2535s]   Not identified MB Latch number: 0
[11/15 15:50:11   2535s]   Number of sequential cells which are not FFs: 106
[11/15 15:50:11   2535s]  Visiting view : setup_analysis_view
[11/15 15:50:11   2535s]    : PowerDomain = none : Weighted F : unweighted  = 21.30 (1.000) with rcCorner = 0
[11/15 15:50:11   2535s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[11/15 15:50:11   2535s]  Visiting view : hold_analysis_view
[11/15 15:50:11   2535s]    : PowerDomain = none : Weighted F : unweighted  = 8.80 (1.000) with rcCorner = 1
[11/15 15:50:11   2535s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[11/15 15:50:11   2535s]  Setting StdDelay to 21.30
[11/15 15:50:11   2535s] Creating Cell Server, finished. 
[11/15 15:50:11   2535s] 
[11/15 15:50:11   2535s] **Info: Trial Route has Max Route Layer 15/8.
[11/15 15:50:11   2535s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 8 threads.
[11/15 15:50:11   2535s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[11/15 15:50:11   2535s] Total number of usable buffers from Lib Analyzer: 74 ( BUFX1MA10TH BUFX1BA10TH BUFX0P8MA10TH BUFX0P8BA10TH BUFX0P7MA10TH BUFX0P7BA10TH BUFHX1MA10TH BUFHX0P8MA10TH BUFHX0P7MA10TH BUFX2MA10TH BUFX2BA10TH BUFX1P7MA10TH BUFX1P7BA10TH BUFX1P4MA10TH BUFX1P4BA10TH BUFX1P2MA10TH BUFX1P2BA10TH BUFHX1P7MA10TH BUFHX1P4MA10TH BUFHX1P2MA10TH BUFX3MA10TH BUFX3BA10TH BUFX2P5MA10TH BUFX2P5BA10TH BUFHX2MA10TH FRICGX1BA10TH FRICGX0P8BA10TH FRICGX0P7BA10TH FRICGX0P6BA10TH FRICGX0P5BA10TH BUFHX3MA10TH BUFHX2P5MA10TH FRICGX2BA10TH FRICGX1P7BA10TH FRICGX1P4BA10TH FRICGX1P2BA10TH BUFX4MA10TH BUFX4BA10TH BUFX3P5MA10TH BUFX3P5BA10TH FRICGX3BA10TH FRICGX2P5BA10TH BUFX5MA10TH BUFX5BA10TH BUFHX4MA10TH BUFHX3P5MA10TH BUFX6MA10TH BUFX6BA10TH BUFHX5MA10TH FRICGX4BA10TH FRICGX3P5BA10TH BUFHX6MA10TH FRICGX5BA10TH BUFX7P5MA10TH BUFX7P5BA10TH FRICGX6BA10TH BUFX9MA10TH BUFX9BA10TH BUFHX7P5MA10TH FRICGX7P5BA10TH BUFX11MA10TH BUFX11BA10TH BUFHX9MA10TH FRICGX9BA10TH BUFX13MA10TH BUFX13BA10TH BUFHX11MA10TH FRICGX11BA10TH FRICGX13BA10TH BUFX16MA10TH BUFX16BA10TH BUFHX13MA10TH FRICGX16BA10TH BUFHX16MA10TH)
[11/15 15:50:11   2535s] Total number of usable inverters from Lib Analyzer: 40 ( INVX1MA10TH INVX1BA10TH INVX0P8MA10TH INVX0P8BA10TH INVX0P7MA10TH INVX0P7BA10TH INVX0P6MA10TH INVX0P6BA10TH INVX0P5MA10TH INVX0P5BA10TH INVX2MA10TH INVX2BA10TH INVX1P7MA10TH INVX1P7BA10TH INVX1P4MA10TH INVX1P4BA10TH INVX1P2MA10TH INVX1P2BA10TH INVX3MA10TH INVX3BA10TH INVX2P5MA10TH INVX2P5BA10TH INVX4MA10TH INVX4BA10TH INVX3P5MA10TH INVX3P5BA10TH INVX5MA10TH INVX5BA10TH INVX6MA10TH INVX6BA10TH INVX7P5MA10TH INVX7P5BA10TH INVX9MA10TH INVX9BA10TH INVX11MA10TH INVX11BA10TH INVX13MA10TH INVX13BA10TH INVX16MA10TH INVX16BA10TH)
[11/15 15:50:11   2535s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TH DLY4X0P5MA10TH)
[11/15 15:50:11   2535s] 
[11/15 15:50:11   2535s] {RT worst_rc_corner 0 8 7 0}
[11/15 15:50:13   2537s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:42:17 mem=5888.9M
[11/15 15:50:13   2537s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:42:17 mem=5888.9M
[11/15 15:50:13   2537s] Creating Lib Analyzer, finished. 
[11/15 15:50:13   2537s] Hold Timer stdDelay = 21.3ps
[11/15 15:50:13   2537s]  Visiting view : hold_analysis_view
[11/15 15:50:13   2537s]    : PowerDomain = none : Weighted F : unweighted  = 8.80 (1.000) with rcCorner = 1
[11/15 15:50:13   2537s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[11/15 15:50:13   2537s] OPERPROF: Starting spInitSiteArr at level 1, MEM:5888.9M
[11/15 15:50:13   2537s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.053, REAL:0.053, MEM:5888.9M
[11/15 15:50:13   2537s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 setup_analysis_view
Hold views included:
 hold_analysis_view

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.005  |  0.032  |  0.005  | 12.886  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  6054   |  5606   |   353   |   123   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -13.888 |  0.047  | -13.888 |  0.119  |
|           TNS (ns):| -13.888 |  0.000  | -13.888 |  0.000  |
|    Violating Paths:|    1    |    0    |    1    |    0    |
|          All Paths:|  6054   |  5606   |   353   |   123   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     32 (32)      |   -0.163   |     32 (32)      |
|   max_tran     |     32 (96)      |   -1.227   |     32 (128)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 44.179%
Routing Overflow: 0.34% H and 0.01% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:30, real = 0:00:13, mem = 4220.4M, totSessionCpu=0:42:18 **
[11/15 15:50:13   2537s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.89100.23
[11/15 15:50:13   2537s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:50:13   2537s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:50:13   2537s] (I,S,L,T): setup_analysis_view: NA, NA, 0.363347, 0.363347
[11/15 15:50:13   2537s] (I,S,L) ClockInsts: setup_analysis_view: NA, NA, 0.00968107
[11/15 15:50:13   2538s] ### Creating LA Mngr. totSessionCpu=0:42:18 mem=5662.4M
[11/15 15:50:13   2538s] ### Creating LA Mngr, finished. totSessionCpu=0:42:18 mem=5662.4M
[11/15 15:50:13   2538s] GigaOpt Hold fixing search radius: 40 5 125 (stdCellHgt 4000 dbu)
[11/15 15:50:13   2538s] *info: Run optDesign holdfix with 8 threads.
[11/15 15:50:13   2538s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[11/15 15:50:13   2538s] Info: 569 nets with fixed/cover wires excluded.
[11/15 15:50:13   2538s] Info: 547 clock nets excluded from IPO operation.
[11/15 15:50:13   2538s] --------------------------------------------------- 
[11/15 15:50:13   2538s]    Hold Timing Summary  - Initial 
[11/15 15:50:13   2538s] --------------------------------------------------- 
[11/15 15:50:13   2538s]  Target slack:       0.0000 ns
[11/15 15:50:13   2538s]  View: hold_analysis_view 
[11/15 15:50:13   2538s]    WNS:     -13.8875
[11/15 15:50:13   2538s]    TNS:     -13.8875
[11/15 15:50:13   2538s]    VP :            1
[11/15 15:50:13   2538s]    Worst hold path end point: saradc0/g2837/B 
[11/15 15:50:13   2538s] --------------------------------------------------- 
[11/15 15:50:14   2538s] Info: Done creating the CCOpt slew target map.
[11/15 15:50:14   2538s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/15 15:50:14   2538s] ### Creating PhyDesignMc. totSessionCpu=0:42:18 mem=5839.8M
[11/15 15:50:14   2538s] OPERPROF: Starting DPlace-Init at level 1, MEM:5839.8M
[11/15 15:50:14   2538s] z: 2, totalTracks: 1
[11/15 15:50:14   2538s] z: 4, totalTracks: 1
[11/15 15:50:14   2538s] z: 6, totalTracks: 1
[11/15 15:50:14   2538s] z: 8, totalTracks: 1
[11/15 15:50:14   2538s] #spOpts: N=65 mergeVia=F 
[11/15 15:50:14   2538s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:5839.8M
[11/15 15:50:14   2538s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.051, REAL:0.051, MEM:5839.8M
[11/15 15:50:14   2538s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=5839.8MB).
[11/15 15:50:14   2538s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.083, REAL:0.083, MEM:5839.8M
[11/15 15:50:14   2538s] TotalInstCnt at PhyDesignMc Initialization: 29,647
[11/15 15:50:14   2538s] ### Creating PhyDesignMc, finished. totSessionCpu=0:42:19 mem=5871.8M
[11/15 15:50:14   2538s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:5871.8M
[11/15 15:50:14   2538s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:5871.8M
[11/15 15:50:14   2538s] 
[11/15 15:50:14   2538s] *** Starting Core Fixing (fixHold) cpu=0:00:26.0 real=0:00:11.0 totSessionCpu=0:42:19 mem=5871.8M density=44.179% ***
[11/15 15:50:14   2538s] Optimizer Target Slack 0.000 StdDelay is 0.02130  
[11/15 15:50:14   2538s] ### Creating RouteCongInterface, started
[11/15 15:50:14   2538s] 
[11/15 15:50:14   2538s] #optDebug:  {2, 1.000, 0.8500} {3, 0.840, 0.8500} {4, 0.680, 0.8500} {5, 0.520, 0.8500} {6, 0.360, 0.8333} {7, 0.040, 0.4408} {8, 0.040, 0.4408} 
[11/15 15:50:14   2538s] 
[11/15 15:50:14   2538s] #optDebug: {0, 0.900}
[11/15 15:50:14   2538s] ### Creating RouteCongInterface, finished

------------------------------------------------------------------
     Phase Initial Timing Summary
------------------------------------------------------------------

Setup views included:
 setup_analysis_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.005  |  0.032  |  0.005  | 12.886  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  6054   |  5606   |   353   |   123   |
+--------------------+---------+---------+---------+---------+

Density: 44.179%
Routing Overflow: 0.34% H and 0.01% V
------------------------------------------------------------------
[11/15 15:50:14   2539s] *info: Hold Batch Commit is enabled
[11/15 15:50:14   2539s] *info: Levelized Batch Commit is enabled
[11/15 15:50:14   2539s] 
[11/15 15:50:14   2539s] Phase I ......
[11/15 15:50:14   2539s] Executing transform: ECO Safe Resize
[11/15 15:50:14   2539s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[11/15 15:50:14   2539s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[11/15 15:50:14   2539s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[11/15 15:50:14   2539s] Worst hold path end point:
[11/15 15:50:14   2539s]   saradc0/g2837/B
[11/15 15:50:14   2539s]     net: saradc0/n_163 (nrTerm=2)
[11/15 15:50:14   2539s] |   0| -13.888|   -13.89|       1|          0|       0(     0)|   44.18%|   0:00:00.0|  5881.8M|
[11/15 15:50:14   2539s] Worst hold path end point:
[11/15 15:50:14   2539s]   saradc0/g2837/B
[11/15 15:50:14   2539s]     net: saradc0/n_163 (nrTerm=2)
[11/15 15:50:14   2539s] |   1| -13.888|   -13.89|       1|          0|       0(     0)|   44.18%|   0:00:00.0|  5996.3M|
[11/15 15:50:14   2539s] 
[11/15 15:50:14   2539s] Capturing REF for hold ...
[11/15 15:50:14   2539s]    Hold Timing Snapshot: (REF)
[11/15 15:50:14   2539s]              All PG WNS: -13.888
[11/15 15:50:14   2539s]              All PG TNS: -13.888
[11/15 15:50:14   2539s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[11/15 15:50:14   2539s] Executing transform: AddBuffer + LegalResize
[11/15 15:50:14   2539s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[11/15 15:50:14   2539s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[11/15 15:50:14   2539s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[11/15 15:50:14   2539s] Worst hold path end point:
[11/15 15:50:14   2539s]   saradc0/g2837/B
[11/15 15:50:14   2539s]     net: saradc0/n_163 (nrTerm=2)
[11/15 15:50:14   2539s] |   0| -13.888|   -13.89|       1|          0|       0(     0)|   44.18%|   0:00:00.0|  5996.3M|
[11/15 15:50:14   2539s] Worst hold path end point:
[11/15 15:50:14   2539s]   saradc0/g2837/B
[11/15 15:50:14   2539s]     net: saradc0/FE_PHN8069_n_163 (nrTerm=2)
[11/15 15:50:14   2539s] |   1| -13.744|   -13.74|       1|          1|       0(     0)|   44.18%|   0:00:00.0|  6129.8M|
[11/15 15:50:14   2539s] Worst hold path end point:
[11/15 15:50:14   2539s]   saradc0/g2837/B
[11/15 15:50:14   2539s]     net: saradc0/FE_PHN8069_n_163 (nrTerm=2)
[11/15 15:50:14   2539s] |   2| -13.602|   -13.60|       1|          1|       0(     0)|   44.18%|   0:00:00.0|  6129.8M|
[11/15 15:50:14   2539s] Worst hold path end point:
[11/15 15:50:14   2539s]   saradc0/g2837/B
[11/15 15:50:14   2539s]     net: saradc0/FE_PHN8069_n_163 (nrTerm=2)
[11/15 15:50:14   2539s] |   3| -13.487|   -13.49|       1|          1|       0(     0)|   44.18%|   0:00:00.0|  6149.9M|
[11/15 15:50:14   2539s] Worst hold path end point:
[11/15 15:50:14   2539s]   saradc0/g2837/B
[11/15 15:50:14   2539s]     net: saradc0/FE_PHN8069_n_163 (nrTerm=2)
[11/15 15:50:14   2539s] |   4| -13.372|   -13.37|       1|          1|       0(     0)|   44.18%|   0:00:00.0|  6155.4M|
[11/15 15:50:14   2539s] Worst hold path end point:
[11/15 15:50:14   2539s]   saradc0/g2837/B
[11/15 15:50:14   2539s]     net: saradc0/FE_PHN8069_n_163 (nrTerm=2)
[11/15 15:50:14   2539s] |   5| -13.258|   -13.26|       1|          1|       0(     0)|   44.19%|   0:00:00.0|  6156.9M|
[11/15 15:50:14   2539s] Worst hold path end point:
[11/15 15:50:14   2539s]   saradc0/g2837/B
[11/15 15:50:14   2539s]     net: saradc0/FE_PHN8069_n_163 (nrTerm=2)
[11/15 15:50:14   2539s] |   6| -13.141|   -13.14|       1|          1|       0(     0)|   44.19%|   0:00:00.0|  6162.0M|
[11/15 15:50:14   2539s] Worst hold path end point:
[11/15 15:50:14   2539s]   saradc0/g2837/B
[11/15 15:50:14   2539s]     net: saradc0/FE_PHN8069_n_163 (nrTerm=2)
[11/15 15:50:14   2539s] |   7| -13.028|   -13.03|       1|          1|       0(     0)|   44.19%|   0:00:00.0|  6164.0M|
[11/15 15:50:14   2539s] Worst hold path end point:
[11/15 15:50:14   2539s]   saradc0/g2837/B
[11/15 15:50:14   2539s]     net: saradc0/FE_PHN8069_n_163 (nrTerm=2)
[11/15 15:50:14   2539s] |   8| -12.923|   -12.92|       1|          1|       0(     0)|   44.19%|   0:00:00.0|  6165.5M|
[11/15 15:50:14   2539s] Worst hold path end point:
[11/15 15:50:14   2539s]   saradc0/g2837/B
[11/15 15:50:14   2539s]     net: saradc0/FE_PHN8069_n_163 (nrTerm=2)
[11/15 15:50:14   2539s] |   9| -12.811|   -12.81|       1|          1|       0(     0)|   44.19%|   0:00:00.0|  6165.5M|
[11/15 15:50:14   2539s] Worst hold path end point:
[11/15 15:50:14   2539s]   saradc0/g2837/B
[11/15 15:50:14   2539s]     net: saradc0/FE_PHN8069_n_163 (nrTerm=2)
[11/15 15:50:14   2539s] |  10| -12.705|   -12.71|       1|          1|       0(     0)|   44.19%|   0:00:00.0|  6165.5M|
[11/15 15:50:14   2539s] Worst hold path end point:
[11/15 15:50:14   2539s]   saradc0/g2837/B
[11/15 15:50:14   2539s]     net: saradc0/FE_PHN8069_n_163 (nrTerm=2)
[11/15 15:50:14   2539s] |  11| -12.596|   -12.60|       1|          1|       0(     0)|   44.20%|   0:00:00.0|  6165.5M|
[11/15 15:50:14   2539s] Worst hold path end point:
[11/15 15:50:14   2539s]   saradc0/g2837/B
[11/15 15:50:14   2539s]     net: saradc0/FE_PHN8069_n_163 (nrTerm=2)
[11/15 15:50:14   2539s] |  12| -12.489|   -12.49|       1|          1|       0(     0)|   44.20%|   0:00:00.0|  6165.5M|
[11/15 15:50:14   2539s] Worst hold path end point:
[11/15 15:50:14   2539s]   saradc0/g2837/B
[11/15 15:50:14   2539s]     net: saradc0/FE_PHN8069_n_163 (nrTerm=2)
[11/15 15:50:14   2539s] |  13| -12.379|   -12.38|       1|          1|       0(     0)|   44.20%|   0:00:00.0|  6165.5M|
[11/15 15:50:14   2539s] Worst hold path end point:
[11/15 15:50:14   2539s]   saradc0/g2837/B
[11/15 15:50:14   2539s]     net: saradc0/FE_PHN8069_n_163 (nrTerm=2)
[11/15 15:50:14   2539s] |  14| -12.270|   -12.27|       1|          1|       0(     0)|   44.20%|   0:00:00.0|  6165.5M|
[11/15 15:50:14   2539s] Worst hold path end point:
[11/15 15:50:14   2539s]   saradc0/g2837/B
[11/15 15:50:14   2539s]     net: saradc0/FE_PHN8069_n_163 (nrTerm=2)
[11/15 15:50:14   2539s] |  15| -12.162|   -12.16|       1|          1|       0(     0)|   44.20%|   0:00:00.0|  6165.5M|
[11/15 15:50:14   2539s] Worst hold path end point:
[11/15 15:50:14   2539s]   saradc0/g2837/B
[11/15 15:50:14   2539s]     net: saradc0/FE_PHN8069_n_163 (nrTerm=2)
[11/15 15:50:14   2539s] |  16| -12.049|   -12.05|       1|          1|       0(     0)|   44.20%|   0:00:00.0|  6165.5M|
[11/15 15:50:14   2539s] Worst hold path end point:
[11/15 15:50:14   2539s]   saradc0/g2837/B
[11/15 15:50:14   2539s]     net: saradc0/FE_PHN8069_n_163 (nrTerm=2)
[11/15 15:50:14   2539s] |  17| -11.945|   -11.95|       1|          1|       0(     0)|   44.20%|   0:00:00.0|  6165.5M|
[11/15 15:50:14   2539s] Worst hold path end point:
[11/15 15:50:14   2539s]   saradc0/g2837/B
[11/15 15:50:14   2539s]     net: saradc0/FE_PHN8069_n_163 (nrTerm=2)
[11/15 15:50:14   2539s] |  18| -11.841|   -11.84|       1|          1|       0(     0)|   44.21%|   0:00:00.0|  6165.5M|
[11/15 15:50:14   2539s] Worst hold path end point:
[11/15 15:50:14   2539s]   saradc0/g2837/B
[11/15 15:50:14   2539s]     net: saradc0/FE_PHN8069_n_163 (nrTerm=2)
[11/15 15:50:14   2539s] |  19| -11.731|   -11.73|       1|          1|       0(     0)|   44.21%|   0:00:00.0|  6165.5M|
[11/15 15:50:14   2539s] Worst hold path end point:
[11/15 15:50:14   2539s]   saradc0/g2837/B
[11/15 15:50:14   2539s]     net: saradc0/FE_PHN8069_n_163 (nrTerm=2)
[11/15 15:50:14   2539s] |  20| -11.619|   -11.62|       1|          1|       0(     0)|   44.21%|   0:00:00.0|  6165.5M|
[11/15 15:50:14   2539s] Worst hold path end point:
[11/15 15:50:14   2539s]   saradc0/g2837/B
[11/15 15:50:14   2539s]     net: saradc0/FE_PHN8069_n_163 (nrTerm=2)
[11/15 15:50:14   2539s] |  21| -11.515|   -11.52|       1|          1|       0(     0)|   44.21%|   0:00:00.0|  6165.5M|
[11/15 15:50:14   2539s] Worst hold path end point:
[11/15 15:50:14   2539s]   saradc0/g2837/B
[11/15 15:50:14   2539s]     net: saradc0/FE_PHN8069_n_163 (nrTerm=2)
[11/15 15:50:14   2539s] |  22| -11.404|   -11.40|       1|          1|       0(     0)|   44.21%|   0:00:00.0|  6165.5M|
[11/15 15:50:14   2539s] Worst hold path end point:
[11/15 15:50:14   2539s]   saradc0/g2837/B
[11/15 15:50:14   2539s]     net: saradc0/FE_PHN8069_n_163 (nrTerm=2)
[11/15 15:50:14   2539s] |  23| -11.300|   -11.30|       1|          1|       0(     0)|   44.21%|   0:00:00.0|  6165.5M|
[11/15 15:50:14   2539s] Worst hold path end point:
[11/15 15:50:14   2539s]   saradc0/g2837/B
[11/15 15:50:14   2539s]     net: saradc0/FE_PHN8069_n_163 (nrTerm=2)
[11/15 15:50:14   2539s] |  24| -11.189|   -11.19|       1|          1|       0(     0)|   44.21%|   0:00:00.0|  6165.5M|
[11/15 15:50:14   2539s] Worst hold path end point:
[11/15 15:50:14   2539s]   saradc0/g2837/B
[11/15 15:50:14   2539s]     net: saradc0/FE_PHN8069_n_163 (nrTerm=2)
[11/15 15:50:14   2539s] |  25| -11.080|   -11.08|       1|          1|       0(     0)|   44.22%|   0:00:00.0|  6165.5M|
[11/15 15:50:14   2539s] Worst hold path end point:
[11/15 15:50:14   2539s]   saradc0/g2837/B
[11/15 15:50:14   2539s]     net: saradc0/FE_PHN8069_n_163 (nrTerm=2)
[11/15 15:50:14   2539s] |  26| -10.963|   -10.96|       1|          1|       0(     0)|   44.22%|   0:00:00.0|  6165.5M|
[11/15 15:50:14   2539s] Worst hold path end point:
[11/15 15:50:14   2539s]   saradc0/g2837/B
[11/15 15:50:14   2539s]     net: saradc0/FE_PHN8069_n_163 (nrTerm=2)
[11/15 15:50:14   2539s] |  27| -10.849|   -10.85|       1|          1|       0(     0)|   44.22%|   0:00:00.0|  6165.5M|
[11/15 15:50:14   2539s] Worst hold path end point:
[11/15 15:50:14   2539s]   saradc0/g2837/B
[11/15 15:50:14   2539s]     net: saradc0/FE_PHN8069_n_163 (nrTerm=2)
[11/15 15:50:14   2539s] |  28| -10.742|   -10.74|       1|          1|       0(     0)|   44.22%|   0:00:00.0|  6165.5M|
[11/15 15:50:14   2540s] Worst hold path end point:
[11/15 15:50:14   2540s]   saradc0/g2837/B
[11/15 15:50:14   2540s]     net: saradc0/FE_PHN8069_n_163 (nrTerm=2)
[11/15 15:50:14   2540s] |  29| -10.628|   -10.63|       1|          1|       0(     0)|   44.22%|   0:00:00.0|  6165.5M|
[11/15 15:50:14   2540s] Worst hold path end point:
[11/15 15:50:14   2540s]   saradc0/g2837/B
[11/15 15:50:14   2540s]     net: saradc0/FE_PHN8069_n_163 (nrTerm=2)
[11/15 15:50:14   2540s] |  30| -10.521|   -10.52|       1|          1|       0(     0)|   44.22%|   0:00:00.0|  6165.5M|
[11/15 15:50:14   2540s] Worst hold path end point:
[11/15 15:50:14   2540s]   saradc0/g2837/B
[11/15 15:50:14   2540s]     net: saradc0/FE_PHN8069_n_163 (nrTerm=2)
[11/15 15:50:14   2540s] |  31| -10.403|   -10.40|       1|          1|       0(     0)|   44.23%|   0:00:00.0|  6165.5M|
[11/15 15:50:14   2540s] Worst hold path end point:
[11/15 15:50:14   2540s]   saradc0/g2837/B
[11/15 15:50:14   2540s]     net: saradc0/FE_PHN8069_n_163 (nrTerm=2)
[11/15 15:50:14   2540s] |  32| -10.292|   -10.29|       1|          1|       0(     0)|   44.23%|   0:00:00.0|  6165.5M|
[11/15 15:50:14   2540s] Worst hold path end point:
[11/15 15:50:14   2540s]   saradc0/g2837/B
[11/15 15:50:14   2540s]     net: saradc0/FE_PHN8069_n_163 (nrTerm=2)
[11/15 15:50:14   2540s] |  33| -10.187|   -10.19|       1|          1|       0(     0)|   44.23%|   0:00:00.0|  6165.5M|
[11/15 15:50:14   2540s] Worst hold path end point:
[11/15 15:50:14   2540s]   saradc0/g2837/B
[11/15 15:50:14   2540s]     net: saradc0/FE_PHN8069_n_163 (nrTerm=2)
[11/15 15:50:14   2540s] |  34| -10.078|   -10.08|       1|          1|       0(     0)|   44.23%|   0:00:00.0|  6165.5M|
[11/15 15:50:15   2540s] Worst hold path end point:
[11/15 15:50:15   2540s]   saradc0/g2837/B
[11/15 15:50:15   2540s]     net: saradc0/FE_PHN8069_n_163 (nrTerm=2)
[11/15 15:50:15   2540s] |  35|  -9.970|    -9.97|       1|          1|       0(     0)|   44.23%|   0:00:00.0|  6165.5M|
[11/15 15:50:15   2540s] Worst hold path end point:
[11/15 15:50:15   2540s]   saradc0/g2837/B
[11/15 15:50:15   2540s]     net: saradc0/FE_PHN8069_n_163 (nrTerm=2)
[11/15 15:50:15   2540s] |  36|  -9.862|    -9.86|       1|          1|       0(     0)|   44.23%|   0:00:01.0|  6165.5M|
[11/15 15:50:15   2540s] Worst hold path end point:
[11/15 15:50:15   2540s]   saradc0/g2837/B
[11/15 15:50:15   2540s]     net: saradc0/FE_PHN8069_n_163 (nrTerm=2)
[11/15 15:50:15   2540s] |  37|  -9.754|    -9.75|       1|          1|       0(     0)|   44.23%|   0:00:00.0|  6165.5M|
[11/15 15:50:15   2540s] Worst hold path end point:
[11/15 15:50:15   2540s]   saradc0/g2837/B
[11/15 15:50:15   2540s]     net: saradc0/FE_PHN8069_n_163 (nrTerm=2)
[11/15 15:50:15   2540s] |  38|  -9.646|    -9.65|       1|          1|       0(     0)|   44.24%|   0:00:00.0|  6165.5M|
[11/15 15:50:15   2540s] Worst hold path end point:
[11/15 15:50:15   2540s]   saradc0/g2837/B
[11/15 15:50:15   2540s]     net: saradc0/FE_PHN8069_n_163 (nrTerm=2)
[11/15 15:50:15   2540s] |  39|  -9.535|    -9.54|       1|          1|       0(     0)|   44.24%|   0:00:00.0|  6165.5M|
[11/15 15:50:15   2540s] Worst hold path end point:
[11/15 15:50:15   2540s]   saradc0/g2837/B
[11/15 15:50:15   2540s]     net: saradc0/FE_PHN8069_n_163 (nrTerm=2)
[11/15 15:50:15   2540s] |  40|  -9.428|    -9.43|       1|          1|       0(     0)|   44.24%|   0:00:00.0|  6165.5M|
[11/15 15:50:15   2540s] Worst hold path end point:
[11/15 15:50:15   2540s]   saradc0/g2837/B
[11/15 15:50:15   2540s]     net: saradc0/FE_PHN8069_n_163 (nrTerm=2)
[11/15 15:50:15   2540s] |  41|  -9.315|    -9.31|       1|          1|       0(     0)|   44.24%|   0:00:00.0|  6165.5M|
[11/15 15:50:15   2540s] Worst hold path end point:
[11/15 15:50:15   2540s]   saradc0/g2837/B
[11/15 15:50:15   2540s]     net: saradc0/FE_PHN8069_n_163 (nrTerm=2)
[11/15 15:50:15   2540s] |  42|  -9.207|    -9.21|       1|          1|       0(     0)|   44.24%|   0:00:00.0|  6165.5M|
[11/15 15:50:15   2540s] Worst hold path end point:
[11/15 15:50:15   2540s]   saradc0/g2837/B
[11/15 15:50:15   2540s]     net: saradc0/FE_PHN8069_n_163 (nrTerm=2)
[11/15 15:50:15   2540s] |  43|  -9.090|    -9.09|       1|          1|       0(     0)|   44.24%|   0:00:00.0|  6165.5M|
[11/15 15:50:15   2540s] Worst hold path end point:
[11/15 15:50:15   2540s]   saradc0/g2837/B
[11/15 15:50:15   2540s]     net: saradc0/FE_PHN8069_n_163 (nrTerm=2)
[11/15 15:50:15   2540s] |  44|  -8.979|    -8.98|       1|          1|       0(     0)|   44.24%|   0:00:00.0|  6165.5M|
[11/15 15:50:15   2540s] Worst hold path end point:
[11/15 15:50:15   2540s]   saradc0/g2837/B
[11/15 15:50:15   2540s]     net: saradc0/FE_PHN8069_n_163 (nrTerm=2)
[11/15 15:50:15   2540s] |  45|  -8.863|    -8.86|       1|          1|       0(     0)|   44.25%|   0:00:00.0|  6165.5M|
[11/15 15:50:15   2540s] Worst hold path end point:
[11/15 15:50:15   2540s]   saradc0/g2837/B
[11/15 15:50:15   2540s]     net: saradc0/FE_PHN8069_n_163 (nrTerm=2)
[11/15 15:50:15   2540s] |  46|  -8.756|    -8.76|       1|          1|       0(     0)|   44.25%|   0:00:00.0|  6165.5M|
[11/15 15:50:15   2540s] Worst hold path end point:
[11/15 15:50:15   2540s]   saradc0/g2837/B
[11/15 15:50:15   2540s]     net: saradc0/FE_PHN8069_n_163 (nrTerm=2)
[11/15 15:50:15   2540s] |  47|  -8.639|    -8.64|       1|          1|       0(     0)|   44.25%|   0:00:00.0|  6165.5M|
[11/15 15:50:15   2540s] Worst hold path end point:
[11/15 15:50:15   2540s]   saradc0/g2837/B
[11/15 15:50:15   2540s]     net: saradc0/FE_PHN8069_n_163 (nrTerm=2)
[11/15 15:50:15   2540s] |  48|  -8.528|    -8.53|       1|          1|       0(     0)|   44.25%|   0:00:00.0|  6165.5M|
[11/15 15:50:15   2540s] Worst hold path end point:
[11/15 15:50:15   2540s]   saradc0/g2837/B
[11/15 15:50:15   2540s]     net: saradc0/FE_PHN8069_n_163 (nrTerm=2)
[11/15 15:50:15   2540s] |  49|  -8.415|    -8.41|       1|          1|       0(     0)|   44.25%|   0:00:00.0|  6165.5M|
[11/15 15:50:15   2540s] Worst hold path end point:
[11/15 15:50:15   2540s]   saradc0/g2837/B
[11/15 15:50:15   2540s]     net: saradc0/FE_PHN8069_n_163 (nrTerm=2)
[11/15 15:50:15   2540s] |  50|  -8.308|    -8.31|       1|          1|       0(     0)|   44.25%|   0:00:00.0|  6165.5M|
[11/15 15:50:15   2540s] Worst hold path end point:
[11/15 15:50:15   2540s]   saradc0/g2837/B
[11/15 15:50:15   2540s]     net: saradc0/FE_PHN8069_n_163 (nrTerm=2)
[11/15 15:50:15   2540s] |  51|  -8.199|    -8.20|       1|          1|       0(     0)|   44.25%|   0:00:00.0|  6165.5M|
[11/15 15:50:15   2540s] Worst hold path end point:
[11/15 15:50:15   2540s]   saradc0/g2837/B
[11/15 15:50:15   2540s]     net: saradc0/FE_PHN8069_n_163 (nrTerm=2)
[11/15 15:50:15   2540s] |  52|  -8.089|    -8.09|       1|          1|       0(     0)|   44.26%|   0:00:00.0|  6165.5M|
[11/15 15:50:15   2540s] Worst hold path end point:
[11/15 15:50:15   2540s]   saradc0/g2837/B
[11/15 15:50:15   2540s]     net: saradc0/FE_PHN8069_n_163 (nrTerm=2)
[11/15 15:50:15   2540s] |  53|  -7.985|    -7.98|       1|          1|       0(     0)|   44.26%|   0:00:00.0|  6165.5M|
[11/15 15:50:15   2540s] Worst hold path end point:
[11/15 15:50:15   2540s]   saradc0/g2837/B
[11/15 15:50:15   2540s]     net: saradc0/FE_PHN8069_n_163 (nrTerm=2)
[11/15 15:50:15   2540s] |  54|  -7.883|    -7.88|       1|          1|       0(     0)|   44.26%|   0:00:00.0|  6165.5M|
[11/15 15:50:15   2540s] Worst hold path end point:
[11/15 15:50:15   2540s]   saradc0/g2837/B
[11/15 15:50:15   2540s]     net: saradc0/FE_PHN8069_n_163 (nrTerm=2)
[11/15 15:50:15   2540s] |  55|  -7.768|    -7.77|       1|          1|       0(     0)|   44.26%|   0:00:00.0|  6165.5M|
[11/15 15:50:15   2540s] Worst hold path end point:
[11/15 15:50:15   2540s]   saradc0/g2837/B
[11/15 15:50:15   2540s]     net: saradc0/FE_PHN8069_n_163 (nrTerm=2)
[11/15 15:50:15   2540s] |  56|  -7.650|    -7.65|       1|          1|       0(     0)|   44.26%|   0:00:00.0|  6165.5M|
[11/15 15:50:15   2540s] Worst hold path end point:
[11/15 15:50:15   2540s]   saradc0/g2837/B
[11/15 15:50:15   2540s]     net: saradc0/FE_PHN8069_n_163 (nrTerm=2)
[11/15 15:50:15   2540s] |  57|  -7.541|    -7.54|       1|          1|       0(     0)|   44.26%|   0:00:00.0|  6165.5M|
[11/15 15:50:15   2540s] Worst hold path end point:
[11/15 15:50:15   2540s]   saradc0/g2837/B
[11/15 15:50:15   2540s]     net: saradc0/FE_PHN8069_n_163 (nrTerm=2)
[11/15 15:50:15   2540s] |  58|  -7.426|    -7.43|       1|          1|       0(     0)|   44.27%|   0:00:00.0|  6165.5M|
[11/15 15:50:15   2540s] Worst hold path end point:
[11/15 15:50:15   2540s]   saradc0/g2837/B
[11/15 15:50:15   2540s]     net: saradc0/FE_PHN8069_n_163 (nrTerm=2)
[11/15 15:50:15   2540s] |  59|  -7.315|    -7.31|       1|          1|       0(     0)|   44.27%|   0:00:00.0|  6165.5M|
[11/15 15:50:15   2540s] Worst hold path end point:
[11/15 15:50:15   2540s]   saradc0/g2837/B
[11/15 15:50:15   2540s]     net: saradc0/FE_PHN8069_n_163 (nrTerm=2)
[11/15 15:50:15   2540s] |  60|  -7.204|    -7.20|       1|          1|       0(     0)|   44.27%|   0:00:00.0|  6165.5M|
[11/15 15:50:15   2540s] Worst hold path end point:
[11/15 15:50:15   2540s]   saradc0/g2837/B
[11/15 15:50:15   2540s]     net: saradc0/FE_PHN8069_n_163 (nrTerm=2)
[11/15 15:50:15   2540s] |  61|  -7.078|    -7.08|       1|          1|       0(     0)|   44.27%|   0:00:00.0|  6165.5M|
[11/15 15:50:15   2540s] Worst hold path end point:
[11/15 15:50:15   2540s]   saradc0/g2837/B
[11/15 15:50:15   2540s]     net: saradc0/FE_PHN8069_n_163 (nrTerm=2)
[11/15 15:50:15   2540s] |  62|  -6.970|    -6.97|       1|          1|       0(     0)|   44.27%|   0:00:00.0|  6165.5M|
[11/15 15:50:15   2540s] Worst hold path end point:
[11/15 15:50:15   2540s]   saradc0/g2837/B
[11/15 15:50:15   2540s]     net: saradc0/FE_PHN8069_n_163 (nrTerm=2)
[11/15 15:50:15   2540s] |  63|  -6.853|    -6.85|       1|          1|       0(     0)|   44.27%|   0:00:00.0|  6165.5M|
[11/15 15:50:15   2541s] Worst hold path end point:
[11/15 15:50:15   2541s]   saradc0/g2837/B
[11/15 15:50:15   2541s]     net: saradc0/FE_PHN8069_n_163 (nrTerm=2)
[11/15 15:50:15   2541s] |  64|  -6.740|    -6.74|       1|          1|       0(     0)|   44.27%|   0:00:00.0|  6165.5M|
[11/15 15:50:15   2541s] Worst hold path end point:
[11/15 15:50:15   2541s]   saradc0/g2837/B
[11/15 15:50:15   2541s]     net: saradc0/FE_PHN8069_n_163 (nrTerm=2)
[11/15 15:50:15   2541s] |  65|  -6.622|    -6.62|       1|          1|       0(     0)|   44.28%|   0:00:00.0|  6165.5M|
[11/15 15:50:15   2541s] Worst hold path end point:
[11/15 15:50:15   2541s]   saradc0/g2837/B
[11/15 15:50:15   2541s]     net: saradc0/FE_PHN8069_n_163 (nrTerm=2)
[11/15 15:50:15   2541s] |  66|  -6.509|    -6.51|       1|          1|       0(     0)|   44.28%|   0:00:00.0|  6165.5M|
[11/15 15:50:15   2541s] Worst hold path end point:
[11/15 15:50:15   2541s]   saradc0/g2837/B
[11/15 15:50:15   2541s]     net: saradc0/FE_PHN8069_n_163 (nrTerm=2)
[11/15 15:50:15   2541s] |  67|  -6.397|    -6.40|       1|          1|       0(     0)|   44.28%|   0:00:00.0|  6165.5M|
[11/15 15:50:15   2541s] Worst hold path end point:
[11/15 15:50:15   2541s]   saradc0/g2837/B
[11/15 15:50:15   2541s]     net: saradc0/FE_PHN8069_n_163 (nrTerm=2)
[11/15 15:50:15   2541s] |  68|  -6.290|    -6.29|       1|          1|       0(     0)|   44.28%|   0:00:00.0|  6165.5M|
[11/15 15:50:15   2541s] Worst hold path end point:
[11/15 15:50:15   2541s]   saradc0/g2837/B
[11/15 15:50:15   2541s]     net: saradc0/FE_PHN8069_n_163 (nrTerm=2)
[11/15 15:50:15   2541s] |  69|  -6.245|    -6.24|       1|          1|       0(     0)|   44.28%|   0:00:00.0|  6165.5M|
[11/15 15:50:15   2541s] Worst hold path end point:
[11/15 15:50:15   2541s]   saradc0/g2837/B
[11/15 15:50:15   2541s]     net: saradc0/FE_PHN8069_n_163 (nrTerm=2)
[11/15 15:50:15   2541s] |  70|  -6.225|    -6.23|       1|          1|       0(     0)|   44.28%|   0:00:00.0|  6173.5M|
[11/15 15:50:15   2541s] Worst hold path end point:
[11/15 15:50:15   2541s]   saradc0/g2837/B
[11/15 15:50:15   2541s]     net: saradc0/FE_PHN8069_n_163 (nrTerm=2)
[11/15 15:50:15   2541s] |  71|  -6.181|    -6.18|       1|          2|       0(     0)|   44.28%|   0:00:00.0|  6173.5M|
[11/15 15:50:15   2541s] Worst hold path end point:
[11/15 15:50:15   2541s]   saradc0/g2837/B
[11/15 15:50:15   2541s]     net: saradc0/FE_PHN8069_n_163 (nrTerm=2)
[11/15 15:50:15   2541s] |  72|  -6.159|    -6.16|       1|          1|       0(     0)|   44.28%|   0:00:00.0|  6173.5M|
[11/15 15:50:15   2541s] Worst hold path end point:
[11/15 15:50:15   2541s]   saradc0/g2837/B
[11/15 15:50:15   2541s]     net: saradc0/FE_PHN8069_n_163 (nrTerm=2)
[11/15 15:50:15   2541s] |  73|  -6.136|    -6.14|       1|          1|       0(     0)|   44.28%|   0:00:00.0|  6189.5M|
[11/15 15:50:15   2541s] Worst hold path end point:
[11/15 15:50:15   2541s]   saradc0/g2837/B
[11/15 15:50:15   2541s]     net: saradc0/FE_PHN8069_n_163 (nrTerm=2)
[11/15 15:50:15   2541s] |  74|  -6.136|    -6.14|       1|          0|       0(     0)|   44.28%|   0:00:00.0|  6190.5M|
[11/15 15:50:15   2541s] 
[11/15 15:50:15   2541s] Capturing REF for hold ...
[11/15 15:50:15   2541s]    Hold Timing Snapshot: (REF)
[11/15 15:50:15   2541s]              All PG WNS: -6.136
[11/15 15:50:15   2541s]              All PG TNS: -6.136
[11/15 15:50:15   2541s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[11/15 15:50:15   2541s] 
[11/15 15:50:15   2541s] *info:    Total 74 cells added for Phase I
[11/15 15:50:15   2541s] --------------------------------------------------- 
[11/15 15:50:15   2541s]    Hold Timing Summary  - Phase I 
[11/15 15:50:15   2541s] --------------------------------------------------- 
[11/15 15:50:15   2541s]  Target slack:       0.0000 ns
[11/15 15:50:15   2541s]  View: hold_analysis_view 
[11/15 15:50:15   2541s]    WNS:      -6.1364
[11/15 15:50:15   2541s]    TNS:      -6.1364
[11/15 15:50:15   2541s]    VP :            1
[11/15 15:50:15   2541s]    Worst hold path end point: saradc0/g2837/B 
[11/15 15:50:15   2541s] --------------------------------------------------- 

------------------------------------------------------------------
      Phase I Timing Summary
------------------------------------------------------------------

Setup views included:
 setup_analysis_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.005  |  0.032  |  0.005  | 12.886  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  6054   |  5606   |   353   |   123   |
+--------------------+---------+---------+---------+---------+

Density: 44.284%
Routing Overflow: 0.34% H and 0.01% V
------------------------------------------------------------------
[11/15 15:50:15   2541s] *info: Hold Batch Commit is enabled
[11/15 15:50:15   2541s] *info: Levelized Batch Commit is enabled
[11/15 15:50:15   2541s] 
[11/15 15:50:15   2541s] Phase II ......
[11/15 15:50:15   2541s] Executing transform: AddBuffer
[11/15 15:50:15   2541s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[11/15 15:50:15   2541s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[11/15 15:50:15   2541s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[11/15 15:50:15   2541s] Worst hold path end point:
[11/15 15:50:15   2541s]   saradc0/g2837/B
[11/15 15:50:15   2541s]     net: saradc0/FE_PHN8069_n_163 (nrTerm=2)
[11/15 15:50:15   2541s] |   0|  -6.136|    -6.14|       1|          0|       0(     0)|   44.28%|   0:00:00.0|  6236.3M|
[11/15 15:50:15   2542s] Worst hold path end point:
[11/15 15:50:15   2542s]   saradc0/g2837/B
[11/15 15:50:15   2542s]     net: saradc0/FE_PHN8069_n_163 (nrTerm=2)
[11/15 15:50:15   2542s] |   1|  -6.136|    -6.14|       1|          0|       0(     0)|   44.28%|   0:00:00.0|  6236.3M|
[11/15 15:50:15   2542s] 
[11/15 15:50:15   2542s] Capturing REF for hold ...
[11/15 15:50:15   2542s]    Hold Timing Snapshot: (REF)
[11/15 15:50:15   2542s]              All PG WNS: -6.136
[11/15 15:50:15   2542s]              All PG TNS: -6.136
[11/15 15:50:15   2542s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[11/15 15:50:15   2542s] --------------------------------------------------- 
[11/15 15:50:15   2542s]    Hold Timing Summary  - Phase II 
[11/15 15:50:15   2542s] --------------------------------------------------- 
[11/15 15:50:15   2542s]  Target slack:       0.0000 ns
[11/15 15:50:15   2542s]  View: hold_analysis_view 
[11/15 15:50:15   2542s]    WNS:      -6.1364
[11/15 15:50:15   2542s]    TNS:      -6.1364
[11/15 15:50:15   2542s]    VP :            1
[11/15 15:50:15   2542s]    Worst hold path end point: saradc0/g2837/B 
[11/15 15:50:15   2542s] --------------------------------------------------- 

------------------------------------------------------------------
     Phase II Timing Summary
------------------------------------------------------------------

Setup views included:
 setup_analysis_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.005  |  0.032  |  0.005  | 12.886  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  6054   |  5606   |   353   |   123   |
+--------------------+---------+---------+---------+---------+

Density: 44.284%
Routing Overflow: 0.34% H and 0.01% V
------------------------------------------------------------------
[11/15 15:50:15   2542s] *info: Hold Batch Commit is enabled
[11/15 15:50:15   2542s] *info: Levelized Batch Commit is enabled
[11/15 15:50:15   2542s] 
[11/15 15:50:15   2542s] Phase IV ......
[11/15 15:50:15   2542s] Executing transform: AddBuffer
[11/15 15:50:15   2542s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[11/15 15:50:15   2542s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[11/15 15:50:15   2542s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[11/15 15:50:15   2542s] Worst hold path end point:
[11/15 15:50:15   2542s]   saradc0/g2837/B
[11/15 15:50:15   2542s]     net: saradc0/FE_PHN8069_n_163 (nrTerm=2)
[11/15 15:50:15   2542s] |   0|  -6.136|    -6.14|       1|          0|       0(     0)|   44.28%|   0:00:00.0|  6236.3M|
[11/15 15:50:15   2542s] Worst hold path end point:
[11/15 15:50:15   2542s]   saradc0/g2837/B
[11/15 15:50:15   2542s]     net: saradc0/FE_PHN8069_n_163 (nrTerm=2)
[11/15 15:50:15   2542s] |   1|  -6.136|    -6.14|       1|          0|       0(     0)|   44.28%|   0:00:00.0|  6236.3M|
[11/15 15:50:15   2542s] 
[11/15 15:50:15   2542s] Capturing REF for hold ...
[11/15 15:50:15   2542s]    Hold Timing Snapshot: (REF)
[11/15 15:50:15   2542s]              All PG WNS: -6.136
[11/15 15:50:15   2542s]              All PG TNS: -6.136
[11/15 15:50:15   2542s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[11/15 15:50:16   2542s] --------------------------------------------------- 
[11/15 15:50:16   2542s]    Hold Timing Summary  - Phase IV 
[11/15 15:50:16   2542s] --------------------------------------------------- 
[11/15 15:50:16   2542s]  Target slack:       0.0000 ns
[11/15 15:50:16   2542s]  View: hold_analysis_view 
[11/15 15:50:16   2542s]    WNS:      -6.1364
[11/15 15:50:16   2542s]    TNS:      -6.1364
[11/15 15:50:16   2542s]    VP :            1
[11/15 15:50:16   2542s]    Worst hold path end point: saradc0/g2837/B 
[11/15 15:50:16   2542s] --------------------------------------------------- 

------------------------------------------------------------------
     Phase IV Timing Summary
------------------------------------------------------------------

Setup views included:
 setup_analysis_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.005  |  0.032  |  0.005  | 12.886  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  6054   |  5606   |   353   |   123   |
+--------------------+---------+---------+---------+---------+

Density: 44.284%
Routing Overflow: 0.34% H and 0.01% V
------------------------------------------------------------------
[11/15 15:50:16   2543s] 
[11/15 15:50:16   2543s] 
[11/15 15:50:16   2543s] =======================================================================
[11/15 15:50:16   2543s]                 Reasons for remaining hold violations
[11/15 15:50:16   2543s] =======================================================================
[11/15 15:50:16   2543s] *info: Total 78 net(s) have violated hold timing slacks.
[11/15 15:50:16   2543s] 
[11/15 15:50:16   2543s] Buffering failure reasons
[11/15 15:50:16   2543s] ------------------------------------------------
[11/15 15:50:16   2543s] *info:    78 net(s): Could not be fixed because of setup WNS degradation on specific instance.
[11/15 15:50:16   2543s] 
[11/15 15:50:16   2543s] Resizing failure reasons
[11/15 15:50:16   2543s] ------------------------------------------------
[11/15 15:50:16   2543s] *info:    78 net(s): Could not be fixed because of internal reason: TooBigToFixByResize.
[11/15 15:50:16   2543s] 
[11/15 15:50:16   2543s] 
[11/15 15:50:16   2543s] *** Finished Core Fixing (fixHold) cpu=0:00:30.5 real=0:00:13.0 totSessionCpu=0:42:23 mem=6236.3M density=44.284% ***
[11/15 15:50:16   2543s] 
[11/15 15:50:16   2543s] *info:
[11/15 15:50:16   2543s] *info: Added a total of 74 cells to fix/reduce hold violation
[11/15 15:50:16   2543s] *info:          in which 2 termBuffering
[11/15 15:50:16   2543s] *info:          in which 0 dummyBuffering
[11/15 15:50:16   2543s] *info:
[11/15 15:50:16   2543s] *info: Summary: 
[11/15 15:50:16   2543s] *info:            4 cells of type 'BUFHX0P8MA10TH' (4.0, 	48.324) used
[11/15 15:50:16   2543s] *info:            1 cell  of type 'BUFHX2MA10TH' (7.0, 	18.203) used
[11/15 15:50:16   2543s] *info:            1 cell  of type 'DLY2X0P5MA10TH' (6.0, 	78.955) used
[11/15 15:50:16   2543s] *info:           68 cells of type 'DLY4X0P5MA10TH' (11.0, 	78.289) used
[11/15 15:50:16   2543s] 
[11/15 15:50:16   2543s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:6236.3M
[11/15 15:50:16   2543s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.095, REAL:0.029, MEM:6236.3M
[11/15 15:50:16   2543s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:6236.3M
[11/15 15:50:16   2543s] OPERPROF:   Starting DPlace-Init at level 2, MEM:6236.3M
[11/15 15:50:16   2543s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:6236.3M
[11/15 15:50:16   2543s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.065, REAL:0.065, MEM:6236.3M
[11/15 15:50:16   2543s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:6236.3M
[11/15 15:50:16   2543s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:6236.3M
[11/15 15:50:16   2543s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.094, REAL:0.094, MEM:6236.3M
[11/15 15:50:16   2543s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.094, REAL:0.094, MEM:6236.3M
[11/15 15:50:16   2543s] TDRefine: refinePlace mode spiral search
[11/15 15:50:16   2543s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.89100.20
[11/15 15:50:16   2543s] OPERPROF: Starting RefinePlace at level 1, MEM:6236.3M
[11/15 15:50:16   2543s] *** Starting refinePlace (0:42:23 mem=6236.3M) ***
[11/15 15:50:16   2543s] Total net bbox length = 8.933e+05 (5.338e+05 3.595e+05) (ext = 5.223e+04)
[11/15 15:50:16   2543s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 15:50:16   2543s] OPERPROF:   Starting CellHaloInit at level 2, MEM:6236.3M
[11/15 15:50:16   2543s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.002, REAL:0.002, MEM:6236.3M
[11/15 15:50:16   2543s] OPERPROF:   Starting CellHaloInit at level 2, MEM:6236.3M
[11/15 15:50:16   2543s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.002, REAL:0.002, MEM:6236.3M
[11/15 15:50:16   2543s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:6236.3M
[11/15 15:50:16   2543s] Starting refinePlace ...
[11/15 15:50:16   2543s] One DDP V2 for no tweak run.
[11/15 15:50:16   2543s]   Spread Effort: high, pre-route mode, useDDP on.
[11/15 15:50:16   2543s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=6236.3MB) @(0:42:23 - 0:42:24).
[11/15 15:50:16   2543s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 15:50:16   2543s] wireLenOptFixPriorityInst 4540 inst fixed
[11/15 15:50:16   2543s] 
[11/15 15:50:16   2543s] Running Spiral MT with 8 threads  fetchWidth=493 
[11/15 15:50:16   2544s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 15:50:16   2544s] [CPU] RefinePlace/Legalization (cpu=0:00:01.0, real=0:00:00.0, mem=6236.3MB) @(0:42:24 - 0:42:25).
[11/15 15:50:16   2544s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 15:50:16   2544s] 	Runtime: CPU: 0:00:01.1 REAL: 0:00:00.0 MEM: 6236.3MB
[11/15 15:50:16   2544s] Statistics of distance of Instance movement in refine placement:
[11/15 15:50:16   2544s]   maximum (X+Y) =         0.00 um
[11/15 15:50:16   2544s]   mean    (X+Y) =         0.00 um
[11/15 15:50:16   2544s] Summary Report:
[11/15 15:50:16   2544s] Instances move: 0 (out of 29154 movable)
[11/15 15:50:16   2544s] Instances flipped: 0
[11/15 15:50:16   2544s] Mean displacement: 0.00 um
[11/15 15:50:16   2544s] Max displacement: 0.00 um 
[11/15 15:50:16   2544s] Total instances moved : 0
[11/15 15:50:16   2544s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.133, REAL:0.626, MEM:6236.3M
[11/15 15:50:16   2544s] Total net bbox length = 8.933e+05 (5.338e+05 3.595e+05) (ext = 5.223e+04)
[11/15 15:50:16   2544s] Runtime: CPU: 0:00:01.2 REAL: 0:00:00.0 MEM: 6236.3MB
[11/15 15:50:16   2544s] [CPU] RefinePlace/total (cpu=0:00:01.2, real=0:00:00.0, mem=6236.3MB) @(0:42:23 - 0:42:25).
[11/15 15:50:16   2544s] *** Finished refinePlace (0:42:25 mem=6236.3M) ***
[11/15 15:50:16   2544s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.89100.20
[11/15 15:50:16   2544s] OPERPROF: Finished RefinePlace at level 1, CPU:1.207, REAL:0.701, MEM:6236.3M
[11/15 15:50:17   2544s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:6236.3M
[11/15 15:50:17   2544s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.104, REAL:0.030, MEM:6236.3M
[11/15 15:50:17   2544s] *** maximum move = 0.00 um ***
[11/15 15:50:17   2544s] *** Finished re-routing un-routed nets (6236.3M) ***
[11/15 15:50:17   2544s] OPERPROF: Starting DPlace-Init at level 1, MEM:6236.3M
[11/15 15:50:17   2544s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:6236.3M
[11/15 15:50:17   2544s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.063, REAL:0.063, MEM:6236.3M
[11/15 15:50:17   2544s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:6236.3M
[11/15 15:50:17   2544s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:6236.3M
[11/15 15:50:17   2544s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.093, REAL:0.093, MEM:6236.3M
[11/15 15:50:17   2545s] 
[11/15 15:50:17   2545s] *** Finish Physical Update (cpu=0:00:01.9 real=0:00:01.0 mem=6236.3M) ***

------------------------------------------------------------------
     After refinePlace Timing Summary
------------------------------------------------------------------

Setup views included:
 setup_analysis_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.005  |  0.032  |  0.005  | 12.886  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  6054   |  5606   |   353   |   123   |
+--------------------+---------+---------+---------+---------+

Density: 44.284%
Routing Overflow: 0.34% H and 0.01% V
------------------------------------------------------------------
[11/15 15:50:17   2545s] *** Finish Post CTS Hold Fixing (cpu=0:00:32.7 real=0:00:14.0 totSessionCpu=0:42:25 mem=6236.3M density=44.284%) ***
[11/15 15:50:17   2545s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:50:17   2545s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:50:17   2545s] (I,S,L,T): setup_analysis_view: NA, NA, 0.363722, 0.363722
[11/15 15:50:17   2545s] (I,S,L) ClockInsts: setup_analysis_view: NA, NA, 0.00968107
[11/15 15:50:17   2545s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.89100.23
[11/15 15:50:17   2545s] **INFO: total 74 insts, 0 nets marked don't touch
[11/15 15:50:17   2545s] **INFO: total 74 insts, 0 nets marked don't touch DB property
[11/15 15:50:17   2545s] **INFO: total 74 insts, 0 nets unmarked don't touch

[11/15 15:50:17   2545s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:6026.8M
[11/15 15:50:17   2545s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.093, REAL:0.030, MEM:6026.8M
[11/15 15:50:17   2545s] TotalInstCnt at PhyDesignMc Destruction: 29,721
[11/15 15:50:17   2545s] *** HoldOpt #1 [finish] : cpu/real = 0:00:33.9/0:00:14.9 (2.3), totSession cpu/real = 0:42:25.5/0:13:17.0 (3.2), mem = 6026.8M
[11/15 15:50:17   2545s] 
[11/15 15:50:17   2545s] =============================================================================================
[11/15 15:50:17   2545s]  Step TAT Report for HoldOpt #1                                                 20.12-s088_1
[11/15 15:50:17   2545s] =============================================================================================
[11/15 15:50:17   2545s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/15 15:50:17   2545s] ---------------------------------------------------------------------------------------------
[11/15 15:50:17   2545s] [ ViewPruning            ]      5   0:00:00.7  (   4.4 % )     0:00:00.7 /  0:00:01.5    2.2
[11/15 15:50:17   2545s] [ RefinePlace            ]      1   0:00:01.2  (   8.3 % )     0:00:01.2 /  0:00:01.9    1.5
[11/15 15:50:17   2545s] [ TimingUpdate           ]     10   0:00:00.9  (   5.8 % )     0:00:02.1 /  0:00:08.8    4.2
[11/15 15:50:17   2545s] [ FullDelayCalc          ]      1   0:00:01.2  (   8.1 % )     0:00:01.2 /  0:00:06.1    5.1
[11/15 15:50:17   2545s] [ OptSummaryReport       ]      6   0:00:00.1  (   0.9 % )     0:00:00.8 /  0:00:02.0    2.5
[11/15 15:50:17   2545s] [ TimingReport           ]      7   0:00:00.7  (   4.4 % )     0:00:00.7 /  0:00:01.8    2.8
[11/15 15:50:17   2545s] [ DrvReport              ]      1   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.5    3.3
[11/15 15:50:17   2545s] [ SlackTraversorInit     ]      4   0:00:01.0  (   6.8 % )     0:00:01.0 /  0:00:01.8    1.7
[11/15 15:50:17   2545s] [ CellServerInit         ]      4   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.3
[11/15 15:50:17   2545s] [ LibAnalyzerInit        ]      3   0:00:03.2  (  21.1 % )     0:00:03.2 /  0:00:03.2    1.0
[11/15 15:50:17   2545s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:50:17   2545s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   1.2 % )     0:00:00.2 /  0:00:00.2    1.1
[11/15 15:50:17   2545s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[11/15 15:50:17   2545s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (   1.6 % )     0:00:00.2 /  0:00:00.2    1.0
[11/15 15:50:17   2545s] [ OptimizationStep       ]      4   0:00:00.1  (   0.4 % )     0:00:00.8 /  0:00:02.9    3.5
[11/15 15:50:17   2545s] [ OptSingleIteration     ]     77   0:00:00.0  (   0.3 % )     0:00:00.7 /  0:00:02.8    3.8
[11/15 15:50:17   2545s] [ OptGetWeight           ]     77   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:50:17   2545s] [ OptEval                ]     77   0:00:00.4  (   2.6 % )     0:00:00.4 /  0:00:02.4    6.2
[11/15 15:50:17   2545s] [ OptCommit              ]     77   0:00:00.1  (   0.5 % )     0:00:00.3 /  0:00:00.3    1.0
[11/15 15:50:17   2545s] [ IncrTimingUpdate       ]    151   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.1    1.0
[11/15 15:50:17   2545s] [ PostCommitDelayUpdate  ]     74   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.5
[11/15 15:50:17   2545s] [ IncrDelayCalc          ]    210   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.2
[11/15 15:50:17   2545s] [ BuildHoldTimer         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:50:17   2545s] [ HoldTimerCalcSummary   ]     81   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:50:17   2545s] [ HoldTimerNodeList      ]      1   0:00:00.4  (   2.7 % )     0:00:00.4 /  0:00:00.4    1.0
[11/15 15:50:17   2545s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:50:17   2545s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:50:17   2545s] [ HoldReEval             ]     74   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    0.8
[11/15 15:50:17   2545s] [ HoldCollectNode        ]     82   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:50:17   2545s] [ HoldSortNodeList       ]     81   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:50:17   2545s] [ HoldBottleneckCount    ]     78   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:50:17   2545s] [ HoldCacheNodeWeight    ]     77   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    0.0
[11/15 15:50:17   2545s] [ HoldBuildSlackGraph    ]     77   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:50:17   2545s] [ HoldDBCommit           ]     74   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.3
[11/15 15:50:17   2545s] [ MISC                   ]          0:00:04.0  (  27.0 % )     0:00:04.0 /  0:00:10.4    2.6
[11/15 15:50:17   2545s] ---------------------------------------------------------------------------------------------
[11/15 15:50:17   2545s]  HoldOpt #1 TOTAL                   0:00:14.9  ( 100.0 % )     0:00:14.9 /  0:00:33.9    2.3
[11/15 15:50:17   2545s] ---------------------------------------------------------------------------------------------
[11/15 15:50:17   2545s] 
[11/15 15:50:17   2545s] OPERPROF: Starting spInitSiteArr at level 1, MEM:5589.8M
[11/15 15:50:17   2545s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.054, REAL:0.054, MEM:5589.8M
[11/15 15:50:17   2545s] *** Steiner Routed Nets: 0.465%; Threshold: 100; Threshold for Hold: 100
[11/15 15:50:17   2545s] ### Creating LA Mngr. totSessionCpu=0:42:26 mem=5589.8M
[11/15 15:50:17   2545s] ### Creating LA Mngr, finished. totSessionCpu=0:42:26 mem=5589.8M
[11/15 15:50:17   2545s] Re-routed 0 nets
[11/15 15:50:17   2545s] GigaOpt_HOLD: Recover setup timing after hold fixing
[11/15 15:50:17   2545s] Deleting Cell Server ...
[11/15 15:50:17   2545s] Deleting Lib Analyzer.
[11/15 15:50:17   2545s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/15 15:50:17   2545s] Creating Cell Server ...(0, 0, 0, 0)
[11/15 15:50:17   2545s] Summary for sequential cells identification: 
[11/15 15:50:17   2545s]   Identified SBFF number: 148
[11/15 15:50:17   2545s]   Identified MBFF number: 0
[11/15 15:50:17   2545s]   Identified SB Latch number: 0
[11/15 15:50:17   2545s]   Identified MB Latch number: 0
[11/15 15:50:17   2545s]   Not identified SBFF number: 0
[11/15 15:50:17   2545s]   Not identified MBFF number: 0
[11/15 15:50:17   2545s]   Not identified SB Latch number: 0
[11/15 15:50:17   2545s]   Not identified MB Latch number: 0
[11/15 15:50:17   2545s]   Number of sequential cells which are not FFs: 106
[11/15 15:50:17   2545s]  Visiting view : setup_analysis_view
[11/15 15:50:17   2545s]    : PowerDomain = none : Weighted F : unweighted  = 21.30 (1.000) with rcCorner = 0
[11/15 15:50:17   2545s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[11/15 15:50:17   2545s]  Visiting view : hold_analysis_view
[11/15 15:50:17   2545s]    : PowerDomain = none : Weighted F : unweighted  = 8.80 (1.000) with rcCorner = 1
[11/15 15:50:17   2545s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[11/15 15:50:17   2545s]  Setting StdDelay to 21.30
[11/15 15:50:17   2545s] Creating Cell Server, finished. 
[11/15 15:50:17   2545s] 
[11/15 15:50:17   2545s] Deleting Cell Server ...
[11/15 15:50:17   2545s] Creating Cell Server ...(0, 0, 0, 0)
[11/15 15:50:17   2545s] Summary for sequential cells identification: 
[11/15 15:50:17   2545s]   Identified SBFF number: 148
[11/15 15:50:17   2545s]   Identified MBFF number: 0
[11/15 15:50:17   2545s]   Identified SB Latch number: 0
[11/15 15:50:17   2545s]   Identified MB Latch number: 0
[11/15 15:50:17   2545s]   Not identified SBFF number: 0
[11/15 15:50:17   2545s]   Not identified MBFF number: 0
[11/15 15:50:17   2545s]   Not identified SB Latch number: 0
[11/15 15:50:17   2545s]   Not identified MB Latch number: 0
[11/15 15:50:17   2545s]   Number of sequential cells which are not FFs: 106
[11/15 15:50:17   2545s]  Visiting view : setup_analysis_view
[11/15 15:50:17   2545s]    : PowerDomain = none : Weighted F : unweighted  = 21.30 (1.000) with rcCorner = 0
[11/15 15:50:17   2545s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[11/15 15:50:17   2545s]  Visiting view : hold_analysis_view
[11/15 15:50:17   2545s]    : PowerDomain = none : Weighted F : unweighted  = 8.80 (1.000) with rcCorner = 1
[11/15 15:50:17   2545s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[11/15 15:50:17   2545s]  Setting StdDelay to 21.30
[11/15 15:50:17   2545s] Creating Cell Server, finished. 
[11/15 15:50:17   2545s] 
[11/15 15:50:17   2545s] GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
[11/15 15:50:17   2545s] GigaOpt: WNS bump threshold: 0.01065
[11/15 15:50:17   2545s] GigaOpt: Skipping postEco optimization
[11/15 15:50:18   2546s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
[11/15 15:50:18   2546s] GigaOpt: Skipping nonLegal postEco optimization
[11/15 15:50:18   2546s] *** Steiner Routed Nets: 0.465%; Threshold: 100; Threshold for Hold: 100
[11/15 15:50:18   2546s] **Info: Trial Route has Max Route Layer 15/8.
[11/15 15:50:18   2546s] **Info: Trial Route has Max Route Layer 15/8.
[11/15 15:50:18   2546s] ### Creating LA Mngr. totSessionCpu=0:42:26 mem=5587.8M
[11/15 15:50:18   2546s] ### Creating LA Mngr, finished. totSessionCpu=0:42:26 mem=5587.8M
[11/15 15:50:18   2546s] **Info: Trial Route has Max Route Layer 15/8.
[11/15 15:50:18   2546s] Re-routed 0 nets
[11/15 15:50:18   2546s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0, threshold = 0.01065)
[11/15 15:50:18   2546s] GigaOpt: Skipping post-eco TNS optimization
[11/15 15:50:18   2546s] 
[11/15 15:50:18   2546s] Active setup views:
[11/15 15:50:18   2546s]  setup_analysis_view
[11/15 15:50:18   2546s]   Dominating endpoints: 0
[11/15 15:50:18   2546s]   Dominating TNS: -0.000
[11/15 15:50:18   2546s] 
[11/15 15:50:18   2546s] <optDesign CMD> Restore Using all VT Cells
[11/15 15:50:18   2546s] [PSP]    Started Early Global Route kernel ( Curr Mem: 5586.37 MB )
[11/15 15:50:18   2546s] (I)       Started Import and model ( Curr Mem: 5586.37 MB )
[11/15 15:50:18   2546s] (I)       Started Create place DB ( Curr Mem: 5586.37 MB )
[11/15 15:50:18   2546s] (I)       Started Import place data ( Curr Mem: 5586.37 MB )
[11/15 15:50:18   2546s] (I)       Started Read instances and placement ( Curr Mem: 5586.37 MB )
[11/15 15:50:18   2546s] (I)       Finished Read instances and placement ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 5601.25 MB )
[11/15 15:50:18   2546s] (I)       Started Read nets ( Curr Mem: 5601.25 MB )
[11/15 15:50:18   2546s] (I)       Finished Read nets ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 5605.25 MB )
[11/15 15:50:18   2546s] (I)       Finished Import place data ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 5605.25 MB )
[11/15 15:50:18   2546s] (I)       Finished Create place DB ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 5605.25 MB )
[11/15 15:50:18   2546s] (I)       Started Create route DB ( Curr Mem: 5605.25 MB )
[11/15 15:50:18   2546s] (I)       == Non-default Options ==
[11/15 15:50:18   2546s] (I)       Build term to term wires                           : false
[11/15 15:50:18   2546s] (I)       Maximum routing layer                              : 8
[11/15 15:50:18   2546s] (I)       Number of threads                                  : 8
[11/15 15:50:18   2546s] (I)       Method to set GCell size                           : row
[11/15 15:50:18   2546s] (I)       Counted 38709 PG shapes. We will not process PG shapes layer by layer.
[11/15 15:50:18   2546s] (I)       Started Import route data (8T) ( Curr Mem: 5605.25 MB )
[11/15 15:50:18   2546s] (I)       Use row-based GCell size
[11/15 15:50:18   2546s] (I)       Use row-based GCell align
[11/15 15:50:18   2546s] (I)       GCell unit size   : 4000
[11/15 15:50:18   2546s] (I)       GCell multiplier  : 1
[11/15 15:50:18   2546s] (I)       GCell row height  : 4000
[11/15 15:50:18   2546s] (I)       Actual row height : 4000
[11/15 15:50:18   2546s] (I)       GCell align ref   : 2000 4000
[11/15 15:50:18   2546s] [NR-eGR] Track table information for default rule: 
[11/15 15:50:18   2546s] [NR-eGR] M1 has no routable track
[11/15 15:50:18   2546s] [NR-eGR] M2 has single uniform track structure
[11/15 15:50:18   2546s] [NR-eGR] M3 has single uniform track structure
[11/15 15:50:18   2546s] [NR-eGR] M4 has single uniform track structure
[11/15 15:50:18   2546s] [NR-eGR] M5 has single uniform track structure
[11/15 15:50:18   2546s] [NR-eGR] M6 has single uniform track structure
[11/15 15:50:18   2546s] [NR-eGR] M7 has single uniform track structure
[11/15 15:50:18   2546s] [NR-eGR] M8 has single uniform track structure
[11/15 15:50:18   2546s] (I)       ===========================================================================
[11/15 15:50:18   2546s] (I)       == Report All Rule Vias ==
[11/15 15:50:18   2546s] (I)       ===========================================================================
[11/15 15:50:18   2546s] (I)        Via Rule : (Default)
[11/15 15:50:18   2546s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/15 15:50:18   2546s] (I)       ---------------------------------------------------------------------------
[11/15 15:50:18   2546s] (I)        1    3 : VIA1_X                     31 : VIA1_2CUT_N              
[11/15 15:50:18   2546s] (I)        2    7 : VIA2_X                     33 : VIA2_2CUT_E              
[11/15 15:50:18   2546s] (I)        3   11 : VIA3_X                     37 : VIA3_2CUT_E              
[11/15 15:50:18   2546s] (I)        4   15 : VIA4_X                     41 : VIA4_2CUT_E              
[11/15 15:50:18   2546s] (I)        5   19 : VIA5_X                     47 : VIA5_2CUT_N              
[11/15 15:50:18   2546s] (I)        6   23 : VIA6_X                     49 : VIA6_2CUT_E              
[11/15 15:50:18   2546s] (I)        7   27 : VIA7_X                     53 : VIA7_2CUT_E              
[11/15 15:50:18   2546s] (I)       ===========================================================================
[11/15 15:50:18   2546s] (I)        Via Rule : CTS_2W2S
[11/15 15:50:18   2546s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/15 15:50:18   2546s] (I)       ---------------------------------------------------------------------------
[11/15 15:50:18   2546s] (I)        1  154 : CTS_2W2S_via1Array_2x1_HV_C 154 : CTS_2W2S_via1Array_2x1_HV_C
[11/15 15:50:18   2546s] (I)        2  157 : CTS_2W2S_via2Array_1x2_HH_C 157 : CTS_2W2S_via2Array_1x2_HH_C
[11/15 15:50:18   2546s] (I)        3  158 : CTS_2W2S_via3Array_2x1_VV_C 158 : CTS_2W2S_via3Array_2x1_VV_C
[11/15 15:50:18   2546s] (I)        4  161 : CTS_2W2S_via4Array_1x2_HH_C 161 : CTS_2W2S_via4Array_1x2_HH_C
[11/15 15:50:18   2546s] (I)        5  162 : CTS_2W2S_via5Array_2x1_VV_C 162 : CTS_2W2S_via5Array_2x1_VV_C
[11/15 15:50:18   2546s] (I)        6  164 : CTS_2W2S_via6Array_2x1_VH_C 164 : CTS_2W2S_via6Array_2x1_VH_C
[11/15 15:50:18   2546s] (I)        7   27 : VIA7_X                    170 : CTS_2W2S_via7Array_2x1_HV_E
[11/15 15:50:18   2546s] (I)       ===========================================================================
[11/15 15:50:18   2546s] (I)        Via Rule : CTS_2W1S
[11/15 15:50:18   2546s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/15 15:50:18   2546s] (I)       ---------------------------------------------------------------------------
[11/15 15:50:18   2546s] (I)        1  176 : CTS_2W1S_via1Array_2x1_HV_C 176 : CTS_2W1S_via1Array_2x1_HV_C
[11/15 15:50:18   2546s] (I)        2  179 : CTS_2W1S_via2Array_1x2_HH_C 179 : CTS_2W1S_via2Array_1x2_HH_C
[11/15 15:50:18   2546s] (I)        3  180 : CTS_2W1S_via3Array_2x1_VV_C 180 : CTS_2W1S_via3Array_2x1_VV_C
[11/15 15:50:18   2546s] (I)        4  183 : CTS_2W1S_via4Array_1x2_HH_C 183 : CTS_2W1S_via4Array_1x2_HH_C
[11/15 15:50:18   2546s] (I)        5  184 : CTS_2W1S_via5Array_2x1_VV_C 184 : CTS_2W1S_via5Array_2x1_VV_C
[11/15 15:50:18   2546s] (I)        6  186 : CTS_2W1S_via6Array_2x1_VH_C 186 : CTS_2W1S_via6Array_2x1_VH_C
[11/15 15:50:18   2546s] (I)        7   27 : VIA7_X                    192 : CTS_2W1S_via7Array_2x1_HV_E
[11/15 15:50:18   2546s] (I)       ===========================================================================
[11/15 15:50:18   2546s] (I)       Started Read blockages ( Layer 2-8 ) ( Curr Mem: 5605.25 MB )
[11/15 15:50:18   2546s] (I)       Started Read routing blockages ( Curr Mem: 5605.25 MB )
[11/15 15:50:18   2546s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5605.25 MB )
[11/15 15:50:18   2546s] (I)       Started Read instance blockages ( Curr Mem: 5605.25 MB )
[11/15 15:50:18   2546s] (I)       Finished Read instance blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5605.25 MB )
[11/15 15:50:18   2546s] (I)       Started Read PG blockages ( Curr Mem: 5605.25 MB )
[11/15 15:50:18   2546s] [NR-eGR] Read 63527 PG shapes
[11/15 15:50:18   2546s] (I)       Finished Read PG blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5605.25 MB )
[11/15 15:50:18   2546s] (I)       Started Read boundary cut boxes ( Curr Mem: 5605.25 MB )
[11/15 15:50:18   2546s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5605.25 MB )
[11/15 15:50:18   2546s] [NR-eGR] #Routing Blockages  : 20
[11/15 15:50:18   2546s] [NR-eGR] #Instance Blockages : 3210
[11/15 15:50:18   2546s] [NR-eGR] #PG Blockages       : 63527
[11/15 15:50:18   2546s] [NR-eGR] #Halo Blockages     : 0
[11/15 15:50:18   2546s] [NR-eGR] #Boundary Blockages : 21
[11/15 15:50:18   2546s] (I)       Finished Read blockages ( Layer 2-8 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5605.25 MB )
[11/15 15:50:18   2546s] (I)       Started Read blackboxes ( Curr Mem: 5605.25 MB )
[11/15 15:50:18   2546s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/15 15:50:18   2546s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5605.25 MB )
[11/15 15:50:18   2546s] (I)       Started Read prerouted ( Curr Mem: 5605.25 MB )
[11/15 15:50:18   2546s] [NR-eGR] Num Prerouted Nets = 569  Num Prerouted Wires = 20125
[11/15 15:50:18   2546s] (I)       Finished Read prerouted ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 5605.25 MB )
[11/15 15:50:18   2546s] (I)       Started Read unlegalized nets ( Curr Mem: 5605.25 MB )
[11/15 15:50:18   2546s] (I)       Finished Read unlegalized nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5605.25 MB )
[11/15 15:50:18   2546s] (I)       Started Read nets ( Curr Mem: 5605.25 MB )
[11/15 15:50:18   2546s] [NR-eGR] Read numTotalNets=31838  numIgnoredNets=569
[11/15 15:50:18   2546s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5612.17 MB )
[11/15 15:50:18   2546s] (I)       Started Set up via pillars ( Curr Mem: 5612.17 MB )
[11/15 15:50:18   2546s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5612.17 MB )
[11/15 15:50:18   2546s] (I)       early_global_route_priority property id does not exist.
[11/15 15:50:18   2546s] (I)       Started Initialize 3D grid graph ( Curr Mem: 5612.17 MB )
[11/15 15:50:18   2546s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5612.17 MB )
[11/15 15:50:18   2546s] (I)       Model blockages into capacity
[11/15 15:50:18   2546s] (I)       Read Num Blocks=66778  Num Prerouted Wires=20125  Num CS=0
[11/15 15:50:18   2546s] (I)       Started Initialize 3D capacity ( Curr Mem: 5612.17 MB )
[11/15 15:50:18   2546s] (I)       Layer 1 (V) : #blockages 12244 : #preroutes 10978
[11/15 15:50:18   2546s] (I)       Layer 2 (H) : #blockages 11902 : #preroutes 6639
[11/15 15:50:18   2546s] (I)       Layer 3 (V) : #blockages 13412 : #preroutes 1865
[11/15 15:50:18   2546s] (I)       Layer 4 (H) : #blockages 12033 : #preroutes 545
[11/15 15:50:18   2546s] (I)       Layer 5 (V) : #blockages 10322 : #preroutes 87
[11/15 15:50:18   2546s] (I)       Layer 6 (H) : #blockages 5968 : #preroutes 11
[11/15 15:50:18   2546s] (I)       Layer 7 (V) : #blockages 897 : #preroutes 0
[11/15 15:50:18   2546s] (I)       Finished Initialize 3D capacity ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 5612.17 MB )
[11/15 15:50:18   2546s] (I)       -- layer congestion ratio --
[11/15 15:50:18   2546s] (I)       Layer 1 : 0.100000
[11/15 15:50:18   2546s] (I)       Layer 2 : 0.700000
[11/15 15:50:18   2546s] (I)       Layer 3 : 0.700000
[11/15 15:50:18   2546s] (I)       Layer 4 : 0.700000
[11/15 15:50:18   2546s] (I)       Layer 5 : 0.700000
[11/15 15:50:18   2546s] (I)       Layer 6 : 0.700000
[11/15 15:50:18   2546s] (I)       Layer 7 : 0.700000
[11/15 15:50:18   2546s] (I)       Layer 8 : 0.700000
[11/15 15:50:18   2546s] (I)       ----------------------------
[11/15 15:50:18   2546s] (I)       Number of ignored nets                =    569
[11/15 15:50:18   2546s] (I)       Number of connected nets              =      0
[11/15 15:50:18   2546s] (I)       Number of fixed nets                  =    569.  Ignored: Yes
[11/15 15:50:18   2546s] (I)       Number of clock nets                  =    569.  Ignored: No
[11/15 15:50:18   2546s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[11/15 15:50:18   2546s] (I)       Number of special nets                =      0.  Ignored: Yes
[11/15 15:50:18   2546s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[11/15 15:50:18   2546s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[11/15 15:50:18   2546s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[11/15 15:50:18   2546s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[11/15 15:50:18   2546s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/15 15:50:18   2546s] (I)       Finished Import route data (8T) ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 5612.17 MB )
[11/15 15:50:18   2546s] (I)       Finished Create route DB ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 5612.17 MB )
[11/15 15:50:18   2546s] (I)       Started Read aux data ( Curr Mem: 5612.17 MB )
[11/15 15:50:18   2546s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5612.17 MB )
[11/15 15:50:18   2546s] (I)       Started Others data preparation ( Curr Mem: 5612.17 MB )
[11/15 15:50:18   2546s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5612.17 MB )
[11/15 15:50:18   2546s] (I)       Started Create route kernel ( Curr Mem: 5612.17 MB )
[11/15 15:50:18   2546s] (I)       Ndr track 0 does not exist
[11/15 15:50:18   2546s] (I)       Ndr track 0 does not exist
[11/15 15:50:18   2546s] (I)       Ndr track 0 does not exist
[11/15 15:50:18   2546s] (I)       ---------------------Grid Graph Info--------------------
[11/15 15:50:18   2546s] (I)       Routing area        : (0, 0) - (2372000, 1372000)
[11/15 15:50:18   2546s] (I)       Core area           : (2000, 4000) - (2370000, 1370000)
[11/15 15:50:18   2546s] (I)       Site width          :   400  (dbu)
[11/15 15:50:18   2546s] (I)       Row height          :  4000  (dbu)
[11/15 15:50:18   2546s] (I)       GCell row height    :  4000  (dbu)
[11/15 15:50:18   2546s] (I)       GCell width         :  4000  (dbu)
[11/15 15:50:18   2546s] (I)       GCell height        :  4000  (dbu)
[11/15 15:50:18   2546s] (I)       Grid                :   593   343     8
[11/15 15:50:18   2546s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[11/15 15:50:18   2546s] (I)       Vertical capacity   :     0  4000     0  4000     0  4000     0  4000
[11/15 15:50:18   2546s] (I)       Horizontal capacity :     0     0  4000     0  4000     0  4000     0
[11/15 15:50:18   2546s] (I)       Default wire width  :   180   200   200   200   200   200   200   800
[11/15 15:50:18   2546s] (I)       Default wire space  :   180   200   200   200   200   200   200   800
[11/15 15:50:18   2546s] (I)       Default wire pitch  :   360   400   400   400   400   400   400  1600
[11/15 15:50:18   2546s] (I)       Default pitch size  :   360   400   400   400   400   400   400  1600
[11/15 15:50:18   2546s] (I)       First track coord   :     0   200   200   200   200   200   200  1200
[11/15 15:50:18   2546s] (I)       Num tracks per GCell: 11.11 10.00 10.00 10.00 10.00 10.00 10.00  2.50
[11/15 15:50:18   2546s] (I)       Total num of tracks :     0  5930  3430  5930  3430  5930  3430  1482
[11/15 15:50:18   2546s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[11/15 15:50:18   2546s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[11/15 15:50:18   2546s] (I)       --------------------------------------------------------
[11/15 15:50:18   2546s] 
[11/15 15:50:18   2546s] [NR-eGR] ============ Routing rule table ============
[11/15 15:50:18   2546s] [NR-eGR] Rule id: 0  Nets: 31269 
[11/15 15:50:18   2546s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/15 15:50:18   2546s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=400  L8=1600
[11/15 15:50:18   2546s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[11/15 15:50:18   2546s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[11/15 15:50:18   2546s] [NR-eGR] Rule id: 1  Rule name: CTS_2W2S  Nets: 0 
[11/15 15:50:18   2546s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:2 Max Demand(H):9 Max Demand(V):9
[11/15 15:50:18   2546s] (I)       Pitch:  L1=1080  L2=3600  L3=3600  L4=3600  L5=3600  L6=3600  L7=1200  L8=4800
[11/15 15:50:18   2546s] (I)       NumUsedTracks:  L1=3  L2=9  L3=9  L4=9  L5=9  L6=9  L7=3  L8=3
[11/15 15:50:18   2546s] (I)       NumFullyUsedTracks:  L1=1  L2=7  L3=7  L4=7  L5=7  L6=7  L7=1  L8=1
[11/15 15:50:18   2546s] [NR-eGR] Rule id: 2  Rule name: CTS_2W1S  Nets: 0 
[11/15 15:50:18   2546s] (I)       ID:2  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):5 Max Demand(V):5
[11/15 15:50:18   2546s] (I)       Pitch:  L1=360  L2=2000  L3=2000  L4=2000  L5=2000  L6=2000  L7=400  L8=1600
[11/15 15:50:18   2546s] (I)       NumUsedTracks:  L1=1  L2=5  L3=5  L4=5  L5=5  L6=5  L7=1  L8=1
[11/15 15:50:18   2546s] (I)       NumFullyUsedTracks:  L1=1  L2=5  L3=5  L4=5  L5=5  L6=5  L7=1  L8=1
[11/15 15:50:18   2546s] [NR-eGR] ========================================
[11/15 15:50:18   2546s] [NR-eGR] 
[11/15 15:50:18   2546s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/15 15:50:18   2546s] (I)       blocked tracks on layer2 : = 1436602 / 2033990 (70.63%)
[11/15 15:50:18   2546s] (I)       blocked tracks on layer3 : = 1271636 / 2033990 (62.52%)
[11/15 15:50:18   2546s] (I)       blocked tracks on layer4 : = 1433404 / 2033990 (70.47%)
[11/15 15:50:18   2546s] (I)       blocked tracks on layer5 : = 480865 / 2033990 (23.64%)
[11/15 15:50:18   2546s] (I)       blocked tracks on layer6 : = 633463 / 2033990 (31.14%)
[11/15 15:50:18   2546s] (I)       blocked tracks on layer7 : = 962846 / 2033990 (47.34%)
[11/15 15:50:18   2546s] (I)       blocked tracks on layer8 : = 508326 / 508326 (100.00%)
[11/15 15:50:18   2546s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5620.32 MB )
[11/15 15:50:18   2546s] (I)       Finished Import and model ( CPU: 0.28 sec, Real: 0.28 sec, Curr Mem: 5620.32 MB )
[11/15 15:50:18   2546s] (I)       Reset routing kernel
[11/15 15:50:18   2546s] (I)       Started Global Routing ( Curr Mem: 5620.32 MB )
[11/15 15:50:18   2546s] (I)       Started Initialization ( Curr Mem: 5620.32 MB )
[11/15 15:50:18   2546s] (I)       totalPins=108476  totalGlobalPin=105267 (97.04%)
[11/15 15:50:18   2546s] (I)       Finished Initialization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5620.32 MB )
[11/15 15:50:18   2546s] (I)       Started Net group 1 ( Curr Mem: 5620.32 MB )
[11/15 15:50:18   2546s] (I)       Started Generate topology (8T) ( Curr Mem: 5620.32 MB )
[11/15 15:50:18   2546s] (I)       Finished Generate topology (8T) ( CPU: 0.03 sec, Real: 0.01 sec, Curr Mem: 5621.79 MB )
[11/15 15:50:18   2546s] (I)       total 2D Cap : 6588958 = (3538551 H, 3050407 V)
[11/15 15:50:18   2546s] [NR-eGR] Layer group 1: route 31269 net(s) in layer range [2, 8]
[11/15 15:50:18   2546s] (I)       
[11/15 15:50:18   2546s] (I)       ============  Phase 1a Route ============
[11/15 15:50:18   2546s] (I)       Started Phase 1a ( Curr Mem: 5621.79 MB )
[11/15 15:50:18   2546s] (I)       Started Pattern routing ( Curr Mem: 5621.79 MB )
[11/15 15:50:19   2547s] (I)       Finished Pattern routing ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 5621.79 MB )
[11/15 15:50:19   2547s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 5621.79 MB )
[11/15 15:50:19   2547s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 42
[11/15 15:50:19   2547s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 5621.79 MB )
[11/15 15:50:19   2547s] (I)       Usage: 463053 = (269790 H, 193263 V) = (7.62% H, 6.34% V) = (5.396e+05um H, 3.865e+05um V)
[11/15 15:50:19   2547s] (I)       Started Add via demand to 2D ( Curr Mem: 5621.79 MB )
[11/15 15:50:19   2547s] (I)       Finished Add via demand to 2D ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5621.79 MB )
[11/15 15:50:19   2547s] (I)       Finished Phase 1a ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 5621.79 MB )
[11/15 15:50:19   2547s] (I)       
[11/15 15:50:19   2547s] (I)       ============  Phase 1b Route ============
[11/15 15:50:19   2547s] (I)       Started Phase 1b ( Curr Mem: 5621.79 MB )
[11/15 15:50:19   2547s] (I)       Started Monotonic routing ( Curr Mem: 5621.79 MB )
[11/15 15:50:19   2547s] (I)       Finished Monotonic routing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 5621.79 MB )
[11/15 15:50:19   2547s] (I)       Usage: 463364 = (269834 H, 193530 V) = (7.63% H, 6.34% V) = (5.397e+05um H, 3.871e+05um V)
[11/15 15:50:19   2547s] (I)       Overflow of layer group 1: 0.65% H + 0.14% V. EstWL: 9.267280e+05um
[11/15 15:50:19   2547s] (I)       Congestion metric : 0.65%H 0.14%V, 0.80%HV
[11/15 15:50:19   2547s] (I)       Congestion threshold : each 60.00, sum 90.00
[11/15 15:50:19   2547s] (I)       Finished Phase 1b ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 5621.79 MB )
[11/15 15:50:19   2547s] (I)       
[11/15 15:50:19   2547s] (I)       ============  Phase 1c Route ============
[11/15 15:50:19   2547s] (I)       Started Phase 1c ( Curr Mem: 5621.79 MB )
[11/15 15:50:19   2547s] (I)       Started Two level routing ( Curr Mem: 5621.79 MB )
[11/15 15:50:19   2547s] (I)       Level2 Grid: 119 x 69
[11/15 15:50:19   2547s] (I)       Started Two Level Routing ( Curr Mem: 5621.79 MB )
[11/15 15:50:19   2547s] (I)       Finished Two Level Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 5621.79 MB )
[11/15 15:50:19   2547s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 5621.79 MB )
[11/15 15:50:19   2547s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5621.79 MB )
[11/15 15:50:19   2547s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5621.79 MB )
[11/15 15:50:19   2547s] (I)       Finished Two level routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 5621.79 MB )
[11/15 15:50:19   2547s] (I)       Usage: 463747 = (269911 H, 193836 V) = (7.63% H, 6.35% V) = (5.398e+05um H, 3.877e+05um V)
[11/15 15:50:19   2547s] (I)       Finished Phase 1c ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 5621.79 MB )
[11/15 15:50:19   2547s] (I)       
[11/15 15:50:19   2547s] (I)       ============  Phase 1d Route ============
[11/15 15:50:19   2547s] (I)       Started Phase 1d ( Curr Mem: 5621.79 MB )
[11/15 15:50:19   2547s] (I)       Started Detoured routing ( Curr Mem: 5621.79 MB )
[11/15 15:50:19   2547s] (I)       Finished Detoured routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 5621.79 MB )
[11/15 15:50:19   2547s] (I)       Usage: 463747 = (269911 H, 193836 V) = (7.63% H, 6.35% V) = (5.398e+05um H, 3.877e+05um V)
[11/15 15:50:19   2547s] (I)       Finished Phase 1d ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 5621.79 MB )
[11/15 15:50:19   2547s] (I)       
[11/15 15:50:19   2547s] (I)       ============  Phase 1e Route ============
[11/15 15:50:19   2547s] (I)       Started Phase 1e ( Curr Mem: 5621.79 MB )
[11/15 15:50:19   2547s] (I)       Started Route legalization ( Curr Mem: 5621.79 MB )
[11/15 15:50:19   2547s] (I)       Started Legalize Blockage Violations ( Curr Mem: 5621.79 MB )
[11/15 15:50:19   2547s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5621.79 MB )
[11/15 15:50:19   2547s] (I)       Finished Route legalization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5621.79 MB )
[11/15 15:50:19   2547s] (I)       Usage: 463747 = (269911 H, 193836 V) = (7.63% H, 6.35% V) = (5.398e+05um H, 3.877e+05um V)
[11/15 15:50:19   2547s] [NR-eGR] Early Global Route overflow of layer group 1: 0.43% H + 0.01% V. EstWL: 9.274940e+05um
[11/15 15:50:19   2547s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5621.79 MB )
[11/15 15:50:19   2547s] (I)       
[11/15 15:50:19   2547s] (I)       ============  Phase 1l Route ============
[11/15 15:50:19   2547s] (I)       Started Phase 1l ( Curr Mem: 5621.79 MB )
[11/15 15:50:19   2547s] (I)       Started Layer assignment (8T) ( Curr Mem: 5621.79 MB )
[11/15 15:50:19   2547s] (I)       Current Layer assignment (8T) [Initialization] ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 5621.79 MB )
[11/15 15:50:19   2547s] (I)       Finished Layer assignment (8T) ( CPU: 0.66 sec, Real: 0.16 sec, Curr Mem: 5621.79 MB )
[11/15 15:50:19   2547s] (I)       Finished Phase 1l ( CPU: 0.66 sec, Real: 0.17 sec, Curr Mem: 5621.79 MB )
[11/15 15:50:19   2547s] (I)       Finished Net group 1 ( CPU: 0.91 sec, Real: 0.40 sec, Curr Mem: 5621.79 MB )
[11/15 15:50:19   2547s] (I)       Started Clean cong LA ( Curr Mem: 5621.79 MB )
[11/15 15:50:19   2547s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5621.79 MB )
[11/15 15:50:19   2547s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[11/15 15:50:19   2547s] (I)       Layer  2:     745855    168030       121     1202230      825830    (59.28%) 
[11/15 15:50:19   2547s] (I)       Layer  3:     771116    196369      1732     1195570      834990    (58.88%) 
[11/15 15:50:19   2547s] (I)       Layer  4:     744514     92000       105     1203850      824210    (59.36%) 
[11/15 15:50:19   2547s] (I)       Layer  5:    1564428    158882      1865      389700     1640860    (19.19%) 
[11/15 15:50:19   2547s] (I)       Layer  6:    1558657     37012       172      384450     1643610    (18.96%) 
[11/15 15:50:19   2547s] (I)       Layer  7:    1205861      4118         3      702910     1327650    (34.62%) 
[11/15 15:50:19   2547s] (I)       Layer  8:          0         0         0      507015           0    (100.00%) 
[11/15 15:50:19   2547s] (I)       Total:       6590431    656411      3998     5585725     7097150    (44.04%) 
[11/15 15:50:19   2547s] (I)       
[11/15 15:50:19   2547s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/15 15:50:19   2547s] [NR-eGR]                        OverCon           OverCon           OverCon            
[11/15 15:50:19   2547s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[11/15 15:50:19   2547s] [NR-eGR]       Layer              (1-4)             (5-8)            (9-12)    OverCon 
[11/15 15:50:19   2547s] [NR-eGR] --------------------------------------------------------------------------------
[11/15 15:50:19   2547s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/15 15:50:19   2547s] [NR-eGR]      M2  (2)        83( 0.10%)         0( 0.00%)         0( 0.00%)   ( 0.10%) 
[11/15 15:50:19   2547s] [NR-eGR]      M3  (3)       812( 0.97%)        45( 0.05%)         0( 0.00%)   ( 1.03%) 
[11/15 15:50:19   2547s] [NR-eGR]      M4  (4)        75( 0.09%)         1( 0.00%)         0( 0.00%)   ( 0.09%) 
[11/15 15:50:19   2547s] [NR-eGR]      M5  (5)      1136( 0.69%)        35( 0.02%)         3( 0.00%)   ( 0.72%) 
[11/15 15:50:19   2547s] [NR-eGR]      M6  (6)        91( 0.06%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[11/15 15:50:19   2547s] [NR-eGR]      M7  (7)         3( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/15 15:50:19   2547s] [NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/15 15:50:19   2547s] [NR-eGR] --------------------------------------------------------------------------------
[11/15 15:50:19   2547s] [NR-eGR] Total             2200( 0.31%)        81( 0.01%)         3( 0.00%)   ( 0.32%) 
[11/15 15:50:19   2547s] [NR-eGR] 
[11/15 15:50:19   2547s] (I)       Finished Global Routing ( CPU: 0.94 sec, Real: 0.43 sec, Curr Mem: 5621.79 MB )
[11/15 15:50:19   2547s] (I)       Started Export 3D cong map ( Curr Mem: 5621.79 MB )
[11/15 15:50:19   2547s] (I)       total 2D Cap : 6619318 = (3557200 H, 3062118 V)
[11/15 15:50:19   2547s] (I)       Started Export 2D cong map ( Curr Mem: 5621.79 MB )
[11/15 15:50:19   2547s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.21% H + 0.01% V
[11/15 15:50:19   2547s] [NR-eGR] Overflow after Early Global Route 0.33% H + 0.01% V
[11/15 15:50:19   2547s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5621.79 MB )
[11/15 15:50:19   2547s] (I)       Finished Export 3D cong map ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 5621.79 MB )
[11/15 15:50:19   2547s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.25 sec, Real: 0.74 sec, Curr Mem: 5621.79 MB )
[11/15 15:50:19   2547s] OPERPROF: Starting HotSpotCal at level 1, MEM:5621.8M
[11/15 15:50:19   2547s] [hotspot] +------------+---------------+---------------+
[11/15 15:50:19   2547s] [hotspot] |            |   max hotspot | total hotspot |
[11/15 15:50:19   2547s] [hotspot] +------------+---------------+---------------+
[11/15 15:50:19   2547s] [hotspot] | normalized |          6.69 |         14.95 |
[11/15 15:50:19   2547s] [hotspot] +------------+---------------+---------------+
[11/15 15:50:19   2547s] Local HotSpot Analysis: normalized max congestion hotspot area = 6.69, normalized total congestion hotspot area = 14.95 (area is in unit of 4 std-cell row bins)
[11/15 15:50:19   2547s] [hotspot] max/total 6.69/14.95, big hotspot (>10) total 5.90
[11/15 15:50:19   2547s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[11/15 15:50:19   2547s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 15:50:19   2547s] [hotspot] | top |            hotspot bbox             | hotspot score |
[11/15 15:50:19   2547s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 15:50:19   2547s] [hotspot] |  1  |   705.00   416.00   737.00   448.00 |        4.85   |
[11/15 15:50:19   2547s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 15:50:19   2547s] [hotspot] |  2  |   737.00   416.00   769.00   448.00 |        3.15   |
[11/15 15:50:19   2547s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 15:50:19   2547s] [hotspot] |  3  |   801.00   416.00   833.00   448.00 |        2.23   |
[11/15 15:50:19   2547s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 15:50:19   2547s] [hotspot] |  4  |   433.00   368.00   465.00   400.00 |        1.84   |
[11/15 15:50:19   2547s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 15:50:19   2547s] [hotspot] |  5  |   577.00   416.00   609.00   448.00 |        0.52   |
[11/15 15:50:19   2547s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 15:50:19   2547s] Top 5 hotspots total area: 12.59
[11/15 15:50:19   2547s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.021, REAL:0.012, MEM:5621.8M
[11/15 15:50:19   2548s] Deleting Cell Server ...
[11/15 15:50:19   2548s] Reported timing to dir ./timingReports
[11/15 15:50:19   2548s] **optDesign ... cpu = 0:00:40, real = 0:00:19, mem = 4061.7M, totSessionCpu=0:42:28 **
[11/15 15:50:19   2548s] OPERPROF: Starting spInitSiteArr at level 1, MEM:5460.1M
[11/15 15:50:19   2548s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.050, MEM:5460.1M
[11/15 15:50:20   2550s] Starting delay calculation for Hold views
[11/15 15:50:20   2550s] #################################################################################
[11/15 15:50:20   2550s] # Design Stage: PreRoute
[11/15 15:50:20   2550s] # Design Name: MCU
[11/15 15:50:20   2550s] # Design Mode: 65nm
[11/15 15:50:20   2550s] # Analysis Mode: MMMC OCV 
[11/15 15:50:20   2550s] # Parasitics Mode: No SPEF/RCDB 
[11/15 15:50:20   2550s] # Signoff Settings: SI Off 
[11/15 15:50:20   2550s] #################################################################################
[11/15 15:50:20   2550s] Topological Sorting (REAL = 0:00:00.0, MEM = 5516.9M, InitMEM = 5512.3M)
[11/15 15:50:20   2550s] Calculate late delays in OCV mode...
[11/15 15:50:20   2550s] Calculate early delays in OCV mode...
[11/15 15:50:20   2550s] Start delay calculation (fullDC) (8 T). (MEM=5516.87)
[11/15 15:50:20   2550s] *** Calculating scaling factor for min_library_set libraries using the default operating condition of each library.
[11/15 15:50:20   2550s] End AAE Lib Interpolated Model. (MEM=5536.6 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 15:50:21   2556s] Total number of fetched objects 32339
[11/15 15:50:21   2556s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[11/15 15:50:21   2556s] End delay calculation. (MEM=5884.16 CPU=0:00:04.8 REAL=0:00:01.0)
[11/15 15:50:21   2556s] End delay calculation (fullDC). (MEM=5884.16 CPU=0:00:05.9 REAL=0:00:01.0)
[11/15 15:50:21   2556s] *** CDM Built up (cpu=0:00:06.0  real=0:00:01.0  mem= 5884.2M) ***
[11/15 15:50:22   2559s] *** Done Building Timing Graph (cpu=0:00:08.8 real=0:00:02.0 totSessionCpu=0:42:39 mem=5884.2M)
[11/15 15:50:23   2562s] Starting delay calculation for Setup views
[11/15 15:50:23   2562s] #################################################################################
[11/15 15:50:23   2562s] # Design Stage: PreRoute
[11/15 15:50:23   2562s] # Design Name: MCU
[11/15 15:50:23   2562s] # Design Mode: 65nm
[11/15 15:50:23   2562s] # Analysis Mode: MMMC OCV 
[11/15 15:50:23   2562s] # Parasitics Mode: No SPEF/RCDB 
[11/15 15:50:23   2562s] # Signoff Settings: SI Off 
[11/15 15:50:23   2562s] #################################################################################
[11/15 15:50:23   2562s] Topological Sorting (REAL = 0:00:00.0, MEM = 5580.0M, InitMEM = 5575.5M)
[11/15 15:50:23   2562s] Calculate early delays in OCV mode...
[11/15 15:50:23   2562s] Calculate late delays in OCV mode...
[11/15 15:50:23   2562s] Start delay calculation (fullDC) (8 T). (MEM=5580.01)
[11/15 15:50:23   2562s] *** Calculating scaling factor for max_library_set libraries using the default operating condition of each library.
[11/15 15:50:23   2562s] End AAE Lib Interpolated Model. (MEM=5599.74 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 15:50:24   2568s] Total number of fetched objects 32339
[11/15 15:50:24   2568s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[11/15 15:50:24   2568s] End delay calculation. (MEM=5954.22 CPU=0:00:04.9 REAL=0:00:01.0)
[11/15 15:50:24   2568s] End delay calculation (fullDC). (MEM=5954.22 CPU=0:00:06.0 REAL=0:00:01.0)
[11/15 15:50:24   2568s] *** CDM Built up (cpu=0:00:06.2  real=0:00:01.0  mem= 5954.2M) ***
[11/15 15:50:25   2571s] *** Done Building Timing Graph (cpu=0:00:09.0 real=0:00:02.0 totSessionCpu=0:42:51 mem=5954.2M)
[11/15 15:50:26   2572s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 setup_analysis_view 
Hold views included:
 hold_analysis_view

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.004  |  0.032  |  0.004  | 12.886  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  6054   |  5606   |   353   |   123   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -6.138  |  0.047  | -6.138  |  0.119  |
|           TNS (ns):| -6.138  |  0.000  | -6.138  |  0.000  |
|    Violating Paths:|    1    |    0    |    1    |    0    |
|          All Paths:|  6054   |  5606   |   353   |   123   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     32 (32)      |   -0.163   |     32 (32)      |
|   max_tran     |     32 (96)      |   -1.227   |     32 (128)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 44.284%
Routing Overflow: 0.33% H and 0.01% V
------------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:24.9, REAL=0:00:07.0, MEM=5625.7M
[11/15 15:50:26   2572s] **optDesign ... cpu = 0:01:05, real = 0:00:26, mem = 4336.3M, totSessionCpu=0:42:53 **
[11/15 15:50:26   2572s] *** Finished optDesign ***
[11/15 15:50:26   2572s] 
[11/15 15:50:26   2572s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=  0:01:03 real=0:00:26.3)
[11/15 15:50:26   2572s] Info: pop threads available for lower-level modules during optimization.
[11/15 15:50:26   2572s] Info: Destroy the CCOpt slew target map.
[11/15 15:50:26   2572s] clean pInstBBox. size 0
[11/15 15:50:27   2573s] All LLGs are deleted
[11/15 15:50:27   2573s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:5625.7M
[11/15 15:50:27   2573s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:5625.7M
[11/15 15:50:27   2573s] *** optDesign #1 [finish] : cpu/real = 0:01:03.9/0:00:26.6 (2.4), totSession cpu/real = 0:42:53.0/0:13:26.5 (3.2), mem = 5625.7M
[11/15 15:50:27   2573s] 
[11/15 15:50:27   2573s] =============================================================================================
[11/15 15:50:27   2573s]  Final TAT Report for optDesign #1                                              20.12-s088_1
[11/15 15:50:27   2573s] =============================================================================================
[11/15 15:50:27   2573s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/15 15:50:27   2573s] ---------------------------------------------------------------------------------------------
[11/15 15:50:27   2573s] [ InitOpt                ]      1   0:00:01.9  (   7.3 % )     0:00:01.9 /  0:00:02.2    1.1
[11/15 15:50:27   2573s] [ HoldOpt                ]      1   0:00:10.0  (  37.6 % )     0:00:14.9 /  0:00:33.9    2.3
[11/15 15:50:27   2573s] [ ViewPruning            ]      8   0:00:00.9  (   3.4 % )     0:00:00.9 /  0:00:01.7    1.9
[11/15 15:50:27   2573s] [ RefinePlace            ]      1   0:00:01.2  (   4.7 % )     0:00:01.2 /  0:00:01.9    1.5
[11/15 15:50:27   2573s] [ TimingUpdate           ]     13   0:00:02.5  (   9.3 % )     0:00:06.1 /  0:00:26.5    4.3
[11/15 15:50:27   2573s] [ FullDelayCalc          ]      3   0:00:03.7  (  13.8 % )     0:00:03.7 /  0:00:18.6    5.1
[11/15 15:50:27   2573s] [ OptSummaryReport       ]      7   0:00:01.3  (   5.0 % )     0:00:08.2 /  0:00:26.9    3.3
[11/15 15:50:27   2573s] [ TimingReport           ]      9   0:00:00.9  (   3.2 % )     0:00:00.9 /  0:00:02.3    2.8
[11/15 15:50:27   2573s] [ DrvReport              ]      2   0:00:01.2  (   4.6 % )     0:00:01.2 /  0:00:01.6    1.3
[11/15 15:50:27   2573s] [ GenerateReports        ]      2   0:00:00.9  (   3.3 % )     0:00:00.9 /  0:00:00.9    1.0
[11/15 15:50:27   2573s] [ SlackTraversorInit     ]      3   0:00:00.5  (   2.0 % )     0:00:00.5 /  0:00:00.5    1.0
[11/15 15:50:27   2573s] [ CellServerInit         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.3
[11/15 15:50:27   2573s] [ MISC                   ]          0:00:01.5  (   5.7 % )     0:00:01.5 /  0:00:02.2    1.4
[11/15 15:50:27   2573s] ---------------------------------------------------------------------------------------------
[11/15 15:50:27   2573s]  optDesign #1 TOTAL                 0:00:26.6  ( 100.0 % )     0:00:26.6 /  0:01:03.9    2.4
[11/15 15:50:27   2573s] ---------------------------------------------------------------------------------------------
[11/15 15:50:27   2573s] 
[11/15 15:50:27   2573s] <CMD> fit
[11/15 15:50:27   2573s] <CMD> redraw
[11/15 15:50:27   2573s] <CMD> timeDesign -postCTS -expandedViews -outDir rpt/MCU.timeDesign.postcts
[11/15 15:50:27   2573s] *** timeDesign #1 [begin] : totSession cpu/real = 0:42:53.2/0:13:26.5 (3.2), mem = 5625.7M
[11/15 15:50:27   2573s] **Info: Trial Route has Max Route Layer 15/8.
[11/15 15:50:27   2573s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:5557.7M
[11/15 15:50:27   2573s] All LLGs are deleted
[11/15 15:50:27   2573s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:5557.7M
[11/15 15:50:27   2573s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:5557.7M
[11/15 15:50:27   2573s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:5557.7M
[11/15 15:50:27   2573s] Start to check current routing status for nets...
[11/15 15:50:27   2573s] All nets are already routed correctly.
[11/15 15:50:27   2573s] End to check current routing status for nets (mem=5557.7M)
[11/15 15:50:27   2573s] Effort level <high> specified for reg2reg path_group
[11/15 15:50:27   2574s] Effort level <high> specified for reg2cgate path_group
[11/15 15:50:27   2574s] OPERPROF: Starting spInitSiteArr at level 1, MEM:5559.7M
[11/15 15:50:27   2574s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:5559.7M
[11/15 15:50:27   2574s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:5559.7M
[11/15 15:50:27   2575s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.065, REAL:0.011, MEM:5561.2M
[11/15 15:50:27   2575s] Fast DP-INIT is on for default
[11/15 15:50:27   2575s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.123, REAL:0.053, MEM:5561.2M
[11/15 15:50:27   2575s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.147, REAL:0.078, MEM:5561.2M
[11/15 15:50:27   2575s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:5561.2M
[11/15 15:50:27   2575s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.002, REAL:0.002, MEM:5561.2M
[11/15 15:50:30   2580s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 setup_analysis_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.004  |  0.032  |  0.004  | 12.886  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  6054   |  5606   |   353   |   123   |
+--------------------+---------+---------+---------+---------+
|setup_analysis_view |  0.004  |  0.032  |  0.004  | 12.886  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |  6054   |  5606   |   353   |   123   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     32 (32)      |   -0.163   |     32 (32)      |
|   max_tran     |     32 (96)      |   -1.227   |     32 (128)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 44.284%
Routing Overflow: 0.33% H and 0.01% V
------------------------------------------------------------------
Reported timing to dir rpt/MCU.timeDesign.postcts
[11/15 15:50:30   2580s] Total CPU time: 7.66 sec
[11/15 15:50:30   2580s] Total Real time: 3.0 sec
[11/15 15:50:30   2580s] Total Memory Usage: 5559.175781 Mbytes
[11/15 15:50:30   2580s] *** timeDesign #1 [finish] : cpu/real = 0:00:07.7/0:00:03.9 (2.0), totSession cpu/real = 0:43:00.9/0:13:30.4 (3.2), mem = 5559.2M
[11/15 15:50:30   2580s] 
[11/15 15:50:30   2580s] =============================================================================================
[11/15 15:50:30   2580s]  Final TAT Report for timeDesign #1                                             20.12-s088_1
[11/15 15:50:30   2580s] =============================================================================================
[11/15 15:50:30   2580s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/15 15:50:30   2580s] ---------------------------------------------------------------------------------------------
[11/15 15:50:30   2580s] [ TimingUpdate           ]      1   0:00:00.5  (  14.0 % )     0:00:00.5 /  0:00:02.8    5.3
[11/15 15:50:30   2580s] [ OptSummaryReport       ]      1   0:00:00.1  (   3.7 % )     0:00:03.3 /  0:00:05.9    1.8
[11/15 15:50:30   2580s] [ TimingReport           ]      1   0:00:00.2  (   5.1 % )     0:00:00.2 /  0:00:00.5    2.5
[11/15 15:50:30   2580s] [ DrvReport              ]      1   0:00:01.1  (  28.5 % )     0:00:01.1 /  0:00:01.1    1.0
[11/15 15:50:30   2580s] [ GenerateReports        ]      1   0:00:01.3  (  33.0 % )     0:00:01.3 /  0:00:01.3    1.0
[11/15 15:50:30   2580s] [ MISC                   ]          0:00:00.6  (  15.7 % )     0:00:00.6 /  0:00:01.7    2.9
[11/15 15:50:30   2580s] ---------------------------------------------------------------------------------------------
[11/15 15:50:30   2580s]  timeDesign #1 TOTAL                0:00:03.9  ( 100.0 % )     0:00:03.9 /  0:00:07.7    2.0
[11/15 15:50:30   2580s] ---------------------------------------------------------------------------------------------
[11/15 15:50:30   2580s] 
[11/15 15:50:30   2580s] Info: pop threads available for lower-level modules during optimization.
[11/15 15:50:30   2580s] <CMD> report_ccopt_clock_trees -file rpt/MCU.report_ccopt_clock_trees.postcts
[11/15 15:50:30   2580s] Clock tree timing engine global stage delay update for max_delay_corner:setup.early...
[11/15 15:50:30   2580s] End AAE Lib Interpolated Model. (MEM=5559.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 15:50:31   2581s] Clock tree timing engine global stage delay update for max_delay_corner:setup.early done. (took cpu=0:00:00.3 real=0:00:00.1)
[11/15 15:50:31   2581s] Clock tree timing engine global stage delay update for max_delay_corner:setup.late...
[11/15 15:50:31   2581s] Clock tree timing engine global stage delay update for max_delay_corner:setup.late done. (took cpu=0:00:00.1 real=0:00:00.0)
[11/15 15:50:31   2581s] Clock tree timing engine global stage delay update for min_delay_corner:hold.early...
[11/15 15:50:31   2581s] Clock tree timing engine global stage delay update for min_delay_corner:hold.early done. (took cpu=0:00:00.1 real=0:00:00.0)
[11/15 15:50:31   2581s] Clock tree timing engine global stage delay update for min_delay_corner:hold.late...
[11/15 15:50:31   2581s] Clock tree timing engine global stage delay update for min_delay_corner:hold.late done. (took cpu=0:00:00.1 real=0:00:00.0)
[11/15 15:50:31   2581s] <CMD> report_ccopt_skew_groups -file rpt/MCU.report_ccopt_skew_groups.postcts
[11/15 15:50:31   2581s] Clock tree timing engine global stage delay update for max_delay_corner:setup.early...
[11/15 15:50:31   2581s] End AAE Lib Interpolated Model. (MEM=5872.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 15:50:31   2582s] Clock tree timing engine global stage delay update for max_delay_corner:setup.early done. (took cpu=0:00:00.3 real=0:00:00.0)
[11/15 15:50:31   2582s] Clock tree timing engine global stage delay update for max_delay_corner:setup.late...
[11/15 15:50:31   2582s] Clock tree timing engine global stage delay update for max_delay_corner:setup.late done. (took cpu=0:00:00.1 real=0:00:00.0)
[11/15 15:50:31   2582s] Clock tree timing engine global stage delay update for min_delay_corner:hold.early...
[11/15 15:50:31   2582s] Clock tree timing engine global stage delay update for min_delay_corner:hold.early done. (took cpu=0:00:00.1 real=0:00:00.0)
[11/15 15:50:31   2582s] Clock tree timing engine global stage delay update for min_delay_corner:hold.late...
[11/15 15:50:31   2582s] Clock tree timing engine global stage delay update for min_delay_corner:hold.late done. (took cpu=0:00:00.1 real=0:00:00.0)
[11/15 15:50:31   2582s] ### UNL STATUS #### : Running nanoroute
[11/15 15:50:31   2582s] <CMD> setNanoRouteMode -routeTopRoutingLayer 7 -envNumberFailLimit 10 -droutePostRouteSwapVia multiCut -drouteUseMultiCutViaEffort medium -routeAllowPowerGroundPin true -drouteFixAntenna true -routeAntennaCellName ANTENNA2A10TH -routeInsertAntennaDiode true -routeInsertDiodeForClockNets true -routeIgnoreAntennaTopCellPin false -routeFixTopLayerAntenna false -drouteAntennaEcoListFile rpt/MCU.routeDesign.diodes.txt -dbSkipAnalog true -drouteEndIteration default
[11/15 15:50:31   2582s] **WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/15 15:50:31   2582s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[11/15 15:50:31   2582s] #WARNING (NRIF-80) When droutePostRouteSwapVia is set to 'multiCut', the post route via swapping step will be performed on all nets, and to double cut vias. To swap to DFM vias based on via weight, please set the option to 'true'.
[11/15 15:50:31   2582s] <CMD> routeDesign
[11/15 15:50:31   2582s] #% Begin routeDesign (date=11/15 15:50:31, mem=4267.9M)
[11/15 15:50:31   2582s] ### Time Record (routeDesign) is installed.
[11/15 15:50:31   2582s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4267.86 (MB), peak = 4639.91 (MB)
[11/15 15:50:31   2582s] **INFO: User settings:
[11/15 15:50:31   2582s] setNanoRouteMode -dbSkipAnalog                                  true
[11/15 15:50:31   2582s] setNanoRouteMode -drouteAntennaEcoListFile                      rpt/MCU.routeDesign.diodes.txt
[11/15 15:50:31   2582s] setNanoRouteMode -drouteFixAntenna                              true
[11/15 15:50:31   2582s] setNanoRouteMode -droutePostRouteSwapVia                        multiCut
[11/15 15:50:31   2582s] setNanoRouteMode -drouteUseMultiCutViaEffort                    medium
[11/15 15:50:31   2582s] setNanoRouteMode -envNumberFailLimit                            10
[11/15 15:50:31   2582s] setNanoRouteMode -extractThirdPartyCompatible                   false
[11/15 15:50:31   2582s] setNanoRouteMode -grouteExpTdStdDelay                           21.3
[11/15 15:50:31   2582s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[11/15 15:50:31   2582s] setNanoRouteMode -routeAllowPowerGroundPin                      true
[11/15 15:50:31   2582s] setNanoRouteMode -routeAntennaCellName                          ANTENNA2A10TH
[11/15 15:50:31   2582s] setNanoRouteMode -routeFillerInstPrefix                         FILLER
[11/15 15:50:31   2582s] setNanoRouteMode -routeFixTopLayerAntenna                       false
[11/15 15:50:31   2582s] setNanoRouteMode -routeIgnoreAntennaTopCellPin                  false
[11/15 15:50:31   2582s] setNanoRouteMode -routeInsertAntennaDiode                       true
[11/15 15:50:31   2582s] setNanoRouteMode -routeInsertDiodeForClockNets                  true
[11/15 15:50:31   2582s] setNanoRouteMode -routeReInsertFillerCellList                   {FILLTIE128A10TH FILLTIE64A10TH FILLTIE32A10TH FILLTIE16A10TH FILLTIE8A10TH FILLTIE4A10TH FILLTIE2A10TH FILL128A10TH FILL64A10TH FILL32A10TH FILL16A10TH FILL8A10TH FILL4A10TH FILL2A10TH FILL1A10TH}
[11/15 15:50:31   2582s] setNanoRouteMode -routeReInsertFillerCellListFromFile           false
[11/15 15:50:31   2582s] setNanoRouteMode -routeTopRoutingLayer                          7
[11/15 15:50:31   2582s] setDesignMode -flowEffort                                       standard
[11/15 15:50:31   2582s] setDesignMode -powerEffort                                      low
[11/15 15:50:31   2582s] setDesignMode -process                                          65
[11/15 15:50:31   2582s] setDesignMode -propagateActivity                                true
[11/15 15:50:31   2582s] setExtractRCMode -coupling_c_th                                 0.1
[11/15 15:50:31   2582s] setExtractRCMode -engine                                        preRoute
[11/15 15:50:31   2582s] setExtractRCMode -relative_c_th                                 1
[11/15 15:50:31   2582s] setExtractRCMode -total_c_th                                    0
[11/15 15:50:31   2582s] setDelayCalMode -enable_high_fanout                             true
[11/15 15:50:31   2582s] setDelayCalMode -eng_copyNetPropToNewNet                        true
[11/15 15:50:31   2582s] setDelayCalMode -engine                                         aae
[11/15 15:50:31   2582s] setDelayCalMode -ignoreNetLoad                                  false
[11/15 15:50:31   2582s] setDelayCalMode -socv_accuracy_mode                             low
[11/15 15:50:31   2582s] setSIMode -separate_delta_delay_on_data                         true
[11/15 15:50:31   2582s] 
[11/15 15:50:31   2582s] #**INFO: setDesignMode -flowEffort standard
[11/15 15:50:31   2582s] #**INFO: multi-cut via swapping will be performed after routing.
[11/15 15:50:31   2582s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[11/15 15:50:31   2582s] OPERPROF: Starting checkPlace at level 1, MEM:5567.4M
[11/15 15:50:31   2582s] z: 2, totalTracks: 1
[11/15 15:50:31   2582s] z: 4, totalTracks: 1
[11/15 15:50:31   2582s] z: 6, totalTracks: 1
[11/15 15:50:31   2582s] z: 8, totalTracks: 1
[11/15 15:50:31   2582s] #spOpts: N=65 
[11/15 15:50:31   2582s] All LLGs are deleted
[11/15 15:50:31   2582s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:5567.4M
[11/15 15:50:31   2582s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:5567.4M
[11/15 15:50:31   2582s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:5567.4M
[11/15 15:50:31   2582s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:5567.4M
[11/15 15:50:31   2582s] Core basic site is TSMC65ADV10TSITE
[11/15 15:50:31   2582s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:5567.4M
[11/15 15:50:31   2582s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.069, REAL:0.011, MEM:5560.9M
[11/15 15:50:31   2582s] SiteArray: non-trimmed site array dimensions = 341 x 5920
[11/15 15:50:31   2582s] SiteArray: use 8,380,416 bytes
[11/15 15:50:31   2582s] SiteArray: current memory after site array memory allocation 5560.9M
[11/15 15:50:31   2582s] SiteArray: FP blocked sites are writable
[11/15 15:50:31   2582s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.102, REAL:0.033, MEM:5560.9M
[11/15 15:50:31   2582s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.108, REAL:0.038, MEM:5560.9M
[11/15 15:50:31   2582s] Begin checking placement ... (start mem=5567.4M, init mem=5560.9M)
[11/15 15:50:31   2582s] 
[11/15 15:50:31   2582s] Running CheckPlace using 8 threads!...
[11/15 15:50:31   2583s] 
[11/15 15:50:31   2583s] ...checkPlace MT is done!
[11/15 15:50:31   2583s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:5560.9M
[11/15 15:50:31   2583s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.013, REAL:0.013, MEM:5560.9M
[11/15 15:50:31   2583s] *info: Placed = 36225          (Fixed = 7071)
[11/15 15:50:31   2583s] *info: Unplaced = 0           
[11/15 15:50:31   2583s] Placement Density:44.28%(129964/293476)
[11/15 15:50:31   2583s] Placement Density (including fixed std cells):45.25%(135160/298672)
[11/15 15:50:31   2583s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:5560.9M
[11/15 15:50:31   2583s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.013, REAL:0.013, MEM:5560.9M
[11/15 15:50:31   2583s] Finished checkPlace (total: cpu=0:00:00.5, real=0:00:00.0; vio checks: cpu=0:00:00.3, real=0:00:00.0; mem=5560.9M)
[11/15 15:50:31   2583s] OPERPROF: Finished checkPlace at level 1, CPU:0.470, REAL:0.201, MEM:5560.9M
[11/15 15:50:31   2583s] 
[11/15 15:50:31   2583s] changeUseClockNetStatus Option :  -noFixedNetWires 
[11/15 15:50:31   2583s] *** Changed status on (569) nets in Clock.
[11/15 15:50:31   2583s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=5560.9M) ***
[11/15 15:50:31   2583s] #Start route 571 clock and analog nets...
[11/15 15:50:31   2583s] % Begin globalDetailRoute (date=11/15 15:50:31, mem=4271.5M)
[11/15 15:50:31   2583s] 
[11/15 15:50:31   2583s] globalDetailRoute
[11/15 15:50:31   2583s] 
[11/15 15:50:31   2583s] ### Time Record (globalDetailRoute) is installed.
[11/15 15:50:31   2583s] #Start globalDetailRoute on Sat Nov 15 15:50:31 2025
[11/15 15:50:31   2583s] #
[11/15 15:50:31   2583s] ### Time Record (Pre Callback) is installed.
[11/15 15:50:31   2583s] ### Time Record (Pre Callback) is uninstalled.
[11/15 15:50:31   2583s] ### Time Record (DB Import) is installed.
[11/15 15:50:31   2583s] ### Time Record (Timing Data Generation) is installed.
[11/15 15:50:31   2583s] ### Time Record (Timing Data Generation) is uninstalled.
[11/15 15:50:31   2583s] LayerId::1 widthSet size::1
[11/15 15:50:31   2583s] LayerId::2 widthSet size::2
[11/15 15:50:31   2583s] LayerId::3 widthSet size::2
[11/15 15:50:31   2583s] LayerId::4 widthSet size::2
[11/15 15:50:31   2583s] LayerId::5 widthSet size::2
[11/15 15:50:31   2583s] LayerId::6 widthSet size::2
[11/15 15:50:31   2583s] LayerId::7 widthSet size::1
[11/15 15:50:31   2583s] LayerId::8 widthSet size::1
[11/15 15:50:31   2583s] Skipped RC grid update for preRoute extraction.
[11/15 15:50:31   2583s] Initializing multi-corner resistance tables ...
[11/15 15:50:31   2583s] {RT worst_rc_corner 0 7 7 0}
[11/15 15:50:31   2583s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.340704 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.871300 ; wcR: 0.680000 ; newSi: 0.081200 ; pMod: 80 ; 
[11/15 15:50:32   2583s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[11/15 15:50:32   2583s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[31] of net a0[31] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:50:32   2583s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[30] of net a0[30] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:50:32   2583s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[29] of net a0[29] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:50:32   2583s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[28] of net a0[28] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:50:32   2583s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[27] of net a0[27] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:50:32   2583s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[26] of net a0[26] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:50:32   2583s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[25] of net a0[25] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:50:32   2583s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[24] of net a0[24] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:50:32   2583s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[23] of net a0[23] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:50:32   2583s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[22] of net a0[22] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:50:32   2583s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[21] of net a0[21] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:50:32   2583s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[20] of net a0[20] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:50:32   2583s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[19] of net a0[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:50:32   2583s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[18] of net a0[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:50:32   2583s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[17] of net a0[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:50:32   2583s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[16] of net a0[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:50:32   2583s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[15] of net a0[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:50:32   2583s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[14] of net a0[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:50:32   2583s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[13] of net a0[13] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:50:32   2583s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[12] of net a0[12] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:50:32   2583s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[11/15 15:50:32   2583s] #To increase the message display limit, refer to the product command reference manual.
[11/15 15:50:32   2583s] ### Net info: total nets: 33769
[11/15 15:50:32   2583s] ### Net info: dirty nets: 154
[11/15 15:50:32   2583s] ### Net info: marked as disconnected nets: 0
[11/15 15:50:32   2584s] #num needed restored net=33198
[11/15 15:50:32   2584s] #need_extraction net=33198 (total=33769)
[11/15 15:50:32   2584s] ### Net info: fully routed nets: 569
[11/15 15:50:32   2584s] ### Net info: trivial (< 2 pins) nets: 1931
[11/15 15:50:32   2584s] ### Net info: unrouted nets: 31269
[11/15 15:50:32   2584s] ### Net info: re-extraction nets: 0
[11/15 15:50:32   2584s] ### Net info: ignored nets: 0
[11/15 15:50:32   2584s] ### Net info: skip routing nets: 33198
[11/15 15:50:32   2584s] ### import design signature (63): route=58039974 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1826108353 net_attr=2115006075 dirty_area=1023531587 del_dirty_area=0 cell=539026169 placement=537441756 pin_access=2096076857 halo=0
[11/15 15:50:32   2584s] ### Time Record (DB Import) is uninstalled.
[11/15 15:50:32   2584s] #NanoRoute Version 20.12-s088_1 NR201104-1900/20_12-UB
[11/15 15:50:32   2584s] #RTESIG:78da8d954d6fd340108639f32b466e0f4122eecc7a3f8fa10451a9842a4ab956066f524b
[11/15 15:50:32   2584s] #       898decb5807fcfaa45c8ae52cffa36f233ef7cedec5e5c7e5b6f2113989358f668ed03c1
[11/15 15:50:32   2584s] #       662b9008e5921ce295c087f8ebfe43f6f6e2f2ebddce5908dde061f1bd6d8fef61e87d07
[11/15 15:50:32   2584s] #       bd0fa16e0eef9e092a08b2ee67b8fa727d9f77ed10fc47dfd78726afeab6f27d1e7e870c
[11/15 15:50:32   2584s] #       167de8a2cb5901210c2858d44df007df9d470cc1be3cf6fff3a8fe34e5a9fe0195df97c3
[11/15 15:50:32   2584s] #       31bcc02521e0bca252862b4c0b84ec14d5ebeb8129412b15515fd5c3691e34928098d4ac
[11/15 15:50:32   2584s] #       33d362cf30ce4a762e8406304785f183c5fed896e115b0d089a0e63323615c02641dc8f9
[11/15 15:50:32   2584s] #       3690700296026366c8665690059504c6a152ae12c0c280485254c8af88a604a64860f8b1
[11/15 15:50:32   2584s] #       172e41c7299691e840505ef01d902241ad90098c4bdb229232e18c29543ca42394ad36bb
[11/15 15:50:32   2584s] #       f566b3122bc2dd6726b42603d9637d78e438a721eb43d954655745d637c3e935322a1edb
[11/15 15:50:32   2584s] #       5fb390d5f132fa74737bbbde3281ad167cd9562734d01ac1cecc1a7eaed6dae7dc7737eb
[11/15 15:50:32   2584s] #       b8f94f5d867fb69613b3101393f4c49cba4e3d478e9318e30063f5b1f4081fd16338e564
[11/15 15:50:32   2584s] #       589bd253c7f7cb490386b91c9de21f66a70dcf98b9dbebcd5fb3c17228
[11/15 15:50:32   2584s] #
[11/15 15:50:32   2584s] #Skip comparing routing design signature in db-snapshot flow
[11/15 15:50:32   2584s] ### Time Record (Data Preparation) is installed.
[11/15 15:50:32   2584s] #RTESIG:78da8d954d6fd340108639f32b466e0f4122eecc7a3f8fa10451a9842a4ab956066f524b
[11/15 15:50:32   2584s] #       898decb5807fcfaa45c8ae52cffa36f233ef7cedce5e5c7e5b6f2113989358f668ed03c1
[11/15 15:50:32   2584s] #       662b9008e5921ce295c087f8ebfe43f6f6e2f2ebddce5908dde061f1bd6d8fef61e87d07
[11/15 15:50:32   2584s] #       bd0fa16e0eef9e092a08b2ee67b8fa727d9f77ed10fc47dfd78726afeab6f27d1e7e870c
[11/15 15:50:32   2584s] #       167de8a2cb5901210c2858d44df007df9d470cc1be3cf6fff3a8fe34e5a9fe0195df97c3
[11/15 15:50:32   2584s] #       31bcc02521e0bca252862b4c0b84ec14d5ebeb8129412b15515fd5c3691e34928098d4ac
[11/15 15:50:32   2584s] #       33d362cf30ce4a762e8406304785f183c5fed896e115b0d089a0e63323615c02641dc8f9
[11/15 15:50:32   2584s] #       3690700296026366c8665690059504c6a152ae12c0c280485254c85f114d094c91c0f063
[11/15 15:50:32   2584s] #       2f5c828e532c23d181a0bce03b2045825a21131897768b48ca8433a650f1908e50b6daec
[11/15 15:50:32   2584s] #       d69bcd4aac08779f99d09a0c648ff5e191e39c86ac0f6553955d1559df0ca7d7c8a8786c
[11/15 15:50:32   2584s] #       7fcd42a610903d55c3c4b53a6ead4f37b7b7eb2d4b0abe3f562774da1ac10ed71afe0058
[11/15 15:50:32   2584s] #       6b9f73dfddace38a781a07fcb3b59c98859898a427e6d475ea39729cc4180718ab8fa547
[11/15 15:50:32   2584s] #       f8881ec32947c8da949e3abe5f4e1a30cc16758a7fc19d363c63e6d6dc9bbfe5057ed9
[11/15 15:50:32   2584s] #
[11/15 15:50:32   2584s] ### Time Record (Data Preparation) is uninstalled.
[11/15 15:50:32   2584s] ### Time Record (Global Routing) is installed.
[11/15 15:50:32   2584s] ### Time Record (Global Routing) is uninstalled.
[11/15 15:50:32   2584s] #Total number of trivial nets (e.g. < 2 pins) = 1931 (skipped).
[11/15 15:50:32   2584s] #Total number of nets with skipped attribute = 31269 (skipped).
[11/15 15:50:32   2584s] #Total number of routable nets = 569.
[11/15 15:50:32   2584s] #Total number of nets in the design = 33769.
[11/15 15:50:32   2584s] #159 routable nets do not have any wires.
[11/15 15:50:32   2584s] #410 routable nets have routed wires.
[11/15 15:50:32   2584s] #31269 skipped nets have only detail routed wires.
[11/15 15:50:32   2584s] #159 nets will be global routed.
[11/15 15:50:32   2584s] #159 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[11/15 15:50:32   2584s] #410 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[11/15 15:50:32   2584s] #Using multithreading with 8 threads.
[11/15 15:50:32   2584s] ### Time Record (Data Preparation) is installed.
[11/15 15:50:32   2584s] #Start routing data preparation on Sat Nov 15 15:50:32 2025
[11/15 15:50:32   2584s] #
[11/15 15:50:32   2584s] #Minimum voltage of a net in the design = 0.000.
[11/15 15:50:32   2584s] #Maximum voltage of a net in the design = 1.100.
[11/15 15:50:32   2584s] #Voltage range [0.000 - 1.100] has 33765 nets.
[11/15 15:50:32   2584s] #Voltage range [0.900 - 1.100] has 1 net.
[11/15 15:50:32   2584s] #Voltage range [0.000 - 0.000] has 3 nets.
[11/15 15:50:32   2584s] ### Time Record (Cell Pin Access) is installed.
[11/15 15:50:32   2584s] #Rebuild pin access data for design.
[11/15 15:50:32   2584s] #Initial pin access analysis.
[11/15 15:50:36   2612s] #Detail pin access analysis.
[11/15 15:50:36   2612s] ### Time Record (Cell Pin Access) is uninstalled.
[11/15 15:50:36   2612s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[11/15 15:50:36   2612s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[11/15 15:50:36   2612s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[11/15 15:50:36   2612s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[11/15 15:50:36   2612s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[11/15 15:50:36   2612s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[11/15 15:50:36   2612s] # M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[11/15 15:50:36   2612s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[11/15 15:50:36   2612s] #Monitoring time of adding inner blkg by smac
[11/15 15:50:36   2612s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4336.89 (MB), peak = 4639.91 (MB)
[11/15 15:50:36   2612s] #Regenerating Ggrids automatically.
[11/15 15:50:36   2612s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[11/15 15:50:36   2612s] #Using automatically generated G-grids.
[11/15 15:50:37   2612s] #Done routing data preparation.
[11/15 15:50:37   2612s] #cpu time = 00:00:28, elapsed time = 00:00:04, memory = 4338.76 (MB), peak = 4639.91 (MB)
[11/15 15:50:37   2613s] #
[11/15 15:50:37   2613s] #Finished routing data preparation on Sat Nov 15 15:50:37 2025
[11/15 15:50:37   2613s] #
[11/15 15:50:37   2613s] #Cpu time = 00:00:28
[11/15 15:50:37   2613s] #Elapsed time = 00:00:04
[11/15 15:50:37   2613s] #Increased memory = 33.14 (MB)
[11/15 15:50:37   2613s] #Total memory = 4338.76 (MB)
[11/15 15:50:37   2613s] #Peak memory = 4639.91 (MB)
[11/15 15:50:37   2613s] #
[11/15 15:50:37   2613s] ### Time Record (Data Preparation) is uninstalled.
[11/15 15:50:37   2613s] ### Time Record (Global Routing) is installed.
[11/15 15:50:37   2613s] #
[11/15 15:50:37   2613s] #Start global routing on Sat Nov 15 15:50:37 2025
[11/15 15:50:37   2613s] #
[11/15 15:50:37   2613s] #
[11/15 15:50:37   2613s] #Start global routing initialization on Sat Nov 15 15:50:37 2025
[11/15 15:50:37   2613s] #
[11/15 15:50:37   2613s] #Number of eco nets is 159
[11/15 15:50:37   2613s] #
[11/15 15:50:37   2613s] #Start global routing data preparation on Sat Nov 15 15:50:37 2025
[11/15 15:50:37   2613s] #
[11/15 15:50:37   2613s] ### build_merged_routing_blockage_rect_list starts on Sat Nov 15 15:50:37 2025 with memory = 4339.04 (MB), peak = 4639.91 (MB)
[11/15 15:50:37   2613s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:4.2 GB, peak:4.5 GB --1.00 [8]--
[11/15 15:50:37   2613s] #Start routing resource analysis on Sat Nov 15 15:50:37 2025
[11/15 15:50:37   2613s] #
[11/15 15:50:37   2613s] ### init_is_bin_blocked starts on Sat Nov 15 15:50:37 2025 with memory = 4339.23 (MB), peak = 4639.91 (MB)
[11/15 15:50:37   2613s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:4.2 GB, peak:4.5 GB --1.00 [8]--
[11/15 15:50:37   2613s] ### PDHT_Row_Thread::compute_flow_cap starts on Sat Nov 15 15:50:37 2025 with memory = 4350.05 (MB), peak = 4639.91 (MB)
[11/15 15:50:37   2613s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:01, real:00:00:00, mem:4.3 GB, peak:4.5 GB --7.12 [8]--
[11/15 15:50:37   2613s] ### adjust_flow_cap starts on Sat Nov 15 15:50:37 2025 with memory = 4353.23 (MB), peak = 4639.91 (MB)
[11/15 15:50:37   2613s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.5 GB --1.76 [8]--
[11/15 15:50:37   2613s] ### adjust_partial_route_blockage starts on Sat Nov 15 15:50:37 2025 with memory = 4354.45 (MB), peak = 4639.91 (MB)
[11/15 15:50:37   2613s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.5 GB --1.00 [8]--
[11/15 15:50:37   2613s] ### set_via_blocked starts on Sat Nov 15 15:50:37 2025 with memory = 4354.45 (MB), peak = 4639.91 (MB)
[11/15 15:50:37   2613s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.5 GB --1.89 [8]--
[11/15 15:50:37   2613s] ### copy_flow starts on Sat Nov 15 15:50:37 2025 with memory = 4354.44 (MB), peak = 4639.91 (MB)
[11/15 15:50:37   2613s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.5 GB --0.63 [8]--
[11/15 15:50:37   2613s] #Routing resource analysis is done on Sat Nov 15 15:50:37 2025
[11/15 15:50:37   2613s] #
[11/15 15:50:37   2613s] ### report_flow_cap starts on Sat Nov 15 15:50:37 2025 with memory = 4352.52 (MB), peak = 4639.91 (MB)
[11/15 15:50:37   2613s] #  Resource Analysis:
[11/15 15:50:37   2613s] #
[11/15 15:50:37   2613s] #               Routing  #Avail      #Track     #Total     %Gcell
[11/15 15:50:37   2613s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[11/15 15:50:37   2613s] #  --------------------------------------------------------------
[11/15 15:50:37   2613s] #  M1             H        1391        2039       91080    79.94%
[11/15 15:50:37   2613s] #  M2             V        2404        3526       91080    65.29%
[11/15 15:50:37   2613s] #  M3             H        1386        2044       91080    59.40%
[11/15 15:50:37   2613s] #  M4             V        3025        2905       91080    65.07%
[11/15 15:50:37   2613s] #  M5             H        2713         717       91080    19.38%
[11/15 15:50:37   2613s] #  M6             V        4786        1144       91080    26.26%
[11/15 15:50:37   2613s] #  M7             H        2343        1087       91080    43.89%
[11/15 15:50:37   2613s] #  M8             V           0        1481       91080   100.00%
[11/15 15:50:37   2613s] #  --------------------------------------------------------------
[11/15 15:50:37   2613s] #  Total                  18049      49.92%      728640    57.40%
[11/15 15:50:37   2613s] #
[11/15 15:50:37   2613s] #  206 nets (0.61%) with 1 preferred extra spacing.
[11/15 15:50:37   2613s] #
[11/15 15:50:37   2613s] #
[11/15 15:50:37   2613s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.5 GB --0.97 [8]--
[11/15 15:50:37   2613s] ### analyze_m2_tracks starts on Sat Nov 15 15:50:37 2025 with memory = 4352.70 (MB), peak = 4639.91 (MB)
[11/15 15:50:37   2613s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.5 GB --1.00 [8]--
[11/15 15:50:37   2613s] ### report_initial_resource starts on Sat Nov 15 15:50:37 2025 with memory = 4352.70 (MB), peak = 4639.91 (MB)
[11/15 15:50:37   2613s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.5 GB --1.00 [8]--
[11/15 15:50:37   2613s] ### mark_pg_pins_accessibility starts on Sat Nov 15 15:50:37 2025 with memory = 4352.70 (MB), peak = 4639.91 (MB)
[11/15 15:50:37   2613s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.5 GB --1.00 [8]--
[11/15 15:50:37   2613s] ### set_net_region starts on Sat Nov 15 15:50:37 2025 with memory = 4352.70 (MB), peak = 4639.91 (MB)
[11/15 15:50:37   2613s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.5 GB --1.00 [8]--
[11/15 15:50:37   2613s] #
[11/15 15:50:37   2613s] #Global routing data preparation is done on Sat Nov 15 15:50:37 2025
[11/15 15:50:37   2613s] #
[11/15 15:50:37   2613s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4352.52 (MB), peak = 4639.91 (MB)
[11/15 15:50:37   2613s] #
[11/15 15:50:37   2613s] ### prepare_level starts on Sat Nov 15 15:50:37 2025 with memory = 4352.52 (MB), peak = 4639.91 (MB)
[11/15 15:50:37   2613s] ### init level 1 starts on Sat Nov 15 15:50:37 2025 with memory = 4352.52 (MB), peak = 4639.91 (MB)
[11/15 15:50:37   2613s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.5 GB --1.00 [8]--
[11/15 15:50:37   2613s] ### Level 1 hgrid = 396 X 230
[11/15 15:50:37   2613s] ### prepare_level_flow starts on Sat Nov 15 15:50:37 2025 with memory = 4352.52 (MB), peak = 4639.91 (MB)
[11/15 15:50:37   2613s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.5 GB --1.00 [8]--
[11/15 15:50:37   2613s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.5 GB --1.00 [8]--
[11/15 15:50:37   2613s] #
[11/15 15:50:37   2613s] #Global routing initialization is done on Sat Nov 15 15:50:37 2025
[11/15 15:50:37   2613s] #
[11/15 15:50:37   2613s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4352.52 (MB), peak = 4639.91 (MB)
[11/15 15:50:37   2613s] #
[11/15 15:50:37   2613s] #start global routing iteration 1...
[11/15 15:50:37   2613s] ### init_flow_edge starts on Sat Nov 15 15:50:37 2025 with memory = 4352.52 (MB), peak = 4639.91 (MB)
[11/15 15:50:37   2613s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.5 GB --0.92 [8]--
[11/15 15:50:37   2613s] ### routing at level 1 (topmost level) iter 0
[11/15 15:50:37   2614s] ### measure_qor starts on Sat Nov 15 15:50:37 2025 with memory = 4356.25 (MB), peak = 4639.91 (MB)
[11/15 15:50:37   2614s] ### measure_congestion starts on Sat Nov 15 15:50:37 2025 with memory = 4356.25 (MB), peak = 4639.91 (MB)
[11/15 15:50:37   2614s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.5 GB --1.00 [8]--
[11/15 15:50:37   2614s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.5 GB --2.04 [8]--
[11/15 15:50:37   2614s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4355.73 (MB), peak = 4639.91 (MB)
[11/15 15:50:37   2614s] #
[11/15 15:50:37   2614s] #start global routing iteration 2...
[11/15 15:50:37   2614s] ### routing at level 1 (topmost level) iter 1
[11/15 15:50:37   2614s] ### measure_qor starts on Sat Nov 15 15:50:37 2025 with memory = 4355.73 (MB), peak = 4639.91 (MB)
[11/15 15:50:37   2614s] ### measure_congestion starts on Sat Nov 15 15:50:37 2025 with memory = 4355.73 (MB), peak = 4639.91 (MB)
[11/15 15:50:37   2614s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.5 GB --1.00 [8]--
[11/15 15:50:37   2614s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.5 GB --1.90 [8]--
[11/15 15:50:37   2614s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4355.73 (MB), peak = 4639.91 (MB)
[11/15 15:50:37   2614s] #
[11/15 15:50:37   2614s] ### route_end starts on Sat Nov 15 15:50:37 2025 with memory = 4355.73 (MB), peak = 4639.91 (MB)
[11/15 15:50:37   2614s] #
[11/15 15:50:37   2614s] #Total number of trivial nets (e.g. < 2 pins) = 1931 (skipped).
[11/15 15:50:37   2614s] #Total number of nets with skipped attribute = 31269 (skipped).
[11/15 15:50:37   2614s] #Total number of routable nets = 569.
[11/15 15:50:37   2614s] #Total number of nets in the design = 33769.
[11/15 15:50:37   2614s] #
[11/15 15:50:37   2614s] #569 routable nets have routed wires.
[11/15 15:50:37   2614s] #31269 skipped nets have only detail routed wires.
[11/15 15:50:37   2614s] #159 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[11/15 15:50:37   2614s] #410 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[11/15 15:50:37   2614s] #
[11/15 15:50:37   2614s] #Routed net constraints summary:
[11/15 15:50:37   2614s] #---------------------------------------------------------------------
[11/15 15:50:37   2614s] #        Rules   Shielding   Pref Layer   Avoid Detour   Unconstrained  
[11/15 15:50:37   2614s] #---------------------------------------------------------------------
[11/15 15:50:37   2614s] #      Default           0            0              0               0  
[11/15 15:50:37   2614s] #     CTS_2W2S           6            0              0               0  
[11/15 15:50:37   2614s] #     CTS_2W1S           0          153            153               0  
[11/15 15:50:37   2614s] #---------------------------------------------------------------------
[11/15 15:50:37   2614s] #        Total           6          153            153               0  
[11/15 15:50:37   2614s] #---------------------------------------------------------------------
[11/15 15:50:37   2614s] #
[11/15 15:50:37   2614s] #Routing constraints summary of the whole design:
[11/15 15:50:37   2614s] #---------------------------------------------------------------------
[11/15 15:50:37   2614s] #        Rules   Shielding   Pref Layer   Avoid Detour   Unconstrained  
[11/15 15:50:37   2614s] #---------------------------------------------------------------------
[11/15 15:50:37   2614s] #      Default           0            0              0           31269  
[11/15 15:50:37   2614s] #     CTS_2W2S         206            0              0               0  
[11/15 15:50:37   2614s] #     CTS_2W1S           0          363            363               0  
[11/15 15:50:37   2614s] #---------------------------------------------------------------------
[11/15 15:50:37   2614s] #        Total         206          363            363           31269  
[11/15 15:50:37   2614s] #---------------------------------------------------------------------
[11/15 15:50:37   2614s] #
[11/15 15:50:37   2614s] ### cal_base_flow starts on Sat Nov 15 15:50:37 2025 with memory = 4355.73 (MB), peak = 4639.91 (MB)
[11/15 15:50:37   2614s] ### init_flow_edge starts on Sat Nov 15 15:50:37 2025 with memory = 4355.73 (MB), peak = 4639.91 (MB)
[11/15 15:50:37   2614s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.5 GB --0.80 [8]--
[11/15 15:50:37   2614s] ### cal_flow starts on Sat Nov 15 15:50:37 2025 with memory = 4355.95 (MB), peak = 4639.91 (MB)
[11/15 15:50:37   2614s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.5 GB --1.00 [8]--
[11/15 15:50:37   2614s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.5 GB --0.92 [8]--
[11/15 15:50:37   2614s] ### report_overcon starts on Sat Nov 15 15:50:37 2025 with memory = 4355.95 (MB), peak = 4639.91 (MB)
[11/15 15:50:37   2614s] #
[11/15 15:50:37   2614s] #  Congestion Analysis: (blocked Gcells are excluded)
[11/15 15:50:37   2614s] #
[11/15 15:50:37   2614s] #                 OverCon       OverCon          
[11/15 15:50:37   2614s] #                  #Gcell        #Gcell    %Gcell
[11/15 15:50:37   2614s] #     Layer           (1)           (2)   OverCon  Flow/Cap
[11/15 15:50:37   2614s] #  ------------------------------------------------------------
[11/15 15:50:37   2614s] #  M1            0(0.00%)      0(0.00%)   (0.00%)     0.58  
[11/15 15:50:37   2614s] #  M2           25(0.07%)      1(0.00%)   (0.07%)     0.26  
[11/15 15:50:37   2614s] #  M3            0(0.00%)      0(0.00%)   (0.00%)     0.10  
[11/15 15:50:37   2614s] #  M4            0(0.00%)      0(0.00%)   (0.00%)     0.25  
[11/15 15:50:37   2614s] #  M5            0(0.00%)      0(0.00%)   (0.00%)     0.05  
[11/15 15:50:37   2614s] #  M6            0(0.00%)      0(0.00%)   (0.00%)     0.15  
[11/15 15:50:37   2614s] #  M7            0(0.00%)      0(0.00%)   (0.00%)     0.10  
[11/15 15:50:37   2614s] #  ------------------------------------------------------------
[11/15 15:50:37   2614s] #     Total     25(0.01%)      1(0.00%)   (0.01%)
[11/15 15:50:37   2614s] #
[11/15 15:50:37   2614s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
[11/15 15:50:37   2614s] #  Overflow after GR: 0.00% H + 0.01% V
[11/15 15:50:37   2614s] #
[11/15 15:50:37   2614s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.5 GB --1.00 [8]--
[11/15 15:50:37   2614s] ### cal_base_flow starts on Sat Nov 15 15:50:37 2025 with memory = 4355.95 (MB), peak = 4639.91 (MB)
[11/15 15:50:37   2614s] ### init_flow_edge starts on Sat Nov 15 15:50:37 2025 with memory = 4355.95 (MB), peak = 4639.91 (MB)
[11/15 15:50:37   2614s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.5 GB --0.79 [8]--
[11/15 15:50:37   2614s] ### cal_flow starts on Sat Nov 15 15:50:37 2025 with memory = 4356.03 (MB), peak = 4639.91 (MB)
[11/15 15:50:37   2614s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.5 GB --1.00 [8]--
[11/15 15:50:37   2614s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.5 GB --0.93 [8]--
[11/15 15:50:37   2614s] ### export_cong_map starts on Sat Nov 15 15:50:37 2025 with memory = 4356.03 (MB), peak = 4639.91 (MB)
[11/15 15:50:37   2614s] ### PDZT_Export::export_cong_map starts on Sat Nov 15 15:50:37 2025 with memory = 4357.58 (MB), peak = 4639.91 (MB)
[11/15 15:50:37   2614s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.5 GB --1.05 [8]--
[11/15 15:50:37   2614s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.5 GB --0.56 [8]--
[11/15 15:50:37   2614s] ### import_cong_map starts on Sat Nov 15 15:50:37 2025 with memory = 4357.58 (MB), peak = 4639.91 (MB)
[11/15 15:50:37   2614s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.5 GB --1.00 [8]--
[11/15 15:50:37   2614s] ### update starts on Sat Nov 15 15:50:37 2025 with memory = 4357.58 (MB), peak = 4639.91 (MB)
[11/15 15:50:37   2614s] #Complete Global Routing.
[11/15 15:50:37   2614s] #Total number of nets with non-default rule or having extra spacing = 571
[11/15 15:50:37   2614s] #Total wire length = 44557 um.
[11/15 15:50:37   2614s] #Total half perimeter of net bounding box = 31933 um.
[11/15 15:50:37   2614s] #Total wire length on LAYER M1 = 99 um.
[11/15 15:50:37   2614s] #Total wire length on LAYER M2 = 8126 um.
[11/15 15:50:37   2614s] #Total wire length on LAYER M3 = 13695 um.
[11/15 15:50:37   2614s] #Total wire length on LAYER M4 = 9460 um.
[11/15 15:50:37   2614s] #Total wire length on LAYER M5 = 11655 um.
[11/15 15:50:37   2614s] #Total wire length on LAYER M6 = 1379 um.
[11/15 15:50:37   2614s] #Total wire length on LAYER M7 = 143 um.
[11/15 15:50:37   2614s] #Total wire length on LAYER M8 = 0 um.
[11/15 15:50:37   2614s] #Total number of vias = 15303
[11/15 15:50:37   2614s] #Total number of multi-cut vias = 11824 ( 77.3%)
[11/15 15:50:37   2614s] #Total number of single cut vias = 3479 ( 22.7%)
[11/15 15:50:37   2614s] #Up-Via Summary (total 15303):
[11/15 15:50:37   2614s] #                   single-cut          multi-cut      Total
[11/15 15:50:37   2614s] #-----------------------------------------------------------
[11/15 15:50:37   2614s] # M1              3367 ( 59.9%)      2252 ( 40.1%)       5619
[11/15 15:50:37   2614s] # M2               108 (  1.7%)      6274 ( 98.3%)       6382
[11/15 15:50:37   2614s] # M3                 4 (  0.2%)      2408 ( 99.8%)       2412
[11/15 15:50:37   2614s] # M4                 0 (  0.0%)       734 (100.0%)        734
[11/15 15:50:37   2614s] # M5                 0 (  0.0%)       135 (100.0%)        135
[11/15 15:50:37   2614s] # M6                 0 (  0.0%)        21 (100.0%)         21
[11/15 15:50:37   2614s] #-----------------------------------------------------------
[11/15 15:50:37   2614s] #                 3479 ( 22.7%)     11824 ( 77.3%)      15303 
[11/15 15:50:37   2614s] #
[11/15 15:50:37   2614s] #Total number of involved priority nets 159
[11/15 15:50:37   2614s] #Maximum src to sink distance for priority net 470.9
[11/15 15:50:37   2614s] #Average of max src_to_sink distance for priority net 63.7
[11/15 15:50:37   2614s] #Average of ave src_to_sink distance for priority net 34.1
[11/15 15:50:37   2614s] ### update cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.5 GB --1.49 [8]--
[11/15 15:50:37   2614s] ### report_overcon starts on Sat Nov 15 15:50:37 2025 with memory = 4361.18 (MB), peak = 4639.91 (MB)
[11/15 15:50:37   2614s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.5 GB --1.00 [8]--
[11/15 15:50:37   2614s] ### report_overcon starts on Sat Nov 15 15:50:37 2025 with memory = 4361.18 (MB), peak = 4639.91 (MB)
[11/15 15:50:37   2614s] #Max overcon = 2 tracks.
[11/15 15:50:37   2614s] #Total overcon = 0.01%.
[11/15 15:50:37   2614s] #Worst layer Gcell overcon rate = 0.00%.
[11/15 15:50:37   2614s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.5 GB --1.00 [8]--
[11/15 15:50:37   2614s] ### route_end cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.5 GB --1.13 [8]--
[11/15 15:50:37   2614s] ### global_route design signature (66): route=1102192542 net_attr=1852979928
[11/15 15:50:37   2614s] #
[11/15 15:50:37   2614s] #Global routing statistics:
[11/15 15:50:37   2614s] #Cpu time = 00:00:01
[11/15 15:50:37   2614s] #Elapsed time = 00:00:01
[11/15 15:50:37   2614s] #Increased memory = 14.07 (MB)
[11/15 15:50:37   2614s] #Total memory = 4352.83 (MB)
[11/15 15:50:37   2614s] #Peak memory = 4639.91 (MB)
[11/15 15:50:37   2614s] #
[11/15 15:50:37   2614s] #Finished global routing on Sat Nov 15 15:50:37 2025
[11/15 15:50:37   2614s] #
[11/15 15:50:37   2614s] #
[11/15 15:50:37   2614s] ### Time Record (Global Routing) is uninstalled.
[11/15 15:50:37   2614s] ### Time Record (Data Preparation) is installed.
[11/15 15:50:37   2614s] ### Time Record (Data Preparation) is uninstalled.
[11/15 15:50:37   2614s] ### track-assign external-init starts on Sat Nov 15 15:50:37 2025 with memory = 4342.26 (MB), peak = 4639.91 (MB)
[11/15 15:50:37   2614s] ### Time Record (Track Assignment) is installed.
[11/15 15:50:37   2614s] ### Time Record (Track Assignment) is uninstalled.
[11/15 15:50:37   2614s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:4.2 GB, peak:4.5 GB --3.34 [8]--
[11/15 15:50:37   2614s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4342.26 (MB), peak = 4639.91 (MB)
[11/15 15:50:37   2614s] ### track-assign engine-init starts on Sat Nov 15 15:50:37 2025 with memory = 4342.26 (MB), peak = 4639.91 (MB)
[11/15 15:50:37   2614s] ### Time Record (Track Assignment) is installed.
[11/15 15:50:37   2614s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:4.2 GB, peak:4.5 GB --1.71 [8]--
[11/15 15:50:37   2614s] ### track-assign core-engine starts on Sat Nov 15 15:50:37 2025 with memory = 4342.26 (MB), peak = 4639.91 (MB)
[11/15 15:50:37   2614s] #Start Track Assignment.
[11/15 15:50:38   2614s] #Done with 57 horizontal wires in 8 hboxes and 56 vertical wires in 13 hboxes.
[11/15 15:50:38   2614s] #Done with 2 horizontal wires in 8 hboxes and 1 vertical wires in 13 hboxes.
[11/15 15:50:38   2615s] #Complete Track Assignment.
[11/15 15:50:38   2615s] #Total number of nets with non-default rule or having extra spacing = 571
[11/15 15:50:38   2615s] #Total wire length = 44875 um.
[11/15 15:50:38   2615s] #Total half perimeter of net bounding box = 31933 um.
[11/15 15:50:38   2615s] #Total wire length on LAYER M1 = 139 um.
[11/15 15:50:38   2615s] #Total wire length on LAYER M2 = 8256 um.
[11/15 15:50:38   2615s] #Total wire length on LAYER M3 = 13840 um.
[11/15 15:50:38   2615s] #Total wire length on LAYER M4 = 9463 um.
[11/15 15:50:38   2615s] #Total wire length on LAYER M5 = 11655 um.
[11/15 15:50:38   2615s] #Total wire length on LAYER M6 = 1379 um.
[11/15 15:50:38   2615s] #Total wire length on LAYER M7 = 143 um.
[11/15 15:50:38   2615s] #Total wire length on LAYER M8 = 0 um.
[11/15 15:50:38   2615s] #Total number of vias = 15303
[11/15 15:50:38   2615s] #Total number of multi-cut vias = 11824 ( 77.3%)
[11/15 15:50:38   2615s] #Total number of single cut vias = 3479 ( 22.7%)
[11/15 15:50:38   2615s] #Up-Via Summary (total 15303):
[11/15 15:50:38   2615s] #                   single-cut          multi-cut      Total
[11/15 15:50:38   2615s] #-----------------------------------------------------------
[11/15 15:50:38   2615s] # M1              3367 ( 59.9%)      2252 ( 40.1%)       5619
[11/15 15:50:38   2615s] # M2               108 (  1.7%)      6274 ( 98.3%)       6382
[11/15 15:50:38   2615s] # M3                 4 (  0.2%)      2408 ( 99.8%)       2412
[11/15 15:50:38   2615s] # M4                 0 (  0.0%)       734 (100.0%)        734
[11/15 15:50:38   2615s] # M5                 0 (  0.0%)       135 (100.0%)        135
[11/15 15:50:38   2615s] # M6                 0 (  0.0%)        21 (100.0%)         21
[11/15 15:50:38   2615s] #-----------------------------------------------------------
[11/15 15:50:38   2615s] #                 3479 ( 22.7%)     11824 ( 77.3%)      15303 
[11/15 15:50:38   2615s] #
[11/15 15:50:38   2615s] ### track_assign design signature (69): route=2035908221
[11/15 15:50:38   2615s] ### track-assign core-engine cpu:00:00:01, real:00:00:00, mem:4.3 GB, peak:4.5 GB --1.77 [8]--
[11/15 15:50:38   2615s] ### Time Record (Track Assignment) is uninstalled.
[11/15 15:50:38   2615s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4341.45 (MB), peak = 4639.91 (MB)
[11/15 15:50:38   2615s] #
[11/15 15:50:38   2615s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[11/15 15:50:38   2615s] #Cpu time = 00:00:30
[11/15 15:50:38   2615s] #Elapsed time = 00:00:06
[11/15 15:50:38   2615s] #Increased memory = 35.84 (MB)
[11/15 15:50:38   2615s] #Total memory = 4341.45 (MB)
[11/15 15:50:38   2615s] #Peak memory = 4639.91 (MB)
[11/15 15:50:38   2615s] #Using multithreading with 8 threads.
[11/15 15:50:38   2615s] ### Time Record (Detail Routing) is installed.
[11/15 15:50:38   2615s] ### max drc and si pitch = 6840 ( 3.42000 um) MT-safe pitch = 6040 ( 3.02000 um) patch pitch = 7200 ( 3.60000 um)
[11/15 15:50:38   2615s] #
[11/15 15:50:38   2615s] #Start Detail Routing..
[11/15 15:50:38   2615s] #start initial detail routing ...
[11/15 15:50:38   2615s] ### Design has 72 dirty nets, 30423 dirty-areas)
[11/15 15:50:39   2618s] #    completing 10% with 47 violations
[11/15 15:50:39   2618s] #    elapsed time = 00:00:00, memory = 4703.33 (MB)
[11/15 15:50:39   2621s] #    completing 20% with 76 violations
[11/15 15:50:39   2621s] #    elapsed time = 00:00:01, memory = 4703.29 (MB)
[11/15 15:50:39   2622s] #    completing 30% with 82 violations
[11/15 15:50:39   2622s] #    elapsed time = 00:00:01, memory = 4703.76 (MB)
[11/15 15:50:40   2627s] #    completing 40% with 124 violations
[11/15 15:50:40   2627s] #    elapsed time = 00:00:01, memory = 4756.46 (MB)
[11/15 15:50:40   2628s] #    completing 50% with 123 violations
[11/15 15:50:40   2628s] #    elapsed time = 00:00:02, memory = 4756.09 (MB)
[11/15 15:50:40   2631s] #    completing 60% with 135 violations
[11/15 15:50:40   2631s] #    elapsed time = 00:00:02, memory = 4755.10 (MB)
[11/15 15:50:41   2633s] #    completing 70% with 162 violations
[11/15 15:50:41   2633s] #    elapsed time = 00:00:02, memory = 4755.82 (MB)
[11/15 15:50:41   2634s] #    completing 80% with 172 violations
[11/15 15:50:41   2634s] #    elapsed time = 00:00:02, memory = 4756.07 (MB)
[11/15 15:50:41   2638s] #    completing 90% with 193 violations
[11/15 15:50:41   2638s] #    elapsed time = 00:00:03, memory = 4773.59 (MB)
[11/15 15:50:41   2639s] #    completing 100% with 194 violations
[11/15 15:50:41   2639s] #    elapsed time = 00:00:03, memory = 4772.37 (MB)
[11/15 15:50:41   2639s] # ECO: 12.5% of the total area was rechecked for DRC, and 7.5% required routing.
[11/15 15:50:41   2639s] #   number of violations = 194
[11/15 15:50:41   2639s] #
[11/15 15:50:41   2639s] #    By Layer and Type :
[11/15 15:50:41   2639s] #	         MetSpc   EOLSpc    Short     Loop   MinCut      Mar   Totals
[11/15 15:50:41   2639s] #	M1           49        8       81        0       37        0      175
[11/15 15:50:41   2639s] #	M2            0        0        4       11        3        1       19
[11/15 15:50:41   2639s] #	Totals       49        8       85       11       40        1      194
[11/15 15:50:41   2639s] #29198 out of 36225 instances (80.6%) need to be verified(marked ipoed), dirty area = 18.7%.
[11/15 15:50:42   2646s] #   number of violations = 195
[11/15 15:50:42   2646s] #
[11/15 15:50:42   2646s] #    By Layer and Type :
[11/15 15:50:42   2646s] #	         MetSpc   EOLSpc    Short     Loop   MinCut      Mar   Totals
[11/15 15:50:42   2646s] #	M1           47        8       82        0       38        0      175
[11/15 15:50:42   2646s] #	M2            0        0        4       12        3        1       20
[11/15 15:50:42   2646s] #	Totals       47        8       86       12       41        1      195
[11/15 15:50:42   2646s] #cpu time = 00:00:30, elapsed time = 00:00:04, memory = 4384.70 (MB), peak = 4774.38 (MB)
[11/15 15:50:42   2646s] #start 1st optimization iteration ...
[11/15 15:50:43   2651s] #   number of violations = 14
[11/15 15:50:43   2651s] #
[11/15 15:50:43   2651s] #    By Layer and Type :
[11/15 15:50:43   2651s] #	           Loop   MinCut   Totals
[11/15 15:50:43   2651s] #	M1            0        3        3
[11/15 15:50:43   2651s] #	M2            9        0        9
[11/15 15:50:43   2651s] #	M3            2        0        2
[11/15 15:50:43   2651s] #	Totals       11        3       14
[11/15 15:50:43   2651s] #    number of process antenna violations = 7
[11/15 15:50:43   2651s] #cpu time = 00:00:06, elapsed time = 00:00:01, memory = 4381.79 (MB), peak = 4774.38 (MB)
[11/15 15:50:43   2651s] #start 2nd optimization iteration ...
[11/15 15:50:43   2653s] #   number of violations = 4
[11/15 15:50:43   2653s] #
[11/15 15:50:43   2653s] #    By Layer and Type :
[11/15 15:50:43   2653s] #	           Loop   MinCut   Totals
[11/15 15:50:43   2653s] #	M1            0        1        1
[11/15 15:50:43   2653s] #	M2            3        0        3
[11/15 15:50:43   2653s] #	Totals        3        1        4
[11/15 15:50:43   2653s] #    number of process antenna violations = 7
[11/15 15:50:43   2653s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4380.53 (MB), peak = 4774.38 (MB)
[11/15 15:50:43   2653s] #start 3rd optimization iteration ...
[11/15 15:50:44   2653s] #   number of violations = 2
[11/15 15:50:44   2653s] #
[11/15 15:50:44   2653s] #    By Layer and Type :
[11/15 15:50:44   2653s] #	         MetSpc     Loop   Totals
[11/15 15:50:44   2653s] #	M1            0        0        0
[11/15 15:50:44   2653s] #	M2            1        1        2
[11/15 15:50:44   2653s] #	Totals        1        1        2
[11/15 15:50:44   2653s] #    number of process antenna violations = 7
[11/15 15:50:44   2653s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4378.00 (MB), peak = 4774.38 (MB)
[11/15 15:50:44   2653s] #start 4th optimization iteration ...
[11/15 15:50:44   2653s] #   number of violations = 2
[11/15 15:50:44   2653s] #
[11/15 15:50:44   2653s] #    By Layer and Type :
[11/15 15:50:44   2653s] #	         MetSpc     Loop   Totals
[11/15 15:50:44   2653s] #	M1            0        0        0
[11/15 15:50:44   2653s] #	M2            1        1        2
[11/15 15:50:44   2653s] #	Totals        1        1        2
[11/15 15:50:44   2653s] #    number of process antenna violations = 7
[11/15 15:50:44   2653s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4377.07 (MB), peak = 4774.38 (MB)
[11/15 15:50:44   2653s] #start 5th optimization iteration ...
[11/15 15:50:44   2654s] #   number of violations = 2
[11/15 15:50:44   2654s] #
[11/15 15:50:44   2654s] #    By Layer and Type :
[11/15 15:50:44   2654s] #	         MetSpc     Loop   Totals
[11/15 15:50:44   2654s] #	M1            0        0        0
[11/15 15:50:44   2654s] #	M2            1        1        2
[11/15 15:50:44   2654s] #	Totals        1        1        2
[11/15 15:50:44   2654s] #    number of process antenna violations = 7
[11/15 15:50:44   2654s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4375.09 (MB), peak = 4774.38 (MB)
[11/15 15:50:44   2654s] #Complete Detail Routing.
[11/15 15:50:44   2654s] #Total number of nets with non-default rule or having extra spacing = 571
[11/15 15:50:44   2654s] #Total wire length = 44652 um.
[11/15 15:50:44   2654s] #Total half perimeter of net bounding box = 31933 um.
[11/15 15:50:44   2654s] #Total wire length on LAYER M1 = 68 um.
[11/15 15:50:44   2654s] #Total wire length on LAYER M2 = 8089 um.
[11/15 15:50:44   2654s] #Total wire length on LAYER M3 = 13841 um.
[11/15 15:50:44   2654s] #Total wire length on LAYER M4 = 9491 um.
[11/15 15:50:44   2654s] #Total wire length on LAYER M5 = 11645 um.
[11/15 15:50:44   2654s] #Total wire length on LAYER M6 = 1379 um.
[11/15 15:50:44   2654s] #Total wire length on LAYER M7 = 139 um.
[11/15 15:50:44   2654s] #Total wire length on LAYER M8 = 0 um.
[11/15 15:50:44   2654s] #Total number of vias = 15568
[11/15 15:50:44   2654s] #Total number of multi-cut vias = 12233 ( 78.6%)
[11/15 15:50:44   2654s] #Total number of single cut vias = 3335 ( 21.4%)
[11/15 15:50:44   2654s] #Up-Via Summary (total 15568):
[11/15 15:50:44   2654s] #                   single-cut          multi-cut      Total
[11/15 15:50:44   2654s] #-----------------------------------------------------------
[11/15 15:50:44   2654s] # M1              3327 ( 58.8%)      2335 ( 41.2%)       5662
[11/15 15:50:44   2654s] # M2                 8 (  0.1%)      6572 ( 99.9%)       6580
[11/15 15:50:44   2654s] # M3                 0 (  0.0%)      2442 (100.0%)       2442
[11/15 15:50:44   2654s] # M4                 0 (  0.0%)       731 (100.0%)        731
[11/15 15:50:44   2654s] # M5                 0 (  0.0%)       134 (100.0%)        134
[11/15 15:50:44   2654s] # M6                 0 (  0.0%)        19 (100.0%)         19
[11/15 15:50:44   2654s] #-----------------------------------------------------------
[11/15 15:50:44   2654s] #                 3335 ( 21.4%)     12233 ( 78.6%)      15568 
[11/15 15:50:44   2654s] #
[11/15 15:50:44   2654s] #Total number of DRC violations = 2
[11/15 15:50:44   2654s] #Total number of violations on LAYER M1 = 0
[11/15 15:50:44   2654s] #Total number of violations on LAYER M2 = 2
[11/15 15:50:44   2654s] #Total number of violations on LAYER M3 = 0
[11/15 15:50:44   2654s] #Total number of violations on LAYER M4 = 0
[11/15 15:50:44   2654s] #Total number of violations on LAYER M5 = 0
[11/15 15:50:44   2654s] #Total number of violations on LAYER M6 = 0
[11/15 15:50:44   2654s] #Total number of violations on LAYER M7 = 0
[11/15 15:50:44   2654s] #Total number of violations on LAYER M8 = 0
[11/15 15:50:44   2654s] ### Time Record (Detail Routing) is uninstalled.
[11/15 15:50:44   2654s] #Cpu time = 00:00:39
[11/15 15:50:44   2654s] #Elapsed time = 00:00:06
[11/15 15:50:44   2654s] #Increased memory = 6.53 (MB)
[11/15 15:50:44   2654s] #Total memory = 4347.98 (MB)
[11/15 15:50:44   2654s] #Peak memory = 4774.38 (MB)
[11/15 15:50:44   2654s] ### Time Record (Antenna Fixing) is installed.
[11/15 15:50:44   2654s] #
[11/15 15:50:44   2654s] #start routing for process antenna violation fix ...
[11/15 15:50:44   2654s] ### max drc and si pitch = 6840 ( 3.42000 um) MT-safe pitch = 6040 ( 3.02000 um) patch pitch = 7200 ( 3.60000 um)
[11/15 15:50:44   2655s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4375.16 (MB), peak = 4774.38 (MB)
[11/15 15:50:44   2655s] #
[11/15 15:50:44   2655s] #Total number of nets with non-default rule or having extra spacing = 571
[11/15 15:50:44   2655s] #Total wire length = 44653 um.
[11/15 15:50:44   2655s] #Total half perimeter of net bounding box = 31933 um.
[11/15 15:50:44   2655s] #Total wire length on LAYER M1 = 68 um.
[11/15 15:50:44   2655s] #Total wire length on LAYER M2 = 8097 um.
[11/15 15:50:44   2655s] #Total wire length on LAYER M3 = 13839 um.
[11/15 15:50:44   2655s] #Total wire length on LAYER M4 = 9487 um.
[11/15 15:50:44   2655s] #Total wire length on LAYER M5 = 11645 um.
[11/15 15:50:44   2655s] #Total wire length on LAYER M6 = 1379 um.
[11/15 15:50:44   2655s] #Total wire length on LAYER M7 = 139 um.
[11/15 15:50:44   2655s] #Total wire length on LAYER M8 = 0 um.
[11/15 15:50:44   2655s] #Total number of vias = 15561
[11/15 15:50:44   2655s] #Total number of multi-cut vias = 12227 ( 78.6%)
[11/15 15:50:44   2655s] #Total number of single cut vias = 3334 ( 21.4%)
[11/15 15:50:44   2655s] #Up-Via Summary (total 15561):
[11/15 15:50:44   2655s] #                   single-cut          multi-cut      Total
[11/15 15:50:44   2655s] #-----------------------------------------------------------
[11/15 15:50:44   2655s] # M1              3326 ( 58.7%)      2336 ( 41.3%)       5662
[11/15 15:50:44   2655s] # M2                 8 (  0.1%)      6568 ( 99.9%)       6576
[11/15 15:50:44   2655s] # M3                 0 (  0.0%)      2439 (100.0%)       2439
[11/15 15:50:44   2655s] # M4                 0 (  0.0%)       731 (100.0%)        731
[11/15 15:50:44   2655s] # M5                 0 (  0.0%)       134 (100.0%)        134
[11/15 15:50:44   2655s] # M6                 0 (  0.0%)        19 (100.0%)         19
[11/15 15:50:44   2655s] #-----------------------------------------------------------
[11/15 15:50:44   2655s] #                 3334 ( 21.4%)     12227 ( 78.6%)      15561 
[11/15 15:50:44   2655s] #
[11/15 15:50:44   2655s] #Total number of DRC violations = 0
[11/15 15:50:44   2655s] #Total number of process antenna violations = 0
[11/15 15:50:44   2655s] #Total number of net violated process antenna rule = 0 ant fix stage
[11/15 15:50:44   2655s] #
[11/15 15:50:45   2655s] #
[11/15 15:50:45   2655s] # start diode insertion for process antenna violation fix ...
[11/15 15:50:45   2655s] # output diode eco list to 'rpt/MCU.routeDesign.diodes.txt17'.
[11/15 15:50:45   2655s] #
[11/15 15:50:45   2655s] OPERPROF: Starting DPlace-Init at level 1, MEM:5775.2M
[11/15 15:50:45   2655s] z: 2, totalTracks: 1
[11/15 15:50:45   2655s] z: 4, totalTracks: 1
[11/15 15:50:45   2655s] z: 6, totalTracks: 1
[11/15 15:50:45   2655s] z: 8, totalTracks: 1
[11/15 15:50:45   2655s] #spOpts: N=65 
[11/15 15:50:45   2655s] All LLGs are deleted
[11/15 15:50:45   2655s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:5775.2M
[11/15 15:50:45   2655s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:5775.2M
[11/15 15:50:45   2655s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:5775.2M
[11/15 15:50:45   2655s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:5775.2M
[11/15 15:50:45   2655s] Core basic site is TSMC65ADV10TSITE
[11/15 15:50:45   2655s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:5775.2M
[11/15 15:50:45   2655s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.071, REAL:0.011, MEM:5775.2M
[11/15 15:50:45   2655s] SiteArray: non-trimmed site array dimensions = 341 x 5920
[11/15 15:50:45   2655s] SiteArray: use 8,380,416 bytes
[11/15 15:50:45   2655s] SiteArray: current memory after site array memory allocation 5775.2M
[11/15 15:50:45   2655s] SiteArray: FP blocked sites are writable
[11/15 15:50:45   2655s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/15 15:50:45   2655s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:5775.2M
[11/15 15:50:45   2655s] Process 38707 wires and vias for routing blockage analysis
[11/15 15:50:45   2655s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.168, REAL:0.023, MEM:5775.2M
[11/15 15:50:45   2655s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.301, REAL:0.083, MEM:5775.2M
[11/15 15:50:45   2655s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.324, REAL:0.106, MEM:5775.2M
[11/15 15:50:45   2655s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=5775.2MB).
[11/15 15:50:45   2655s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.379, REAL:0.161, MEM:5775.2M
[11/15 15:50:45   2655s] # ** Added 1 diode instances.
[11/15 15:50:45   2655s] # Distance statistics from ideal location:
[11/15 15:50:45   2655s] #     Max (X+Y): 2.070 microns
[11/15 15:50:45   2655s] #    Mean (X+Y): 2.070 microns
[11/15 15:50:45   2655s] #
[11/15 15:50:45   2655s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:5775.2M
[11/15 15:50:45   2655s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:5775.2M
[11/15 15:50:45   2655s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.010, MEM:5775.2M
[11/15 15:50:45   2655s] All LLGs are deleted
[11/15 15:50:45   2655s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:5775.2M
[11/15 15:50:45   2655s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:5775.2M
[11/15 15:50:45   2655s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.020, REAL:0.020, MEM:5775.2M
[11/15 15:50:45   2655s] # 1 diode(s) added
[11/15 15:50:45   2655s] # 0 old filler cell(s) deleted
[11/15 15:50:45   2655s] # 0 new filler cell(s) added
[11/15 15:50:45   2655s] #
[11/15 15:50:45   2655s] ### after diode insertion design signature (92): cell=1402305090 placement=1129554796
[11/15 15:50:48   2661s] #cpu time = 00:00:06, elapsed time = 00:00:04, memory = 4357.98 (MB), peak = 4774.38 (MB)
[11/15 15:50:48   2661s] #
[11/15 15:50:48   2661s] #Total number of nets with non-default rule or having extra spacing = 571
[11/15 15:50:48   2661s] #Total wire length = 44656 um.
[11/15 15:50:48   2661s] #Total half perimeter of net bounding box = 31933 um.
[11/15 15:50:48   2661s] #Total wire length on LAYER M1 = 68 um.
[11/15 15:50:48   2661s] #Total wire length on LAYER M2 = 8099 um.
[11/15 15:50:48   2661s] #Total wire length on LAYER M3 = 13837 um.
[11/15 15:50:48   2661s] #Total wire length on LAYER M4 = 9487 um.
[11/15 15:50:48   2661s] #Total wire length on LAYER M5 = 11647 um.
[11/15 15:50:48   2661s] #Total wire length on LAYER M6 = 1379 um.
[11/15 15:50:48   2661s] #Total wire length on LAYER M7 = 139 um.
[11/15 15:50:48   2661s] #Total wire length on LAYER M8 = 0 um.
[11/15 15:50:48   2661s] #Total number of vias = 15570
[11/15 15:50:48   2661s] #Total number of multi-cut vias = 12236 ( 78.6%)
[11/15 15:50:48   2661s] #Total number of single cut vias = 3334 ( 21.4%)
[11/15 15:50:48   2661s] #Up-Via Summary (total 15570):
[11/15 15:50:48   2661s] #                   single-cut          multi-cut      Total
[11/15 15:50:48   2661s] #-----------------------------------------------------------
[11/15 15:50:48   2661s] # M1              3326 ( 58.7%)      2337 ( 41.3%)       5663
[11/15 15:50:48   2661s] # M2                 8 (  0.1%)      6568 ( 99.9%)       6576
[11/15 15:50:48   2661s] # M3                 0 (  0.0%)      2443 (100.0%)       2443
[11/15 15:50:48   2661s] # M4                 0 (  0.0%)       735 (100.0%)        735
[11/15 15:50:48   2661s] # M5                 0 (  0.0%)       134 (100.0%)        134
[11/15 15:50:48   2661s] # M6                 0 (  0.0%)        19 (100.0%)         19
[11/15 15:50:48   2661s] #-----------------------------------------------------------
[11/15 15:50:48   2661s] #                 3334 ( 21.4%)     12236 ( 78.6%)      15570 
[11/15 15:50:48   2661s] #
[11/15 15:50:48   2661s] #Total number of DRC violations = 0
[11/15 15:50:48   2661s] #Total number of process antenna violations = 0
[11/15 15:50:48   2661s] #Total number of net violated process antenna rule = 0 ant fix stage
[11/15 15:50:48   2661s] #
[11/15 15:50:48   2661s] #
[11/15 15:50:48   2661s] #Total number of nets with non-default rule or having extra spacing = 571
[11/15 15:50:48   2661s] #Total wire length = 44656 um.
[11/15 15:50:48   2661s] #Total half perimeter of net bounding box = 31933 um.
[11/15 15:50:48   2661s] #Total wire length on LAYER M1 = 68 um.
[11/15 15:50:48   2661s] #Total wire length on LAYER M2 = 8099 um.
[11/15 15:50:48   2661s] #Total wire length on LAYER M3 = 13837 um.
[11/15 15:50:48   2661s] #Total wire length on LAYER M4 = 9487 um.
[11/15 15:50:48   2661s] #Total wire length on LAYER M5 = 11647 um.
[11/15 15:50:48   2661s] #Total wire length on LAYER M6 = 1379 um.
[11/15 15:50:48   2661s] #Total wire length on LAYER M7 = 139 um.
[11/15 15:50:48   2661s] #Total wire length on LAYER M8 = 0 um.
[11/15 15:50:48   2661s] #Total number of vias = 15570
[11/15 15:50:48   2661s] #Total number of multi-cut vias = 12236 ( 78.6%)
[11/15 15:50:48   2661s] #Total number of single cut vias = 3334 ( 21.4%)
[11/15 15:50:48   2661s] #Up-Via Summary (total 15570):
[11/15 15:50:48   2661s] #                   single-cut          multi-cut      Total
[11/15 15:50:48   2661s] #-----------------------------------------------------------
[11/15 15:50:48   2661s] # M1              3326 ( 58.7%)      2337 ( 41.3%)       5663
[11/15 15:50:48   2661s] # M2                 8 (  0.1%)      6568 ( 99.9%)       6576
[11/15 15:50:48   2661s] # M3                 0 (  0.0%)      2443 (100.0%)       2443
[11/15 15:50:48   2661s] # M4                 0 (  0.0%)       735 (100.0%)        735
[11/15 15:50:48   2661s] # M5                 0 (  0.0%)       134 (100.0%)        134
[11/15 15:50:48   2661s] # M6                 0 (  0.0%)        19 (100.0%)         19
[11/15 15:50:48   2661s] #-----------------------------------------------------------
[11/15 15:50:48   2661s] #                 3334 ( 21.4%)     12236 ( 78.6%)      15570 
[11/15 15:50:48   2661s] #
[11/15 15:50:48   2661s] #Total number of DRC violations = 0
[11/15 15:50:48   2661s] #Total number of process antenna violations = 0
[11/15 15:50:48   2661s] #Total number of net violated process antenna rule = 0 ant fix stage
[11/15 15:50:48   2661s] #
[11/15 15:50:48   2661s] ### Time Record (Antenna Fixing) is uninstalled.
[11/15 15:50:48   2661s] ### Time Record (Shielding) is installed.
[11/15 15:50:48   2661s] #Analyzing shielding information. 
[11/15 15:50:48   2661s] #ECO shield region = 63.42% (per shield region), 11.77% (per design) 
[11/15 15:50:48   2661s] #Total shield nets = 206, shielding-eco nets = 187, non-dirty nets = 14 no-shield-wire nets = 5 skip-routing nets = 0.
[11/15 15:50:48   2661s] #  Total shield net = 206 (one-side = 0, hf = 0 ), 187 nets need to be shielded.
[11/15 15:50:48   2661s] #  Bottom shield layer is layer 1.
[11/15 15:50:48   2661s] #  Bottom routing layer for shield is layer 1.
[11/15 15:50:48   2661s] #  Start shielding step 1
[11/15 15:50:48   2661s] #  Finished shielding step 1: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4357.16 (MB), peak = 4774.38 (MB)
[11/15 15:50:48   2661s] #  Start shielding step 2 
[11/15 15:50:48   2661s] #    Inner loop #1
[11/15 15:50:49   2663s] #    Inner loop #2
[11/15 15:50:49   2665s] #    Inner loop #3
[11/15 15:50:49   2666s] #  Finished shielding step 2:   cpu time = 00:00:05, elapsed time = 00:00:01, memory = 4353.30 (MB), peak = 4774.38 (MB)
[11/15 15:50:50   2667s] #  Start shielding step 3
[11/15 15:50:50   2667s] #    Start loop 1
[11/15 15:50:53   2672s] #    Finished loop 1 cpu time = 00:00:05, elapsed time = 00:00:03, memory = 4393.31 (MB), peak = 4774.38 (MB)
[11/15 15:50:53   2672s] #  Finished shielding step 3: cpu time = 00:00:05, elapsed time = 00:00:03, memory = 4393.31 (MB), peak = 4774.38 (MB)
[11/15 15:50:53   2672s] #  Start shielding step 4
[11/15 15:50:53   2673s] #    Inner loop #1
[11/15 15:50:53   2674s] #  Finished shielding step 4:   cpu time = 00:00:02, elapsed time = 00:00:00, memory = 4391.29 (MB), peak = 4774.38 (MB)
[11/15 15:50:53   2675s] #    cpu time = 00:00:08, elapsed time = 00:00:04, memory = 4389.97 (MB), peak = 4774.38 (MB)
[11/15 15:50:53   2675s] #-------------------------------------------------------------------------------
[11/15 15:50:53   2675s] #
[11/15 15:50:53   2675s] #	Shielding Summary
[11/15 15:50:53   2675s] #-------------------------------------------------------------------------------
[11/15 15:50:53   2675s] #Primary shielding net(s): VSS 
[11/15 15:50:53   2675s] #Opportunistic shielding net(s): VDD
[11/15 15:50:53   2675s] #
[11/15 15:50:53   2675s] #Number of nets with shield attribute: 206
[11/15 15:50:53   2675s] #Number of nets reported: 201
[11/15 15:50:53   2675s] #Number of nets without shielding: 2
[11/15 15:50:53   2675s] #Average ratio                   : 0.909
[11/15 15:50:53   2675s] #
[11/15 15:50:53   2675s] #Name   Average Length     Shield    Ratio
[11/15 15:50:53   2675s] #   M1:           0.2        0.0     0.106
[11/15 15:50:53   2675s] #   M2:           0.6        0.7     0.626
[11/15 15:50:53   2675s] #   M3:           6.7       10.9     0.818
[11/15 15:50:53   2675s] #   M4:          19.4       36.2     0.933
[11/15 15:50:53   2675s] #   M5:          49.8       92.3     0.925
[11/15 15:50:53   2675s] #   M6:           4.4        7.1     0.808
[11/15 15:50:53   2675s] #   M7:           0.7        1.4     0.999
[11/15 15:50:53   2675s] #-------------------------------------------------------------------------------
[11/15 15:50:53   2675s] #Bottom shield layer (M1) and above: 
[11/15 15:50:53   2675s] #Average (BotShieldLayer) ratio  : 0.909
[11/15 15:50:53   2675s] #
[11/15 15:50:53   2675s] #Name    Actual Length     Shield    Ratio
[11/15 15:50:53   2675s] #   M1:          36.1        7.6     0.106
[11/15 15:50:53   2675s] #   M2:         112.6      140.9     0.626
[11/15 15:50:53   2675s] #   M3:        1339.8     2191.2     0.818
[11/15 15:50:53   2675s] #   M4:        3898.4     7273.2     0.933
[11/15 15:50:53   2675s] #   M5:       10018.6    18544.3     0.925
[11/15 15:50:53   2675s] #   M6:         881.2     1423.4     0.808
[11/15 15:50:53   2675s] #   M7:         139.4      278.5     0.999
[11/15 15:50:53   2675s] #-------------------------------------------------------------------------------
[11/15 15:50:53   2675s] #Preferred routing layer range: M3 - M4
[11/15 15:50:53   2675s] #Average (PrefLayerOnly) ratio   : 0.903
[11/15 15:50:53   2675s] #
[11/15 15:50:53   2675s] #Name    Actual Length     Shield    Ratio
[11/15 15:50:53   2675s] #   M3:        1339.8     2191.2     0.818
[11/15 15:50:53   2675s] #   M4:        3898.4     7273.2     0.933
[11/15 15:50:53   2675s] #-------------------------------------------------------------------------------
[11/15 15:50:53   2675s] #Done Shielding:    cpu time = 00:00:14, elapsed time = 00:00:05, memory = 4362.68 (MB), peak = 4774.38 (MB)
[11/15 15:50:53   2675s] #Total number of nets with non-default rule or having extra spacing = 571
[11/15 15:50:53   2675s] #Total wire length = 44656 um.
[11/15 15:50:53   2675s] #Total half perimeter of net bounding box = 31933 um.
[11/15 15:50:53   2675s] #Total wire length on LAYER M1 = 68 um.
[11/15 15:50:53   2675s] #Total wire length on LAYER M2 = 8099 um.
[11/15 15:50:53   2675s] #Total wire length on LAYER M3 = 13837 um.
[11/15 15:50:53   2675s] #Total wire length on LAYER M4 = 9487 um.
[11/15 15:50:53   2675s] #Total wire length on LAYER M5 = 11647 um.
[11/15 15:50:53   2675s] #Total wire length on LAYER M6 = 1379 um.
[11/15 15:50:53   2675s] #Total wire length on LAYER M7 = 139 um.
[11/15 15:50:53   2675s] #Total wire length on LAYER M8 = 0 um.
[11/15 15:50:53   2675s] #Total number of vias = 15570
[11/15 15:50:53   2675s] #Total number of multi-cut vias = 12236 ( 78.6%)
[11/15 15:50:53   2675s] #Total number of single cut vias = 3334 ( 21.4%)
[11/15 15:50:53   2675s] #Up-Via Summary (total 15570):
[11/15 15:50:53   2675s] #                   single-cut          multi-cut      Total
[11/15 15:50:53   2675s] #-----------------------------------------------------------
[11/15 15:50:53   2675s] # M1              3326 ( 58.7%)      2337 ( 41.3%)       5663
[11/15 15:50:53   2675s] # M2                 8 (  0.1%)      6568 ( 99.9%)       6576
[11/15 15:50:53   2675s] # M3                 0 (  0.0%)      2443 (100.0%)       2443
[11/15 15:50:53   2675s] # M4                 0 (  0.0%)       735 (100.0%)        735
[11/15 15:50:53   2675s] # M5                 0 (  0.0%)       134 (100.0%)        134
[11/15 15:50:53   2675s] # M6                 0 (  0.0%)        19 (100.0%)         19
[11/15 15:50:53   2675s] #-----------------------------------------------------------
[11/15 15:50:53   2675s] #                 3334 ( 21.4%)     12236 ( 78.6%)      15570 
[11/15 15:50:53   2675s] #
[11/15 15:50:53   2675s] #
[11/15 15:50:53   2675s] #Vias used for rule 'DEFAULT'
[11/15 15:50:53   2675s] # VIA1_X                     3064	(single)
[11/15 15:50:53   2675s] # VIA1_2CUT_N                 859
[11/15 15:50:53   2675s] # VIA1_2CUT_S                 859
[11/15 15:50:53   2675s] # VIA1_V                      240	(single)
[11/15 15:50:53   2675s] # VIA1_2CUT_E                  79
[11/15 15:50:53   2675s] # VIA1_2CUT_W                  70
[11/15 15:50:53   2675s] # VIA1_H                       18	(single)
[11/15 15:50:53   2675s] # VIA1_XR                       4	(single)
[11/15 15:50:53   2675s] # VIA2_2CUT_N                2328
[11/15 15:50:53   2675s] # VIA2_2CUT_E                 200
[11/15 15:50:53   2675s] # VIA2_2CUT_S                 150
[11/15 15:50:53   2675s] # VIA2_2CUT_W                  56
[11/15 15:50:53   2675s] # VIA2_X                        6	(single)
[11/15 15:50:53   2675s] # VIA2_H                        2	(single)
[11/15 15:50:53   2675s] # VIA3_2CUT_N                   4
[11/15 15:50:53   2675s] # VIA3_2CUT_E                   3
[11/15 15:50:53   2675s] # VIA3_2CUT_S                   1
[11/15 15:50:53   2675s] #
[11/15 15:50:53   2675s] #Vias used for rule 'CTS_2W2S'
[11/15 15:50:53   2675s] # CTS_2W2S_via1Array_2x1_HV_C        190
[11/15 15:50:53   2675s] # CTS_2W2S_via1Array_1x2_HH_C         34
[11/15 15:50:53   2675s] # CTS_2W2S_via2Array_1x2_HH_C        426
[11/15 15:50:53   2675s] # CTS_2W2S_via2Array_2x1_VV_C          8
[11/15 15:50:53   2675s] # CTS_2W2S_via3Array_2x1_VV_C        729
[11/15 15:50:53   2675s] # CTS_2W2S_via3Array_1x2_HH_C          3
[11/15 15:50:53   2675s] # CTS_2W2S_via4Array_1x2_HH_C        496
[11/15 15:50:53   2675s] # CTS_2W2S_via4Array_2x1_VV_C          1
[11/15 15:50:53   2675s] # CTS_2W2S_via5Array_2x1_VV_C         80
[11/15 15:50:53   2675s] # CTS_2W2S_via6Array_2x1_VH_C         19
[11/15 15:50:53   2675s] #
[11/15 15:50:53   2675s] #Vias used for rule 'CTS_2W1S'
[11/15 15:50:53   2675s] # CTS_2W1S_via1Array_2x1_HV_C        130
[11/15 15:50:53   2675s] # CTS_2W1S_via1Array_1x2_HH_C        116
[11/15 15:50:53   2675s] # CTS_2W1S_via2Array_1x2_HH_C       3322
[11/15 15:50:53   2675s] # CTS_2W1S_via2Array_2x1_VV_C         78
[11/15 15:50:53   2675s] # CTS_2W1S_via3Array_2x1_VV_C       1676
[11/15 15:50:53   2675s] # CTS_2W1S_via3Array_1x2_HH_C         27
[11/15 15:50:53   2675s] # CTS_2W1S_via4Array_1x2_HH_C        236
[11/15 15:50:53   2675s] # CTS_2W1S_via4Array_2x1_VV_C          2
[11/15 15:50:53   2675s] # CTS_2W1S_via5Array_2x1_VV_C         54
[11/15 15:50:53   2675s] #
[11/15 15:50:53   2675s] #Please check the report file : MCU_init_wire.rpt
[11/15 15:50:54   2675s] ### Time Record (Shielding) is uninstalled.
[11/15 15:50:54   2675s] ### Time Record (Post Route Via Swapping) is installed.
[11/15 15:50:54   2675s] ### max drc and si pitch = 6840 ( 3.42000 um) MT-safe pitch = 6040 ( 3.02000 um) patch pitch = 7200 ( 3.60000 um)
[11/15 15:50:54   2675s] #
[11/15 15:50:54   2675s] #Start Post Route via swapping...
[11/15 15:50:54   2675s] #9.87% of area are rerouted by ECO routing.
[11/15 15:50:54   2679s] #   number of violations = 0
[11/15 15:50:54   2679s] #cpu time = 00:00:04, elapsed time = 00:00:01, memory = 4359.50 (MB), peak = 4774.38 (MB)
[11/15 15:50:54   2679s] #CELL_VIEW MCU,init has no DRC violation.
[11/15 15:50:54   2679s] #Total number of DRC violations = 0
[11/15 15:50:54   2679s] #Total number of process antenna violations = 0
[11/15 15:50:54   2679s] #Total number of net violated process antenna rule = 0 ant fix stage
[11/15 15:50:54   2679s] #Post Route via swapping is done.
[11/15 15:50:54   2679s] ### Time Record (Post Route Via Swapping) is uninstalled.
[11/15 15:50:54   2679s] #Total number of nets with non-default rule or having extra spacing = 571
[11/15 15:50:54   2679s] #Total wire length = 44656 um.
[11/15 15:50:54   2679s] #Total half perimeter of net bounding box = 31933 um.
[11/15 15:50:54   2679s] #Total wire length on LAYER M1 = 68 um.
[11/15 15:50:54   2679s] #Total wire length on LAYER M2 = 8099 um.
[11/15 15:50:54   2679s] #Total wire length on LAYER M3 = 13837 um.
[11/15 15:50:54   2679s] #Total wire length on LAYER M4 = 9487 um.
[11/15 15:50:54   2679s] #Total wire length on LAYER M5 = 11647 um.
[11/15 15:50:54   2679s] #Total wire length on LAYER M6 = 1379 um.
[11/15 15:50:54   2679s] #Total wire length on LAYER M7 = 139 um.
[11/15 15:50:54   2679s] #Total wire length on LAYER M8 = 0 um.
[11/15 15:50:54   2679s] #Total number of vias = 15570
[11/15 15:50:54   2679s] #Total number of multi-cut vias = 12511 ( 80.4%)
[11/15 15:50:54   2679s] #Total number of single cut vias = 3059 ( 19.6%)
[11/15 15:50:54   2679s] #Up-Via Summary (total 15570):
[11/15 15:50:54   2679s] #                   single-cut          multi-cut      Total
[11/15 15:50:54   2679s] #-----------------------------------------------------------
[11/15 15:50:54   2679s] # M1              3056 ( 54.0%)      2607 ( 46.0%)       5663
[11/15 15:50:54   2679s] # M2                 3 (  0.0%)      6573 (100.0%)       6576
[11/15 15:50:54   2679s] # M3                 0 (  0.0%)      2443 (100.0%)       2443
[11/15 15:50:54   2679s] # M4                 0 (  0.0%)       735 (100.0%)        735
[11/15 15:50:54   2679s] # M5                 0 (  0.0%)       134 (100.0%)        134
[11/15 15:50:54   2679s] # M6                 0 (  0.0%)        19 (100.0%)         19
[11/15 15:50:54   2679s] #-----------------------------------------------------------
[11/15 15:50:54   2679s] #                 3059 ( 19.6%)     12511 ( 80.4%)      15570 
[11/15 15:50:54   2679s] #
[11/15 15:50:54   2679s] #detailRoute Statistics:
[11/15 15:50:54   2679s] #Cpu time = 00:01:04
[11/15 15:50:54   2679s] #Elapsed time = 00:00:17
[11/15 15:50:54   2679s] #Increased memory = 17.41 (MB)
[11/15 15:50:54   2679s] #Total memory = 4358.86 (MB)
[11/15 15:50:54   2679s] #Peak memory = 4774.38 (MB)
[11/15 15:50:54   2679s] #Skip updating routing design signature in db-snapshot flow
[11/15 15:50:54   2679s] ### global_detail_route design signature (131): route=2018559709 flt_obj=0 vio=1905142130 shield_wire=1773815529
[11/15 15:50:54   2679s] ### Time Record (DB Export) is installed.
[11/15 15:50:54   2679s] ### export design design signature (132): route=2018559709 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1773815529 net_attr=1866920500 dirty_area=0 del_dirty_area=0 cell=1402305090 placement=1129554796 pin_access=677543423 halo=2019803932
[11/15 15:50:55   2679s] ### Time Record (DB Export) is uninstalled.
[11/15 15:50:55   2679s] ### Time Record (Post Callback) is installed.
[11/15 15:50:55   2680s] ### Time Record (Post Callback) is uninstalled.
[11/15 15:50:55   2680s] #
[11/15 15:50:55   2680s] #globalDetailRoute statistics:
[11/15 15:50:55   2680s] #Cpu time = 00:01:37
[11/15 15:50:55   2680s] #Elapsed time = 00:00:24
[11/15 15:50:55   2680s] #Increased memory = -132.20 (MB)
[11/15 15:50:55   2680s] #Total memory = 4139.34 (MB)
[11/15 15:50:55   2680s] #Peak memory = 4774.38 (MB)
[11/15 15:50:55   2680s] #Number of warnings = 22
[11/15 15:50:55   2680s] #Total number of warnings = 50
[11/15 15:50:55   2680s] #Number of fails = 0
[11/15 15:50:55   2680s] #Total number of fails = 0
[11/15 15:50:55   2680s] #Complete globalDetailRoute on Sat Nov 15 15:50:55 2025
[11/15 15:50:55   2680s] #
[11/15 15:50:55   2680s] ### import design signature (133): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=677543423 halo=0
[11/15 15:50:55   2680s] ### Time Record (globalDetailRoute) is uninstalled.
[11/15 15:50:55   2680s] % End globalDetailRoute (date=11/15 15:50:55, total cpu=0:01:37, real=0:00:24.0, peak res=4774.4M, current mem=4116.8M)
[11/15 15:50:55   2680s] % Begin globalDetailRoute (date=11/15 15:50:55, mem=4116.8M)
[11/15 15:50:55   2680s] 
[11/15 15:50:55   2680s] globalDetailRoute
[11/15 15:50:55   2680s] 
[11/15 15:50:55   2680s] ### Time Record (globalDetailRoute) is installed.
[11/15 15:50:55   2680s] #Start globalDetailRoute on Sat Nov 15 15:50:55 2025
[11/15 15:50:55   2680s] #
[11/15 15:50:55   2680s] ### Time Record (Pre Callback) is installed.
[11/15 15:50:55   2680s] Saved RC grid cleaned up.
[11/15 15:50:55   2680s] ### Time Record (Pre Callback) is uninstalled.
[11/15 15:50:55   2680s] ### Time Record (DB Import) is installed.
[11/15 15:50:55   2680s] ### Time Record (Timing Data Generation) is installed.
[11/15 15:50:55   2680s] #Generating timing data, please wait...
[11/15 15:50:55   2680s] #31851 total nets, 569 already routed, 569 will ignore in trialRoute
[11/15 15:50:55   2680s] ### run_trial_route starts on Sat Nov 15 15:50:55 2025 with memory = 4122.07 (MB), peak = 4774.38 (MB)
[11/15 15:50:55   2680s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[11/15 15:50:56   2682s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[11/15 15:50:56   2682s] ### run_trial_route cpu:00:00:02, real:00:00:01, mem:4.1 GB, peak:4.7 GB --2.33 [8]--
[11/15 15:50:56   2682s] ### dump_timing_file starts on Sat Nov 15 15:50:56 2025 with memory = 4169.01 (MB), peak = 4774.38 (MB)
[11/15 15:50:56   2682s] ### extractRC starts on Sat Nov 15 15:50:56 2025 with memory = 4169.01 (MB), peak = 4774.38 (MB)
[11/15 15:50:56   2682s] {RT worst_rc_corner 0 7 7 0}
[11/15 15:50:57   2683s] ### extractRC cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.7 GB --1.09 [8]--
[11/15 15:50:57   2683s] ### view setup_analysis_view is currectly active
[11/15 15:50:57   2683s] 0 out of 1 active views are pruned
[11/15 15:50:57   2683s] #View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4135.89 (MB), peak = 4774.38 (MB)
[11/15 15:50:57   2683s] ### generate_timing_data starts on Sat Nov 15 15:50:57 2025 with memory = 4135.89 (MB), peak = 4774.38 (MB)
[11/15 15:50:57   2683s] #Reporting timing...
[11/15 15:50:57   2685s] ### report_timing starts on Sat Nov 15 15:50:57 2025 with memory = 4305.16 (MB), peak = 4774.38 (MB)
[11/15 15:50:59   2696s] ### report_timing cpu:00:00:11, real:00:00:02, mem:4.3 GB, peak:4.7 GB --4.50 [8]--
[11/15 15:50:59   2696s] #Normalized TNS: -0.140 -> -0.005, r2r -0.140 -> -0.005, unit 1000.000, clk period 28.571 (ns)
[11/15 15:50:59   2696s] #Stage 1: cpu time = 00:00:13, elapsed time = 00:00:03, memory = 4329.25 (MB), peak = 4774.38 (MB)
[11/15 15:50:59   2696s] #Library Standard Delay: 21.30ps
[11/15 15:50:59   2696s] #Slack threshold: 42.60ps
[11/15 15:50:59   2696s] ### generate_cdm_net_timing starts on Sat Nov 15 15:50:59 2025 with memory = 4329.25 (MB), peak = 4774.38 (MB)
[11/15 15:51:00   2697s] ### generate_cdm_net_timing cpu:00:00:01, real:00:00:01, mem:4.2 GB, peak:4.7 GB --2.44 [8]--
[11/15 15:51:00   2697s] #*** Analyzed 46 timing critical paths
[11/15 15:51:00   2697s] #Stage 2: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4329.44 (MB), peak = 4774.38 (MB)
[11/15 15:51:00   2697s] ### Use bna from skp: 0
[11/15 15:51:00   2697s] {RT worst_rc_corner 0 7 7 0}
[11/15 15:51:02   2699s] #Stage 3: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 4336.71 (MB), peak = 4774.38 (MB)
[11/15 15:51:02   2699s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4336.71 (MB), peak = 4774.38 (MB)
[11/15 15:51:02   2699s] ### generate_timing_data cpu:00:00:16, real:00:00:05, mem:4.2 GB, peak:4.7 GB --3.10 [8]--
[11/15 15:51:02   2699s] #Current view: setup_analysis_view 
[11/15 15:51:02   2699s] #Current enabled view: setup_analysis_view 
[11/15 15:51:02   2702s] #Generating timing data took: cpu time = 00:00:19, elapsed time = 00:00:06, memory = 4328.93 (MB), peak = 4774.38 (MB)
[11/15 15:51:02   2702s] ### dump_timing_file cpu:00:00:19, real:00:00:06, mem:4.2 GB, peak:4.7 GB --3.12 [8]--
[11/15 15:51:02   2702s] #Done generating timing data.
[11/15 15:51:02   2702s] ### Time Record (Timing Data Generation) is uninstalled.
[11/15 15:51:02   2702s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[11/15 15:51:02   2702s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[31] of net a0[31] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:51:02   2702s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[30] of net a0[30] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:51:02   2702s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[29] of net a0[29] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:51:02   2702s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[28] of net a0[28] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:51:02   2702s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[27] of net a0[27] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:51:02   2702s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[26] of net a0[26] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:51:02   2702s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[25] of net a0[25] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:51:02   2702s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[24] of net a0[24] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:51:02   2702s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[23] of net a0[23] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:51:02   2702s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[22] of net a0[22] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:51:02   2702s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[21] of net a0[21] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:51:02   2702s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[20] of net a0[20] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:51:02   2702s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[19] of net a0[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:51:02   2702s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[18] of net a0[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:51:02   2702s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[17] of net a0[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:51:02   2702s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[16] of net a0[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:51:02   2702s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[15] of net a0[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:51:02   2702s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[14] of net a0[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:51:02   2702s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[13] of net a0[13] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:51:02   2702s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[12] of net a0[12] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:51:02   2702s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[11/15 15:51:02   2702s] #To increase the message display limit, refer to the product command reference manual.
[11/15 15:51:03   2702s] ### Net info: total nets: 33769
[11/15 15:51:03   2702s] ### Net info: dirty nets: 0
[11/15 15:51:03   2702s] ### Net info: marked as disconnected nets: 0
[11/15 15:51:03   2702s] #num needed restored net=0
[11/15 15:51:03   2702s] #need_extraction net=0 (total=33769)
[11/15 15:51:03   2702s] ### Net info: fully routed nets: 569
[11/15 15:51:03   2702s] ### Net info: trivial (< 2 pins) nets: 1931
[11/15 15:51:03   2702s] ### Net info: unrouted nets: 31269
[11/15 15:51:03   2702s] ### Net info: re-extraction nets: 0
[11/15 15:51:03   2702s] ### Net info: ignored nets: 0
[11/15 15:51:03   2702s] ### Net info: skip routing nets: 0
[11/15 15:51:03   2703s] ### import design signature (134): route=1289335871 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1999323949 net_attr=904285533 dirty_area=0 del_dirty_area=0 cell=1402305090 placement=1129554796 pin_access=677543423 halo=0
[11/15 15:51:03   2703s] ### Time Record (DB Import) is uninstalled.
[11/15 15:51:03   2703s] #NanoRoute Version 20.12-s088_1 NR201104-1900/20_12-UB
[11/15 15:51:03   2703s] #RTESIG:78da8d944d6fd340108639f32b466e0f4122eeccee7a3f8ea10451a9842a4ab956066f52
[11/15 15:51:03   2703s] #       4b8e8decb5807fcfaa45c8aed2ccfab6f233ef7cecbc7b71f96dbd854c604e6239a0b50f
[11/15 15:51:03   2703s] #       049bad4022544b728857021fe2affb0fd9db8bcbaf773b6721f4a387c5f7ae6bdec338f8
[11/15 15:51:03   2703s] #       1e061f42dd1ede3d132409b2fe67b8fa727d9ff7dd18fc473fd48736afeaaef2431e7e87
[11/15 15:51:03   2703s] #       0c1643e863c82b020228c7a70f16fba62bc3494e18827dd90cff8ba9feb4e5b1fe0195df
[11/15 15:51:03   2703s] #       9763135ee052e11c3f215914866b4f0b84ec18e5ebeb9169441745447d558fc7f3a05104
[11/15 15:51:03   2703s] #       147baddbe00fbe3fc95867d8f29d55eced101ac01c0b6eba443236fa581f1e99db22a913
[11/15 15:51:03   2703s] #       05b560ab13c6b15d92b00ed4f969917002960231618fe2c25a2892c078f7941709a03420
[11/15 15:51:03   2703s] #       92140be4fda4298191090cbf1dd225e8b88265143a10944b7e024a24a849c56f85922ecd
[11/15 15:51:03   2703s] #       6da49463536a8cde5d6d76ebcd66255684bbcf8ca826936417ed34644328dbaaecabc8fa
[11/15 15:51:03   2703s] #       763cbe4646c5a6fb7516b23abaf4d3cdeded7acb24b6d17eec10ad4ef09f35bc91ade197
[11/15 15:51:03   2703s] #       cd5afb5cfbee661d4dfd3465f877d66a76946276243d3bce43e79193c0598e6982a9fa54
[11/15 15:51:03   2703s] #       7a824fe8299cb219d6a6ccd4f1f372289356cc290386791f9d367c3e73ee717af3175b6d
[11/15 15:51:03   2703s] #       74a3
[11/15 15:51:03   2703s] #
[11/15 15:51:03   2703s] ### Time Record (Data Preparation) is installed.
[11/15 15:51:03   2703s] #RTESIG:78da8d944d6fd340108639f32b466e0f4122eeccee7a3f8ea10451a90414a55c2b8337a9
[11/15 15:51:03   2703s] #       25c746f65ac0bf67952264a334b3be8dfccc3bdf7b75fd75bd854c604e6239a0b58f049b
[11/15 15:51:03   2703s] #       ad4022544b728837021fe3af8777d9ebabebcf5f76ce42e8470f8b6f5dd7bc8571f03d0c
[11/15 15:51:03   2703s] #       3e84ba3dbc7926481264fd8f70f3e9f621efbb31f8f77ea80f6d5ed55de5873cfc0a192c
[11/15 15:51:03   2703s] #       86d04797170404508ea70f16fba62bc3594e18827dd90cff92a97eb7e5b1fe0e95df9763
[11/15 15:51:03   2703s] #       13fec3a5c2397e46b2280c579e1608d931cad7b72353882e8a88faaa1e8f9741a30828d6
[11/15 15:51:03   2703s] #       5ab7c11f7c7f96b1ceb0e93babd8e9101ac01c0baebb443216fa541f9e986991d489825a
[11/15 15:51:03   2703s] #       b0d909e3d82a495807ea72b74838014b8198b04771612d1449609c3de54502280d8824c5
[11/15 15:51:03   2703s] #       02f97bd294c0c80486df0ee912745cc1320a1d08ca25df012512d4a4e2b7424997766da4
[11/15 15:51:03   2703s] #       9463436a8cb7bbdaecd69bcd4aac08771f19514d26e95cb4d3900da16cabb2af22ebdbf1
[11/15 15:51:03   2703s] #       f81219159beee745c8c4c7323bf586896b753ce70f77f7f7eb2d4b0abedb56271caa35fc
[11/15 15:51:03   2703s] #       c55bc36fa5b5f639f7dddd3a5eff691cf0d7d66a664a313349cfccb9ebdc73e2388b310d
[11/15 15:51:03   2703s] #       30559f4a4ff0093d855356c8da949e3abe5f0e65d22e3a65c0300fa9d3868f672ebd62af
[11/15 15:51:03   2703s] #       fe00fb5b8154
[11/15 15:51:03   2703s] #
[11/15 15:51:03   2703s] ### Time Record (Data Preparation) is uninstalled.
[11/15 15:51:03   2703s] ### Time Record (Global Routing) is installed.
[11/15 15:51:03   2703s] ### Time Record (Global Routing) is uninstalled.
[11/15 15:51:03   2703s] ### Time Record (Data Preparation) is installed.
[11/15 15:51:03   2703s] #Start routing data preparation on Sat Nov 15 15:51:03 2025
[11/15 15:51:03   2703s] #
[11/15 15:51:03   2703s] #Minimum voltage of a net in the design = 0.000.
[11/15 15:51:03   2703s] #Maximum voltage of a net in the design = 1.100.
[11/15 15:51:03   2703s] #Voltage range [0.000 - 1.100] has 33765 nets.
[11/15 15:51:03   2703s] #Voltage range [0.900 - 1.100] has 1 net.
[11/15 15:51:03   2703s] #Voltage range [0.000 - 0.000] has 3 nets.
[11/15 15:51:03   2703s] ### Time Record (Cell Pin Access) is installed.
[11/15 15:51:03   2703s] #Initial pin access analysis.
[11/15 15:51:03   2703s] #Detail pin access analysis.
[11/15 15:51:03   2703s] ### Time Record (Cell Pin Access) is uninstalled.
[11/15 15:51:04   2703s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[11/15 15:51:04   2703s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[11/15 15:51:04   2703s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[11/15 15:51:04   2703s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[11/15 15:51:04   2703s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[11/15 15:51:04   2703s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[11/15 15:51:04   2703s] # M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[11/15 15:51:04   2703s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[11/15 15:51:04   2703s] #Monitoring time of adding inner blkg by smac
[11/15 15:51:04   2703s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4371.15 (MB), peak = 4774.38 (MB)
[11/15 15:51:04   2704s] #Regenerating Ggrids automatically.
[11/15 15:51:04   2704s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[11/15 15:51:04   2704s] #Using automatically generated G-grids.
[11/15 15:51:04   2704s] #Done routing data preparation.
[11/15 15:51:04   2704s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4385.06 (MB), peak = 4774.38 (MB)
[11/15 15:51:04   2704s] ### Time Record (Data Preparation) is uninstalled.
[11/15 15:51:04   2704s] #
[11/15 15:51:04   2704s] #Summary of active signal nets routing constraints set by OPT:
[11/15 15:51:04   2704s] #	preferred routing layers      : 0
[11/15 15:51:04   2704s] #	preferred routing layer effort: 0
[11/15 15:51:04   2704s] #	preferred extra space         : 0
[11/15 15:51:04   2704s] #	preferred multi-cut via       : 0
[11/15 15:51:04   2704s] #	avoid detour                  : 0
[11/15 15:51:04   2704s] #	expansion ratio               : 0
[11/15 15:51:04   2704s] #	net priority                  : 0
[11/15 15:51:04   2704s] #	s2s control                   : 0
[11/15 15:51:04   2704s] #	avoid chaining                : 0
[11/15 15:51:04   2704s] #	inst-based stacking via       : 0
[11/15 15:51:04   2704s] #
[11/15 15:51:04   2704s] #Summary of active signal nets routing constraints set by USER:
[11/15 15:51:04   2704s] #	preferred routing layers      : 0
[11/15 15:51:04   2704s] #	preferred routing layer effort     : 0
[11/15 15:51:04   2704s] #	preferred extra space              : 0
[11/15 15:51:04   2704s] #	preferred multi-cut via            : 0
[11/15 15:51:04   2704s] #	avoid detour                       : 0
[11/15 15:51:04   2704s] #	net weight                         : 0
[11/15 15:51:04   2704s] #	avoid chaining                     : 0
[11/15 15:51:04   2704s] #	cell-based stacking via (required) : 0
[11/15 15:51:04   2704s] #	cell-based stacking via (optional) : 0
[11/15 15:51:04   2704s] #
[11/15 15:51:04   2704s] #Start timing driven prevention iteration
[11/15 15:51:04   2704s] ### td_prevention_read_timing_data starts on Sat Nov 15 15:51:04 2025 with memory = 4385.06 (MB), peak = 4774.38 (MB)
[11/15 15:51:04   2704s] ### td_prevention_read_timing_data cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.7 GB --1.00 [8]--
[11/15 15:51:04   2704s] #Setup timing driven global route constraints:
[11/15 15:51:04   2704s] #Honor OPT layer assignment for 0 nets.
[11/15 15:51:04   2704s] #Remove OPT layer assignment for 0 nets.
[11/15 15:51:04   2704s] #Honor USER layer assignment for 0 nets.
[11/15 15:51:04   2704s] #Remove USER layer assignment for 0 nets.
[11/15 15:51:04   2704s] #layer   M1: Res =   1.72768(ohm/um), Cap =  0.254622(ff/um), RC =  0.439905
[11/15 15:51:04   2704s] #layer   M2: Res =   1.32659(ohm/um), Cap =  0.230216(ff/um), RC =  0.305401
[11/15 15:51:04   2704s] #layer   M3: Res =   1.32659(ohm/um), Cap =  0.230186(ff/um), RC =  0.305361
[11/15 15:51:04   2704s] #layer   M4: Res =   1.32659(ohm/um), Cap =  0.232196(ff/um), RC =  0.308029
[11/15 15:51:04   2704s] #layer   M5: Res =   1.32659(ohm/um), Cap =  0.232954(ff/um), RC =  0.309034
[11/15 15:51:04   2704s] #layer   M6: Res =   1.32659(ohm/um), Cap =  0.233738(ff/um), RC =  0.310074
[11/15 15:51:04   2704s] #layer   M7: Res =   1.32659(ohm/um), Cap =  0.233737(ff/um), RC =  0.310072
[11/15 15:51:04   2704s] #Metal stack 1: M1 - M7
[11/15 15:51:04   2704s] #Only one existing metal stack or more than three stacks, skip layer assignment!
[11/15 15:51:04   2704s] #Honor OPT extra spacing for 0 nets.
[11/15 15:51:04   2704s] #Remove OPT extra spacing for 0 nets.
[11/15 15:51:04   2704s] #Honor USER extra spacing for 0 nets.
[11/15 15:51:04   2704s] #Remove USER extra spacing for 0 nets.
[11/15 15:51:04   2704s] #169 critical nets are selected for extra spacing.
[11/15 15:51:04   2704s] #Honor OPT detour control for 0 nets.
[11/15 15:51:04   2704s] #Remove OPT detour control for 0 nets.
[11/15 15:51:04   2704s] #Honor USER detour control for 0 nets.
[11/15 15:51:04   2704s] #Remove USER detour control for 0 nets.
[11/15 15:51:04   2704s] #222 critical nets are selected for detour control.
[11/15 15:51:04   2704s] #
[11/15 15:51:04   2704s] #----------------------------------------------------
[11/15 15:51:04   2704s] # Summary of active signal nets routing constraints
[11/15 15:51:04   2704s] #+--------------------------+-----------+
[11/15 15:51:04   2704s] #| Avoid Detour             |       222 |
[11/15 15:51:04   2704s] #| Prefer Extra Space       |       169 |
[11/15 15:51:04   2704s] #+--------------------------+-----------+
[11/15 15:51:04   2704s] #
[11/15 15:51:04   2704s] #----------------------------------------------------
[11/15 15:51:04   2704s] #Done timing-driven prevention
[11/15 15:51:04   2704s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4392.80 (MB), peak = 4774.38 (MB)
[11/15 15:51:04   2704s] #Total number of trivial nets (e.g. < 2 pins) = 1931 (skipped).
[11/15 15:51:04   2704s] #Total number of routable nets = 31838.
[11/15 15:51:04   2704s] #Total number of nets in the design = 33769.
[11/15 15:51:04   2704s] #31269 routable nets do not have any wires.
[11/15 15:51:04   2704s] #569 routable nets have routed wires.
[11/15 15:51:04   2704s] #31269 nets will be global routed.
[11/15 15:51:04   2704s] #222 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[11/15 15:51:04   2704s] #569 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[11/15 15:51:04   2704s] #Using multithreading with 8 threads.
[11/15 15:51:04   2704s] ### Time Record (Data Preparation) is installed.
[11/15 15:51:04   2704s] #
[11/15 15:51:04   2704s] #Finished routing data preparation on Sat Nov 15 15:51:04 2025
[11/15 15:51:04   2704s] #
[11/15 15:51:04   2704s] #Cpu time = 00:00:00
[11/15 15:51:04   2704s] #Elapsed time = 00:00:00
[11/15 15:51:04   2704s] #Increased memory = 0.00 (MB)
[11/15 15:51:04   2704s] #Total memory = 4393.31 (MB)
[11/15 15:51:04   2704s] #Peak memory = 4774.38 (MB)
[11/15 15:51:04   2704s] #
[11/15 15:51:04   2704s] ### Time Record (Data Preparation) is uninstalled.
[11/15 15:51:04   2704s] ### Time Record (Global Routing) is installed.
[11/15 15:51:04   2704s] #
[11/15 15:51:04   2704s] #Start global routing on Sat Nov 15 15:51:04 2025
[11/15 15:51:04   2704s] #
[11/15 15:51:04   2704s] #
[11/15 15:51:04   2704s] #Start global routing initialization on Sat Nov 15 15:51:04 2025
[11/15 15:51:04   2704s] #
[11/15 15:51:04   2704s] #Number of eco nets is 0
[11/15 15:51:04   2704s] #
[11/15 15:51:04   2704s] #Start global routing data preparation on Sat Nov 15 15:51:04 2025
[11/15 15:51:04   2704s] #
[11/15 15:51:04   2704s] ### build_merged_routing_blockage_rect_list starts on Sat Nov 15 15:51:04 2025 with memory = 4394.08 (MB), peak = 4774.38 (MB)
[11/15 15:51:04   2704s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.7 GB --1.00 [8]--
[11/15 15:51:04   2704s] #Start routing resource analysis on Sat Nov 15 15:51:04 2025
[11/15 15:51:04   2704s] #
[11/15 15:51:04   2704s] ### init_is_bin_blocked starts on Sat Nov 15 15:51:04 2025 with memory = 4394.08 (MB), peak = 4774.38 (MB)
[11/15 15:51:04   2704s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.7 GB --1.00 [8]--
[11/15 15:51:04   2704s] ### PDHT_Row_Thread::compute_flow_cap starts on Sat Nov 15 15:51:04 2025 with memory = 4405.92 (MB), peak = 4774.38 (MB)
[11/15 15:51:04   2705s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:01, real:00:00:00, mem:4.3 GB, peak:4.7 GB --7.18 [8]--
[11/15 15:51:04   2705s] ### adjust_flow_cap starts on Sat Nov 15 15:51:04 2025 with memory = 4411.08 (MB), peak = 4774.38 (MB)
[11/15 15:51:04   2705s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.7 GB --2.16 [8]--
[11/15 15:51:04   2705s] ### adjust_partial_route_blockage starts on Sat Nov 15 15:51:04 2025 with memory = 4412.80 (MB), peak = 4774.38 (MB)
[11/15 15:51:04   2705s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.7 GB --1.00 [8]--
[11/15 15:51:04   2705s] ### set_via_blocked starts on Sat Nov 15 15:51:04 2025 with memory = 4412.80 (MB), peak = 4774.38 (MB)
[11/15 15:51:04   2705s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.7 GB --1.03 [8]--
[11/15 15:51:04   2705s] ### copy_flow starts on Sat Nov 15 15:51:04 2025 with memory = 4412.83 (MB), peak = 4774.38 (MB)
[11/15 15:51:04   2705s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.7 GB --0.56 [8]--
[11/15 15:51:04   2705s] #Routing resource analysis is done on Sat Nov 15 15:51:04 2025
[11/15 15:51:04   2705s] #
[11/15 15:51:04   2705s] ### report_flow_cap starts on Sat Nov 15 15:51:04 2025 with memory = 4408.62 (MB), peak = 4774.38 (MB)
[11/15 15:51:04   2705s] #  Resource Analysis:
[11/15 15:51:04   2705s] #
[11/15 15:51:04   2705s] #               Routing  #Avail      #Track     #Total     %Gcell
[11/15 15:51:04   2705s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[11/15 15:51:04   2705s] #  --------------------------------------------------------------
[11/15 15:51:04   2705s] #  M1             H        1391        2039       91080    79.94%
[11/15 15:51:04   2705s] #  M2             V        2388        3542       91080    65.29%
[11/15 15:51:04   2705s] #  M3             H        1386        2044       91080    59.39%
[11/15 15:51:04   2705s] #  M4             V        2996        2934       91080    65.08%
[11/15 15:51:04   2705s] #  M5             H        2713         717       91080    19.38%
[11/15 15:51:04   2705s] #  M6             V        4783        1147       91080    26.26%
[11/15 15:51:04   2705s] #  M7             H        2343        1087       91080    43.89%
[11/15 15:51:04   2705s] #  M8             V           0        1481       91080   100.00%
[11/15 15:51:04   2705s] #  --------------------------------------------------------------
[11/15 15:51:04   2705s] #  Total                  18002      50.02%      728640    57.40%
[11/15 15:51:04   2705s] #
[11/15 15:51:04   2705s] #  375 nets (1.11%) with 1 preferred extra spacing.
[11/15 15:51:04   2705s] #
[11/15 15:51:04   2705s] #
[11/15 15:51:04   2705s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.7 GB --1.10 [8]--
[11/15 15:51:04   2705s] ### analyze_m2_tracks starts on Sat Nov 15 15:51:04 2025 with memory = 4408.82 (MB), peak = 4774.38 (MB)
[11/15 15:51:04   2705s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.7 GB --1.00 [8]--
[11/15 15:51:04   2705s] ### report_initial_resource starts on Sat Nov 15 15:51:04 2025 with memory = 4408.82 (MB), peak = 4774.38 (MB)
[11/15 15:51:04   2705s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.7 GB --1.00 [8]--
[11/15 15:51:04   2705s] ### mark_pg_pins_accessibility starts on Sat Nov 15 15:51:04 2025 with memory = 4408.82 (MB), peak = 4774.38 (MB)
[11/15 15:51:04   2705s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.7 GB --1.00 [8]--
[11/15 15:51:04   2705s] ### set_net_region starts on Sat Nov 15 15:51:04 2025 with memory = 4408.82 (MB), peak = 4774.38 (MB)
[11/15 15:51:04   2705s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.7 GB --1.00 [8]--
[11/15 15:51:04   2705s] #
[11/15 15:51:04   2705s] #Global routing data preparation is done on Sat Nov 15 15:51:04 2025
[11/15 15:51:04   2705s] #
[11/15 15:51:04   2705s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4408.63 (MB), peak = 4774.38 (MB)
[11/15 15:51:04   2705s] #
[11/15 15:51:04   2705s] ### prepare_level starts on Sat Nov 15 15:51:04 2025 with memory = 4408.63 (MB), peak = 4774.38 (MB)
[11/15 15:51:04   2705s] ### init level 1 starts on Sat Nov 15 15:51:04 2025 with memory = 4408.63 (MB), peak = 4774.38 (MB)
[11/15 15:51:04   2705s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.7 GB --1.00 [8]--
[11/15 15:51:04   2705s] ### Level 1 hgrid = 396 X 230
[11/15 15:51:04   2705s] ### prepare_level_flow starts on Sat Nov 15 15:51:04 2025 with memory = 4408.63 (MB), peak = 4774.38 (MB)
[11/15 15:51:04   2705s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.7 GB --1.00 [8]--
[11/15 15:51:04   2705s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.7 GB --1.00 [8]--
[11/15 15:51:04   2705s] #
[11/15 15:51:04   2705s] #Global routing initialization is done on Sat Nov 15 15:51:04 2025
[11/15 15:51:04   2705s] #
[11/15 15:51:04   2705s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4408.63 (MB), peak = 4774.38 (MB)
[11/15 15:51:04   2705s] #
[11/15 15:51:04   2705s] #Skip 1/2 round for no nets in the round...
[11/15 15:51:04   2705s] #Route nets in 2/2 round...
[11/15 15:51:04   2705s] #start global routing iteration 1...
[11/15 15:51:04   2705s] ### init_flow_edge starts on Sat Nov 15 15:51:04 2025 with memory = 4408.63 (MB), peak = 4774.38 (MB)
[11/15 15:51:04   2705s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.7 GB --1.91 [8]--
[11/15 15:51:04   2705s] ### cal_flow starts on Sat Nov 15 15:51:04 2025 with memory = 4408.88 (MB), peak = 4774.38 (MB)
[11/15 15:51:04   2705s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.7 GB --1.00 [8]--
[11/15 15:51:04   2705s] ### routing at level 1 (topmost level) iter 0
[11/15 15:52:57   2817s] ### measure_qor starts on Sat Nov 15 15:52:57 2025 with memory = 4547.40 (MB), peak = 4774.38 (MB)
[11/15 15:52:57   2817s] ### measure_congestion starts on Sat Nov 15 15:52:57 2025 with memory = 4547.40 (MB), peak = 4774.38 (MB)
[11/15 15:52:57   2817s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:4.7 GB --1.00 [8]--
[11/15 15:52:57   2817s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:4.7 GB --4.52 [8]--
[11/15 15:52:57   2817s] #cpu time = 00:01:52, elapsed time = 00:01:52, memory = 4431.62 (MB), peak = 4774.38 (MB)
[11/15 15:52:57   2817s] #
[11/15 15:52:57   2817s] #start global routing iteration 2...
[11/15 15:52:57   2817s] ### routing at level 1 (topmost level) iter 1
[11/15 15:53:12   2833s] ### measure_qor starts on Sat Nov 15 15:53:12 2025 with memory = 4540.93 (MB), peak = 4774.38 (MB)
[11/15 15:53:12   2833s] ### measure_congestion starts on Sat Nov 15 15:53:12 2025 with memory = 4540.93 (MB), peak = 4774.38 (MB)
[11/15 15:53:12   2833s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:4.7 GB --1.00 [8]--
[11/15 15:53:12   2833s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:4.7 GB --4.23 [8]--
[11/15 15:53:12   2833s] #cpu time = 00:00:16, elapsed time = 00:00:16, memory = 4433.52 (MB), peak = 4774.38 (MB)
[11/15 15:53:12   2833s] #
[11/15 15:53:12   2833s] ### route_end starts on Sat Nov 15 15:53:12 2025 with memory = 4433.52 (MB), peak = 4774.38 (MB)
[11/15 15:53:12   2833s] #
[11/15 15:53:12   2833s] #Total number of trivial nets (e.g. < 2 pins) = 1931 (skipped).
[11/15 15:53:12   2833s] #Total number of routable nets = 31838.
[11/15 15:53:12   2833s] #Total number of nets in the design = 33769.
[11/15 15:53:12   2833s] #
[11/15 15:53:12   2833s] #31838 routable nets have routed wires.
[11/15 15:53:12   2833s] #222 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[11/15 15:53:12   2833s] #569 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[11/15 15:53:12   2833s] #
[11/15 15:53:12   2833s] #Routed nets constraints summary:
[11/15 15:53:12   2833s] #---------------------------------------------------------------
[11/15 15:53:12   2833s] #        Rules   Pref Extra Space   Avoid Detour   Unconstrained  
[11/15 15:53:12   2833s] #---------------------------------------------------------------
[11/15 15:53:12   2833s] #      Default                169             53           31047  
[11/15 15:53:12   2833s] #     CTS_2W2S                  0              0               0  
[11/15 15:53:12   2833s] #     CTS_2W1S                  0              0               0  
[11/15 15:53:12   2833s] #---------------------------------------------------------------
[11/15 15:53:12   2833s] #        Total                169             53           31047  
[11/15 15:53:12   2833s] #---------------------------------------------------------------
[11/15 15:53:12   2833s] #
[11/15 15:53:12   2833s] #Routing constraints summary of the whole design:
[11/15 15:53:12   2833s] #----------------------------------------------------------------------------------------
[11/15 15:53:12   2833s] #        Rules   Pref Extra Space   Shielding   Pref Layer   Avoid Detour   Unconstrained  
[11/15 15:53:12   2833s] #----------------------------------------------------------------------------------------
[11/15 15:53:12   2833s] #      Default                169           0            0             53           31047  
[11/15 15:53:12   2833s] #     CTS_2W2S                  0         206            0              0               0  
[11/15 15:53:12   2833s] #     CTS_2W1S                  0           0          363            363               0  
[11/15 15:53:12   2833s] #----------------------------------------------------------------------------------------
[11/15 15:53:12   2833s] #        Total                169         206          363            416           31047  
[11/15 15:53:12   2833s] #----------------------------------------------------------------------------------------
[11/15 15:53:12   2833s] #
[11/15 15:53:12   2833s] ### cal_base_flow starts on Sat Nov 15 15:53:12 2025 with memory = 4433.52 (MB), peak = 4774.38 (MB)
[11/15 15:53:12   2833s] ### init_flow_edge starts on Sat Nov 15 15:53:12 2025 with memory = 4433.52 (MB), peak = 4774.38 (MB)
[11/15 15:53:12   2833s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.7 GB --0.79 [8]--
[11/15 15:53:12   2833s] ### cal_flow starts on Sat Nov 15 15:53:12 2025 with memory = 4433.53 (MB), peak = 4774.38 (MB)
[11/15 15:53:13   2833s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.7 GB --1.00 [8]--
[11/15 15:53:13   2833s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.7 GB --1.00 [8]--
[11/15 15:53:13   2833s] ### report_overcon starts on Sat Nov 15 15:53:12 2025 with memory = 4433.53 (MB), peak = 4774.38 (MB)
[11/15 15:53:13   2833s] #
[11/15 15:53:13   2833s] #  Congestion Analysis: (blocked Gcells are excluded)
[11/15 15:53:13   2833s] #
[11/15 15:53:13   2833s] #                 OverCon       OverCon       OverCon       OverCon          
[11/15 15:53:13   2833s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[11/15 15:53:13   2833s] #     Layer         (1-2)         (3-5)         (6-7)        (8-10)   OverCon  Flow/Cap
[11/15 15:53:13   2833s] #  ----------------------------------------------------------------------------------------
[11/15 15:53:13   2833s] #  M1            2(0.01%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.01%)     0.58  
[11/15 15:53:13   2833s] #  M2         2412(6.53%)    825(2.23%)     98(0.27%)      5(0.01%)   (9.04%)     0.50  
[11/15 15:53:13   2833s] #  M3          389(1.05%)     50(0.14%)      5(0.01%)      0(0.00%)   (1.20%)     0.41  
[11/15 15:53:13   2833s] #  M4          136(0.37%)      5(0.01%)      0(0.00%)      0(0.00%)   (0.38%)     0.39  
[11/15 15:53:13   2833s] #  M5           19(0.03%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.03%)     0.15  
[11/15 15:53:13   2833s] #  M6            7(0.01%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.01%)     0.18  
[11/15 15:53:13   2833s] #  M7            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.11  
[11/15 15:53:13   2833s] #  ----------------------------------------------------------------------------------------
[11/15 15:53:13   2833s] #     Total   2965(0.88%)    880(0.26%)    103(0.03%)      5(0.00%)   (1.17%)
[11/15 15:53:13   2833s] #
[11/15 15:53:13   2833s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 10
[11/15 15:53:13   2833s] #  Overflow after GR: 0.14% H + 1.03% V
[11/15 15:53:13   2833s] #
[11/15 15:53:13   2833s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.7 GB --1.00 [8]--
[11/15 15:53:13   2833s] ### cal_base_flow starts on Sat Nov 15 15:53:13 2025 with memory = 4433.53 (MB), peak = 4774.38 (MB)
[11/15 15:53:13   2833s] ### init_flow_edge starts on Sat Nov 15 15:53:13 2025 with memory = 4433.53 (MB), peak = 4774.38 (MB)
[11/15 15:53:13   2833s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.7 GB --0.95 [8]--
[11/15 15:53:13   2833s] ### cal_flow starts on Sat Nov 15 15:53:13 2025 with memory = 4433.53 (MB), peak = 4774.38 (MB)
[11/15 15:53:13   2834s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.7 GB --1.00 [8]--
[11/15 15:53:13   2834s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.7 GB --1.00 [8]--
[11/15 15:53:13   2834s] ### export_cong_map starts on Sat Nov 15 15:53:13 2025 with memory = 4433.53 (MB), peak = 4774.38 (MB)
[11/15 15:53:13   2834s] ### PDZT_Export::export_cong_map starts on Sat Nov 15 15:53:13 2025 with memory = 4435.10 (MB), peak = 4774.38 (MB)
[11/15 15:53:13   2834s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.7 GB --1.06 [8]--
[11/15 15:53:13   2834s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.7 GB --2.24 [8]--
[11/15 15:53:13   2834s] ### import_cong_map starts on Sat Nov 15 15:53:13 2025 with memory = 4435.10 (MB), peak = 4774.38 (MB)
[11/15 15:53:13   2834s] #Hotspot report including placement blocked areas
[11/15 15:53:13   2834s] OPERPROF: Starting HotSpotCal at level 1, MEM:5801.7M
[11/15 15:53:13   2834s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[11/15 15:53:13   2834s] [hotspot] |   layer    |  max hotspot  | total hotspot |            hotspot bbox             |
[11/15 15:53:13   2834s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[11/15 15:53:13   2834s] [hotspot] |   M1(H)    |          0.52 |          1.31 |   864.00   416.00   896.00   448.00 |
[11/15 15:53:13   2834s] [hotspot] |   M2(V)    |         73.18 |        544.33 |   352.00   464.00   384.00   560.00 |
[11/15 15:53:13   2834s] [hotspot] |   M3(H)    |          6.03 |         18.62 |   288.00   448.00   320.00   480.00 |
[11/15 15:53:13   2834s] [hotspot] |   M4(V)    |         10.49 |         26.89 |   352.00   480.00   384.00   512.00 |
[11/15 15:53:13   2834s] [hotspot] |   M5(H)    |          0.00 |          0.00 |   (none)                            |
[11/15 15:53:13   2834s] [hotspot] |   M6(V)    |          5.51 |         13.11 |   352.00   512.00   384.00   544.00 |
[11/15 15:53:13   2834s] [hotspot] |   M7(H)    |          0.00 |          0.00 |   (none)                            |
[11/15 15:53:13   2834s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[11/15 15:53:13   2834s] [hotspot] |   worst    | (M2)    73.18 | (M2)   544.33 |                                     |
[11/15 15:53:13   2834s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[11/15 15:53:13   2834s] [hotspot] | all layers |         62.89 |        424.85 |                                     |
[11/15 15:53:13   2834s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[11/15 15:53:13   2834s] Local HotSpot Analysis (3d): normalized max congestion hotspot area = 62.89, normalized total congestion hotspot area = 424.85 (area is in unit of 4 std-cell row bins)
[11/15 15:53:13   2834s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 62.89/424.85 (area is in unit of 4 std-cell row bins)
[11/15 15:53:13   2834s] [hotspot] max/total 62.89/424.85, big hotspot (>10) total 314.16
[11/15 15:53:13   2834s] [hotspot] top 5 congestion hotspot bounding boxes and scores of all layers hotspot
[11/15 15:53:13   2834s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 15:53:13   2834s] [hotspot] | top |            hotspot bbox             | hotspot score |
[11/15 15:53:13   2834s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 15:53:13   2834s] [hotspot] |  1  |   352.00   464.00   384.00   560.00 |       39.87   |
[11/15 15:53:13   2834s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 15:53:13   2834s] [hotspot] |  2  |   352.00   576.00   384.00   656.00 |       33.05   |
[11/15 15:53:13   2834s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 15:53:13   2834s] [hotspot] |  3  |   704.00   416.00   736.00   464.00 |       20.66   |
[11/15 15:53:13   2834s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 15:53:13   2834s] [hotspot] |  4  |   496.00   448.00   528.00   496.00 |       18.82   |
[11/15 15:53:13   2834s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 15:53:13   2834s] [hotspot] |  5  |   688.00   400.00   720.00   432.00 |       13.38   |
[11/15 15:53:13   2834s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 15:53:13   2834s] Top 5 hotspots total area: 125.77
[11/15 15:53:13   2834s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.161, REAL:0.064, MEM:5801.7M
[11/15 15:53:13   2834s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.7 GB --2.49 [8]--
[11/15 15:53:13   2834s] ### update starts on Sat Nov 15 15:53:13 2025 with memory = 4434.81 (MB), peak = 4774.38 (MB)
[11/15 15:53:13   2834s] #Complete Global Routing.
[11/15 15:53:13   2834s] #Total number of nets with non-default rule or having extra spacing = 740
[11/15 15:53:13   2834s] #Total wire length = 1032204 um.
[11/15 15:53:13   2834s] #Total half perimeter of net bounding box = 904698 um.
[11/15 15:53:13   2834s] #Total wire length on LAYER M1 = 4306 um.
[11/15 15:53:13   2834s] #Total wire length on LAYER M2 = 174087 um.
[11/15 15:53:13   2834s] #Total wire length on LAYER M3 = 288670 um.
[11/15 15:53:13   2834s] #Total wire length on LAYER M4 = 163464 um.
[11/15 15:53:13   2834s] #Total wire length on LAYER M5 = 287852 um.
[11/15 15:53:13   2834s] #Total wire length on LAYER M6 = 102783 um.
[11/15 15:53:13   2834s] #Total wire length on LAYER M7 = 11042 um.
[11/15 15:53:13   2834s] #Total wire length on LAYER M8 = 0 um.
[11/15 15:53:13   2834s] #Total number of vias = 245877
[11/15 15:53:13   2834s] #Total number of multi-cut vias = 12511 (  5.1%)
[11/15 15:53:13   2834s] #Total number of single cut vias = 233366 ( 94.9%)
[11/15 15:53:13   2834s] #Up-Via Summary (total 245877):
[11/15 15:53:13   2834s] #                   single-cut          multi-cut      Total
[11/15 15:53:13   2834s] #-----------------------------------------------------------
[11/15 15:53:13   2834s] # M1            108132 ( 97.6%)      2607 (  2.4%)     110739
[11/15 15:53:13   2834s] # M2             77114 ( 92.1%)      6573 (  7.9%)      83687
[11/15 15:53:13   2834s] # M3             27252 ( 91.8%)      2443 (  8.2%)      29695
[11/15 15:53:13   2834s] # M4             14660 ( 95.2%)       735 (  4.8%)      15395
[11/15 15:53:13   2834s] # M5              5185 ( 97.5%)       134 (  2.5%)       5319
[11/15 15:53:13   2834s] # M6              1023 ( 98.2%)        19 (  1.8%)       1042
[11/15 15:53:13   2834s] #-----------------------------------------------------------
[11/15 15:53:13   2834s] #               233366 ( 94.9%)     12511 (  5.1%)     245877 
[11/15 15:53:13   2834s] #
[11/15 15:53:13   2834s] #Total number of involved regular nets 7338
[11/15 15:53:13   2834s] #Maximum src to sink distance  1060.6
[11/15 15:53:13   2834s] #Average of max src_to_sink distance  63.3
[11/15 15:53:13   2834s] #Average of ave src_to_sink distance  43.9
[11/15 15:53:13   2834s] ### update cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.7 GB --2.94 [8]--
[11/15 15:53:13   2834s] ### report_overcon starts on Sat Nov 15 15:53:13 2025 with memory = 4438.41 (MB), peak = 4774.38 (MB)
[11/15 15:53:13   2834s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.7 GB --1.00 [8]--
[11/15 15:53:13   2834s] ### report_overcon starts on Sat Nov 15 15:53:13 2025 with memory = 4438.41 (MB), peak = 4774.38 (MB)
[11/15 15:53:13   2834s] #Max overcon = 10 tracks.
[11/15 15:53:13   2834s] #Total overcon = 1.17%.
[11/15 15:53:13   2834s] #Worst layer Gcell overcon rate = 1.21%.
[11/15 15:53:13   2834s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.7 GB --1.00 [8]--
[11/15 15:53:13   2834s] ### route_end cpu:00:00:01, real:00:00:01, mem:4.3 GB, peak:4.7 GB --1.44 [8]--
[11/15 15:53:13   2834s] ### global_route design signature (137): route=384471759 net_attr=1911183012
[11/15 15:53:13   2834s] #
[11/15 15:53:13   2834s] #Global routing statistics:
[11/15 15:53:13   2834s] #Cpu time = 00:02:10
[11/15 15:53:13   2834s] #Elapsed time = 00:02:09
[11/15 15:53:13   2834s] #Increased memory = 36.94 (MB)
[11/15 15:53:13   2834s] #Total memory = 4430.25 (MB)
[11/15 15:53:13   2834s] #Peak memory = 4774.38 (MB)
[11/15 15:53:13   2834s] #
[11/15 15:53:13   2834s] #Finished global routing on Sat Nov 15 15:53:13 2025
[11/15 15:53:13   2834s] #
[11/15 15:53:13   2834s] #
[11/15 15:53:13   2834s] ### Time Record (Global Routing) is uninstalled.
[11/15 15:53:13   2834s] ### Time Record (Data Preparation) is installed.
[11/15 15:53:13   2834s] ### Time Record (Data Preparation) is uninstalled.
[11/15 15:53:13   2835s] ### track-assign external-init starts on Sat Nov 15 15:53:13 2025 with memory = 4414.12 (MB), peak = 4774.38 (MB)
[11/15 15:53:13   2835s] ### Time Record (Track Assignment) is installed.
[11/15 15:53:13   2835s] ### Time Record (Track Assignment) is uninstalled.
[11/15 15:53:13   2835s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.7 GB --1.43 [8]--
[11/15 15:53:13   2835s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4414.12 (MB), peak = 4774.38 (MB)
[11/15 15:53:13   2835s] ### track-assign engine-init starts on Sat Nov 15 15:53:13 2025 with memory = 4414.12 (MB), peak = 4774.38 (MB)
[11/15 15:53:13   2835s] ### Time Record (Track Assignment) is installed.
[11/15 15:53:13   2835s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.7 GB --1.23 [8]--
[11/15 15:53:13   2835s] ### track-assign core-engine starts on Sat Nov 15 15:53:13 2025 with memory = 4414.12 (MB), peak = 4774.38 (MB)
[11/15 15:53:13   2835s] #Start Track Assignment.
[11/15 15:53:16   2839s] #Done with 62600 horizontal wires in 8 hboxes and 57377 vertical wires in 13 hboxes.
[11/15 15:53:18   2844s] #Done with 15247 horizontal wires in 8 hboxes and 11182 vertical wires in 13 hboxes.
[11/15 15:53:19   2845s] #Done with 8 horizontal wires in 8 hboxes and 13 vertical wires in 13 hboxes.
[11/15 15:53:19   2845s] #
[11/15 15:53:19   2845s] #Track assignment summary:
[11/15 15:53:19   2845s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[11/15 15:53:19   2845s] #------------------------------------------------------------------------
[11/15 15:53:19   2845s] # M1          4210.06 	  0.01%  	  0.00% 	  0.01%
[11/15 15:53:19   2845s] # M2        164558.48 	  0.09%  	  0.00% 	  0.03%
[11/15 15:53:19   2845s] # M3        271558.80 	  0.17%  	  0.00% 	  0.05%
[11/15 15:53:19   2845s] # M4        152092.51 	  0.14%  	  0.00% 	  0.10%
[11/15 15:53:19   2845s] # M5        276014.78 	  0.12%  	  0.03% 	  0.01%
[11/15 15:53:19   2845s] # M6        101081.87 	  0.01%  	  0.00% 	  0.00%
[11/15 15:53:19   2845s] # M7         10863.29 	  0.00%  	  0.00% 	  0.00%
[11/15 15:53:19   2845s] #------------------------------------------------------------------------
[11/15 15:53:19   2845s] # All      980379.78  	  0.12% 	  0.01% 	  0.00%
[11/15 15:53:19   2845s] #Complete Track Assignment.
[11/15 15:53:19   2845s] #Total number of nets with non-default rule or having extra spacing = 740
[11/15 15:53:19   2845s] #Total wire length = 1067588 um.
[11/15 15:53:19   2845s] #Total half perimeter of net bounding box = 904698 um.
[11/15 15:53:19   2845s] #Total wire length on LAYER M1 = 29353 um.
[11/15 15:53:19   2845s] #Total wire length on LAYER M2 = 172794 um.
[11/15 15:53:19   2845s] #Total wire length on LAYER M3 = 298650 um.
[11/15 15:53:19   2845s] #Total wire length on LAYER M4 = 162893 um.
[11/15 15:53:19   2845s] #Total wire length on LAYER M5 = 289922 um.
[11/15 15:53:19   2845s] #Total wire length on LAYER M6 = 102757 um.
[11/15 15:53:19   2845s] #Total wire length on LAYER M7 = 11219 um.
[11/15 15:53:19   2845s] #Total wire length on LAYER M8 = 0 um.
[11/15 15:53:19   2845s] #Total number of vias = 245877
[11/15 15:53:19   2845s] #Total number of multi-cut vias = 12511 (  5.1%)
[11/15 15:53:19   2845s] #Total number of single cut vias = 233366 ( 94.9%)
[11/15 15:53:19   2845s] #Up-Via Summary (total 245877):
[11/15 15:53:19   2845s] #                   single-cut          multi-cut      Total
[11/15 15:53:19   2845s] #-----------------------------------------------------------
[11/15 15:53:19   2845s] # M1            108132 ( 97.6%)      2607 (  2.4%)     110739
[11/15 15:53:19   2845s] # M2             77114 ( 92.1%)      6573 (  7.9%)      83687
[11/15 15:53:19   2845s] # M3             27252 ( 91.8%)      2443 (  8.2%)      29695
[11/15 15:53:19   2845s] # M4             14660 ( 95.2%)       735 (  4.8%)      15395
[11/15 15:53:19   2845s] # M5              5185 ( 97.5%)       134 (  2.5%)       5319
[11/15 15:53:19   2845s] # M6              1023 ( 98.2%)        19 (  1.8%)       1042
[11/15 15:53:19   2845s] #-----------------------------------------------------------
[11/15 15:53:19   2845s] #               233366 ( 94.9%)     12511 (  5.1%)     245877 
[11/15 15:53:19   2845s] #
[11/15 15:53:19   2845s] ### track_assign design signature (140): route=1151785401
[11/15 15:53:19   2845s] ### track-assign core-engine cpu:00:00:10, real:00:00:06, mem:4.4 GB, peak:4.7 GB --1.77 [8]--
[11/15 15:53:19   2845s] ### Time Record (Track Assignment) is uninstalled.
[11/15 15:53:19   2845s] #cpu time = 00:00:11, elapsed time = 00:00:06, memory = 4414.36 (MB), peak = 4774.38 (MB)
[11/15 15:53:19   2845s] #
[11/15 15:53:19   2845s] #number of short segments in preferred routing layers
[11/15 15:53:19   2845s] #	
[11/15 15:53:19   2845s] #	
[11/15 15:53:19   2845s] #
[11/15 15:53:19   2845s] #Start post global route fixing for timing critical nets ...
[11/15 15:53:19   2845s] #
[11/15 15:53:19   2845s] ### update_timing_after_routing starts on Sat Nov 15 15:53:19 2025 with memory = 4415.12 (MB), peak = 4774.38 (MB)
[11/15 15:53:19   2845s] ### Time Record (Timing Data Generation) is installed.
[11/15 15:53:19   2845s] #* Updating design timing data...
[11/15 15:53:19   2845s] #Extracting RC...
[11/15 15:53:19   2845s] Un-suppress "**WARN ..." messages.
[11/15 15:53:19   2845s] #
[11/15 15:53:19   2845s] #Start tQuantus RC extraction...
[11/15 15:53:19   2845s] #Extract in track assign mode
[11/15 15:53:19   2846s] #Start building rc corner(s)...
[11/15 15:53:19   2846s] #Number of RC Corner = 2
[11/15 15:53:19   2846s] #Corner best_rc_corner /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/voltagestorm/tsmc65_hvt_sc_adv10_9lm_2thick.cl/icecaps.tch 25.000000 (real) 
[11/15 15:53:19   2846s] #Corner worst_rc_corner /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/voltagestorm/tsmc65_hvt_sc_adv10_9lm_2thick.cl/icecaps.tch 25.000000 (real) 
[11/15 15:53:19   2846s] #Layer METAL_9 does not exist in nanoroute.
[11/15 15:53:19   2846s] #METAL_1 -> M1 (1)
[11/15 15:53:19   2846s] #METAL_2 -> M2 (2)
[11/15 15:53:19   2846s] #METAL_3 -> M3 (3)
[11/15 15:53:19   2846s] #METAL_4 -> M4 (4)
[11/15 15:53:19   2846s] #METAL_5 -> M5 (5)
[11/15 15:53:19   2846s] #METAL_6 -> M6 (6)
[11/15 15:53:19   2846s] #METAL_7 -> M7 (7)
[11/15 15:53:19   2846s] #METAL_8 -> M8 (8)
[11/15 15:53:19   2846s] #Layer METAL_9 does not exist in nanoroute.
[11/15 15:53:20   2846s] #SADV_On
[11/15 15:53:20   2846s] # Corner(s) : 
[11/15 15:53:20   2846s] #best_rc_corner [25.00] 
[11/15 15:53:20   2846s] #worst_rc_corner [25.00]
[11/15 15:53:20   2846s] # Corner id: 0
[11/15 15:53:20   2846s] # Layout Scale: 1.000000
[11/15 15:53:20   2846s] # Has Metal Fill model: yes
[11/15 15:53:20   2846s] # Temperature was set
[11/15 15:53:20   2846s] # Temperature : 25.000000
[11/15 15:53:20   2846s] # Ref. Temp   : 25.000000
[11/15 15:53:20   2846s] # Corner id: 1
[11/15 15:53:20   2846s] # Layout Scale: 1.000000
[11/15 15:53:20   2846s] # Has Metal Fill model: yes
[11/15 15:53:20   2846s] # Temperature was set
[11/15 15:53:20   2846s] # Temperature : 25.000000
[11/15 15:53:20   2846s] # Ref. Temp   : 25.000000
[11/15 15:53:20   2846s] #SADV_Off
[11/15 15:53:20   2846s] #total pattern=165 [9, 450]
[11/15 15:53:20   2846s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[11/15 15:53:20   2846s] #found CAPMODEL /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/voltagestorm/tsmc65_hvt_sc_adv10_9lm_2thick.cl/icecaps.tch
[11/15 15:53:20   2846s] #found RESMODEL /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/voltagestorm/tsmc65_hvt_sc_adv10_9lm_2thick.cl/icecaps.tch 25.000000 
[11/15 15:53:20   2846s] #number model r/c [1,1] [9,450] read
[11/15 15:53:20   2846s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4417.84 (MB), peak = 4774.38 (MB)
[11/15 15:53:22   2848s] #Start init net ripin tree building
[11/15 15:53:22   2848s] #Finish init net ripin tree building
[11/15 15:53:22   2848s] #Cpu time = 00:00:00
[11/15 15:53:22   2848s] #Elapsed time = 00:00:00
[11/15 15:53:22   2848s] #Increased memory = 1.08 (MB)
[11/15 15:53:22   2848s] #Total memory = 4429.02 (MB)
[11/15 15:53:22   2848s] #Peak memory = 4774.38 (MB)
[11/15 15:53:22   2848s] #Using multithreading with 8 threads.
[11/15 15:53:22   2848s] #begin processing metal fill model file
[11/15 15:53:22   2848s] #end processing metal fill model file
[11/15 15:53:22   2848s] ### track-assign external-init starts on Sat Nov 15 15:53:22 2025 with memory = 4426.71 (MB), peak = 4774.38 (MB)
[11/15 15:53:22   2848s] ### Time Record (Track Assignment) is installed.
[11/15 15:53:22   2848s] ### Time Record (Track Assignment) is uninstalled.
[11/15 15:53:22   2848s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.7 GB --1.44 [8]--
[11/15 15:53:22   2848s] ### track-assign engine-init starts on Sat Nov 15 15:53:22 2025 with memory = 4426.88 (MB), peak = 4774.38 (MB)
[11/15 15:53:22   2848s] ### Time Record (Track Assignment) is installed.
[11/15 15:53:22   2848s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.7 GB --1.19 [8]--
[11/15 15:53:22   2848s] #
[11/15 15:53:22   2848s] #Start Post Track Assignment Wire Spread.
[11/15 15:53:24   2851s] #Done with 20693 horizontal wires in 8 hboxes and 15680 vertical wires in 13 hboxes.
[11/15 15:53:24   2851s] #Complete Post Track Assignment Wire Spread.
[11/15 15:53:24   2851s] #
[11/15 15:53:24   2851s] ### Time Record (Track Assignment) is uninstalled.
[11/15 15:53:24   2851s] #Length limit = 200 pitches
[11/15 15:53:24   2851s] #opt mode = 2
[11/15 15:53:25   2852s] #Start generate extraction boxes.
[11/15 15:53:25   2852s] #
[11/15 15:53:25   2852s] #Extract using 30 x 30 Hboxes
[11/15 15:53:25   2852s] #15x9 initial hboxes
[11/15 15:53:25   2852s] #Use area based hbox pruning.
[11/15 15:53:25   2852s] #0/0 hboxes pruned.
[11/15 15:53:25   2852s] #Complete generating extraction boxes.
[11/15 15:53:25   2852s] #Extract 94 hboxes with 8 threads on machine with  3.34GHz 512KB Cache 128CPU...
[11/15 15:53:25   2852s] #Process 0 special clock nets for rc extraction
[11/15 15:53:25   2853s] #Need to add unplaced ipin PIN:a0[3] of net 3981(a0[3]) into rc tree
[11/15 15:53:25   2853s] #Need to add unplaced ipin PIN:a0[1] of net 3992(a0[1]) into rc tree
[11/15 15:53:25   2853s] #Need to add unplaced ipin PIN:a0[7] of net 3994(a0[7]) into rc tree
[11/15 15:53:25   2853s] #Need to add unplaced ipin PIN:a0[9] of net 4011(a0[9]) into rc tree
[11/15 15:53:25   2853s] #Need to add unplaced ipin PIN:a0[25] of net 4026(a0[25]) into rc tree
[11/15 15:53:25   2853s] #Need to add unplaced ipin PIN:a0[27] of net 4071(a0[27]) into rc tree
[11/15 15:53:25   2853s] #Need to add unplaced ipin PIN:a0[5] of net 4097(a0[5]) into rc tree
[11/15 15:53:25   2853s] #Need to add unplaced ipin PIN:a0[11] of net 4152(a0[11]) into rc tree
[11/15 15:53:25   2853s] #Need to add unplaced ipin PIN:a0[2] of net 4213(a0[2]) into rc tree
[11/15 15:53:25   2853s] #Need to add unplaced ipin PIN:a0[19] of net 4216(a0[19]) into rc tree
[11/15 15:53:25   2853s] #Need to add unplaced ipin PIN:a0[15] of net 4238(a0[15]) into rc tree
[11/15 15:53:25   2853s] #Need to add unplaced ipin PIN:a0[16] of net 4244(a0[16]) into rc tree
[11/15 15:53:25   2853s] #Need to add unplaced ipin PIN:a0[6] of net 4247(a0[6]) into rc tree
[11/15 15:53:25   2853s] #Need to add unplaced ipin PIN:a0[4] of net 4249(a0[4]) into rc tree
[11/15 15:53:25   2853s] #Need to add unplaced ipin PIN:a0[22] of net 4283(a0[22]) into rc tree
[11/15 15:53:25   2853s] #Need to add unplaced ipin PIN:a0[30] of net 4289(a0[30]) into rc tree
[11/15 15:53:25   2853s] #Need to add unplaced ipin PIN:a0[0] of net 4291(a0[0]) into rc tree
[11/15 15:53:25   2853s] #Need to add unplaced ipin PIN:a0[14] of net 4293(a0[14]) into rc tree
[11/15 15:53:25   2853s] #Need to add unplaced ipin PIN:a0[21] of net 4309(a0[21]) into rc tree
[11/15 15:53:25   2853s] #Need to add unplaced ipin PIN:a0[10] of net 4372(a0[10]) into rc tree
[11/15 15:53:25   2853s] #Need to add unplaced ipin PIN:a0[29] of net 4408(a0[29]) into rc tree
[11/15 15:53:25   2853s] #Need to add unplaced ipin PIN:a0[18] of net 4450(a0[18]) into rc tree
[11/15 15:53:25   2853s] #Need to add unplaced ipin PIN:a0[20] of net 4473(a0[20]) into rc tree
[11/15 15:53:25   2853s] #Need to add unplaced ipin PIN:a0[13] of net 4514(a0[13]) into rc tree
[11/15 15:53:25   2853s] #Need to add unplaced ipin PIN:a0[12] of net 4528(a0[12]) into rc tree
[11/15 15:53:25   2853s] #Need to add unplaced ipin PIN:a0[8] of net 4555(a0[8]) into rc tree
[11/15 15:53:25   2853s] #Need to add unplaced ipin PIN:a0[23] of net 4561(a0[23]) into rc tree
[11/15 15:53:25   2853s] #Need to add unplaced ipin PIN:a0[26] of net 4618(a0[26]) into rc tree
[11/15 15:53:25   2853s] #Need to add unplaced ipin PIN:a0[17] of net 4666(a0[17]) into rc tree
[11/15 15:53:25   2853s] #Need to add unplaced ipin PIN:a0[28] of net 4696(a0[28]) into rc tree
[11/15 15:53:25   2853s] #Need to add unplaced ipin PIN:a0[31] of net 4835(a0[31]) into rc tree
[11/15 15:53:25   2853s] #Need to add unplaced ipin PIN:a0[24] of net 4887(a0[24]) into rc tree
[11/15 15:53:25   2853s] #Total 31838 nets were built. 6825 nodes added to break long wires. 0 net(s) have incomplete routes.
[11/15 15:53:27   2865s] #Run Statistics for Extraction:
[11/15 15:53:27   2865s] #   Cpu time = 00:00:13, elapsed time = 00:00:02 .
[11/15 15:53:27   2865s] #   Increased memory =   249.55 (MB), total memory =  4742.61 (MB), peak memory =  4774.38 (MB)
[11/15 15:53:27   2865s] #
[11/15 15:53:27   2865s] #Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
[11/15 15:53:27   2867s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4492.12 (MB), peak = 4774.38 (MB)
[11/15 15:53:27   2867s] #RC Statistics: 0 Res, 112383 Ground Cap, 53091 XCap (Edge to Edge)
[11/15 15:53:27   2867s] #Start writing rcdb into /tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/nr89100_cTtLsJ.rcdb.d
[11/15 15:53:28   2868s] #Finish writing rcdb with 226548 nodes, 194710 edges, and 106182 xcaps
[11/15 15:53:28   2868s] #6825 inserted nodes are removed
[11/15 15:53:28   2868s] ### track-assign external-init starts on Sat Nov 15 15:53:28 2025 with memory = 4492.44 (MB), peak = 4774.38 (MB)
[11/15 15:53:28   2868s] ### Time Record (Track Assignment) is installed.
[11/15 15:53:28   2869s] ### Time Record (Track Assignment) is uninstalled.
[11/15 15:53:28   2869s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:4.7 GB --1.33 [8]--
[11/15 15:53:28   2869s] ### track-assign engine-init starts on Sat Nov 15 15:53:28 2025 with memory = 4492.44 (MB), peak = 4774.38 (MB)
[11/15 15:53:28   2869s] ### Time Record (Track Assignment) is installed.
[11/15 15:53:28   2869s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:4.7 GB --1.11 [8]--
[11/15 15:53:28   2869s] #Remove Post Track Assignment Wire Spread
[11/15 15:53:28   2869s] ### Time Record (Track Assignment) is uninstalled.
[11/15 15:53:28   2869s] Restoring parasitic data from file '/tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/nr89100_cTtLsJ.rcdb.d' ...
[11/15 15:53:28   2869s] Opening parasitic data file '/tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/nr89100_cTtLsJ.rcdb.d' for reading (mem: 5961.363M)
[11/15 15:53:28   2869s] Reading RCDB with compressed RC data.
[11/15 15:53:28   2869s] Opening parasitic data file '/tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/nr89100_cTtLsJ.rcdb.d' for content verification (mem: 5961.363M)
[11/15 15:53:28   2869s] Reading RCDB with compressed RC data.
[11/15 15:53:28   2869s] Closing parasitic data file '/tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/nr89100_cTtLsJ.rcdb.d': 0 access done (mem: 5961.363M)
[11/15 15:53:28   2869s] Closing parasitic data file '/tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/nr89100_cTtLsJ.rcdb.d': 0 access done (mem: 5961.363M)
[11/15 15:53:28   2869s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 5961.363M)
[11/15 15:53:28   2869s] Following multi-corner parasitics specified:
[11/15 15:53:28   2869s] 	/tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/nr89100_cTtLsJ.rcdb.d (rcdb)
[11/15 15:53:28   2869s] Opening parasitic data file '/tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/nr89100_cTtLsJ.rcdb.d' for reading (mem: 5961.363M)
[11/15 15:53:28   2869s] Reading RCDB with compressed RC data.
[11/15 15:53:28   2869s] 		Cell MCU has rcdb /tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/nr89100_cTtLsJ.rcdb.d specified
[11/15 15:53:28   2869s] Cell MCU, hinst 
[11/15 15:53:28   2869s] processing rcdb (/tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/nr89100_cTtLsJ.rcdb.d) for hinst (top) of cell (MCU);
[11/15 15:53:28   2869s] Closing parasitic data file '/tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/nr89100_cTtLsJ.rcdb.d': 0 access done (mem: 5993.363M)
[11/15 15:53:28   2869s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=5957.363M)
[11/15 15:53:28   2869s] Opening parasitic data file '/tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/MCU_89100_McdPDk.rcdb.d/MCU.rcdb.d' for reading (mem: 5957.363M)
[11/15 15:53:28   2869s] Reading RCDB with compressed RC data.
[11/15 15:53:28   2870s] Closing parasitic data file '/tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/MCU_89100_McdPDk.rcdb.d/MCU.rcdb.d': 0 access done (mem: 5957.363M)
[11/15 15:53:28   2870s] Lumped Parasitic Loading Completed (total cpu=0:00:00.2, real=0:00:00.0, current mem=5957.363M)
[11/15 15:53:28   2870s] Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:00.0 mem: 5957.363M)
[11/15 15:53:28   2870s] #
[11/15 15:53:28   2870s] #Restore RCDB.
[11/15 15:53:28   2870s] ### track-assign external-init starts on Sat Nov 15 15:53:28 2025 with memory = 4494.73 (MB), peak = 4774.38 (MB)
[11/15 15:53:28   2870s] ### Time Record (Track Assignment) is installed.
[11/15 15:53:29   2870s] ### Time Record (Track Assignment) is uninstalled.
[11/15 15:53:29   2870s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:4.7 GB --1.37 [8]--
[11/15 15:53:29   2870s] ### track-assign engine-init starts on Sat Nov 15 15:53:29 2025 with memory = 4494.73 (MB), peak = 4774.38 (MB)
[11/15 15:53:29   2870s] ### Time Record (Track Assignment) is installed.
[11/15 15:53:29   2870s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:4.7 GB --1.23 [8]--
[11/15 15:53:29   2870s] #Remove Post Track Assignment Wire Spread
[11/15 15:53:29   2870s] ### Time Record (Track Assignment) is uninstalled.
[11/15 15:53:29   2870s] #
[11/15 15:53:29   2870s] #Complete tQuantus RC extraction.
[11/15 15:53:29   2870s] #Cpu time = 00:00:25
[11/15 15:53:29   2870s] #Elapsed time = 00:00:09
[11/15 15:53:29   2870s] #Increased memory = 45.82 (MB)
[11/15 15:53:29   2870s] #Total memory = 4460.95 (MB)
[11/15 15:53:29   2870s] #Peak memory = 4774.38 (MB)
[11/15 15:53:29   2870s] #
[11/15 15:53:29   2870s] Un-suppress "**WARN ..." messages.
[11/15 15:53:29   2870s] #RC Extraction Completed...
[11/15 15:53:29   2870s] ### update_timing starts on Sat Nov 15 15:53:29 2025 with memory = 4460.95 (MB), peak = 4774.38 (MB)
[11/15 15:53:29   2870s] ### generate_timing_data starts on Sat Nov 15 15:53:29 2025 with memory = 4442.21 (MB), peak = 4774.38 (MB)
[11/15 15:53:29   2870s] #Reporting timing...
[11/15 15:53:29   2872s] ### report_timing starts on Sat Nov 15 15:53:29 2025 with memory = 4470.63 (MB), peak = 4774.38 (MB)
[11/15 15:53:33   2890s] ### report_timing cpu:00:00:18, real:00:00:04, mem:4.5 GB, peak:4.7 GB --4.53 [8]--
[11/15 15:53:33   2890s] #Normalized TNS: -58.971 -> -2.064, r2r -58.971 -> -2.064, unit 1000.000, clk period 28.571 (ns)
[11/15 15:53:33   2890s] #Stage 1: cpu time = 00:00:20, elapsed time = 00:00:04, memory = 4528.59 (MB), peak = 4774.38 (MB)
[11/15 15:53:33   2890s] #Library Standard Delay: 21.30ps
[11/15 15:53:33   2890s] #Slack threshold: 0.00ps
[11/15 15:53:33   2890s] ### generate_cdm_net_timing starts on Sat Nov 15 15:53:33 2025 with memory = 4528.59 (MB), peak = 4774.38 (MB)
[11/15 15:53:34   2891s] ### generate_cdm_net_timing cpu:00:00:01, real:00:00:01, mem:4.4 GB, peak:4.7 GB --2.40 [8]--
[11/15 15:53:34   2892s] #*** Analyzed 218 timing critical paths
[11/15 15:53:34   2892s] #Stage 2: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4524.22 (MB), peak = 4774.38 (MB)
[11/15 15:53:34   2892s] ### Use bna from skp: 0
[11/15 15:53:35   2892s] #Stage 3: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4524.22 (MB), peak = 4774.38 (MB)
[11/15 15:53:35   2892s] **WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
[11/15 15:53:36   2894s] Worst slack reported in the design = 13.166974 (late)
[11/15 15:53:36   2894s] *** writeDesignTiming (0:00:01.6) ***
[11/15 15:53:36   2894s] #Stage 4: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 4524.73 (MB), peak = 4774.38 (MB)
[11/15 15:53:37   2894s] Un-suppress "**WARN ..." messages.
[11/15 15:53:37   2894s] ### generate_timing_data cpu:00:00:24, real:00:00:08, mem:4.4 GB, peak:4.7 GB --3.12 [8]--
[11/15 15:53:37   2897s] #Number of victim nets: 0
[11/15 15:53:37   2897s] #Number of aggressor nets: 0
[11/15 15:53:37   2897s] #Number of weak nets: 557
[11/15 15:53:37   2897s] #Number of critical nets: 548
[11/15 15:53:37   2897s] #	level 1 [-1076.6, -105.0]: 512 nets
[11/15 15:53:37   2897s] #	level 2 [-1076.6, -1000.0]: 18 nets
[11/15 15:53:37   2897s] #	level 3 [-1076.6, -1000.0]: 18 nets
[11/15 15:53:37   2897s] #Total number of nets: 31838
[11/15 15:53:37   2897s] ### update_timing cpu:00:00:27, real:00:00:08, mem:4.4 GB, peak:4.7 GB --3.18 [8]--
[11/15 15:53:37   2897s] ### Time Record (Timing Data Generation) is uninstalled.
[11/15 15:53:37   2897s] ### update_timing_after_routing cpu:00:00:51, real:00:00:18, mem:4.4 GB, peak:4.7 GB --2.88 [8]--
[11/15 15:53:37   2897s] #Total number of significant detoured timing critical nets is 0
[11/15 15:53:37   2897s] #Total number of selected detoured timing critical nets is 3
[11/15 15:53:37   2897s] #34 critical nets are selected for extra spacing.
[11/15 15:53:37   2897s] #Only one existing metal stack or more than three stacks, skip layer assignment!
[11/15 15:53:38   2899s] ### cal_base_flow starts on Sat Nov 15 15:53:38 2025 with memory = 4535.02 (MB), peak = 4774.38 (MB)
[11/15 15:53:38   2899s] ### init_flow_edge starts on Sat Nov 15 15:53:38 2025 with memory = 4535.02 (MB), peak = 4774.38 (MB)
[11/15 15:53:38   2899s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:4.7 GB --1.21 [8]--
[11/15 15:53:38   2899s] ### cal_flow starts on Sat Nov 15 15:53:38 2025 with memory = 4535.19 (MB), peak = 4774.38 (MB)
[11/15 15:53:38   2899s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:4.7 GB --1.00 [8]--
[11/15 15:53:38   2899s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:4.7 GB --1.00 [8]--
[11/15 15:53:38   2899s] ### report_overcon starts on Sat Nov 15 15:53:38 2025 with memory = 4535.19 (MB), peak = 4774.38 (MB)
[11/15 15:53:38   2899s] #
[11/15 15:53:38   2899s] #  Congestion Analysis: (blocked Gcells are excluded)
[11/15 15:53:38   2899s] #
[11/15 15:53:38   2899s] #                 OverCon       OverCon       OverCon       OverCon          
[11/15 15:53:38   2899s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[11/15 15:53:38   2899s] #     Layer         (1-2)         (3-5)         (6-7)        (8-10)   OverCon  Flow/Cap
[11/15 15:53:38   2899s] #  ----------------------------------------------------------------------------------------
[11/15 15:53:38   2899s] #  M1            2(0.01%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.01%)     0.58  
[11/15 15:53:38   2899s] #  M2         2406(6.51%)    821(2.22%)     98(0.27%)      5(0.01%)   (9.01%)     0.50  
[11/15 15:53:38   2899s] #  M3          389(1.05%)     50(0.14%)      5(0.01%)      0(0.00%)   (1.20%)     0.41  
[11/15 15:53:38   2899s] #  M4          136(0.37%)      5(0.01%)      0(0.00%)      0(0.00%)   (0.38%)     0.39  
[11/15 15:53:38   2899s] #  M5           19(0.03%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.03%)     0.15  
[11/15 15:53:38   2899s] #  M6            7(0.01%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.01%)     0.18  
[11/15 15:53:38   2899s] #  M7            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.11  
[11/15 15:53:38   2899s] #  ----------------------------------------------------------------------------------------
[11/15 15:53:38   2899s] #     Total   2959(0.87%)    876(0.26%)    103(0.03%)      5(0.00%)   (1.16%)
[11/15 15:53:38   2899s] #
[11/15 15:53:38   2899s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 10
[11/15 15:53:38   2899s] #  Overflow after GR: 0.14% H + 1.03% V
[11/15 15:53:38   2899s] #
[11/15 15:53:38   2899s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:4.7 GB --1.00 [8]--
[11/15 15:53:38   2899s] ### cal_base_flow starts on Sat Nov 15 15:53:38 2025 with memory = 4535.19 (MB), peak = 4774.38 (MB)
[11/15 15:53:38   2899s] ### init_flow_edge starts on Sat Nov 15 15:53:38 2025 with memory = 4535.19 (MB), peak = 4774.38 (MB)
[11/15 15:53:38   2899s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:4.7 GB --0.77 [8]--
[11/15 15:53:38   2899s] ### cal_flow starts on Sat Nov 15 15:53:38 2025 with memory = 4535.23 (MB), peak = 4774.38 (MB)
[11/15 15:53:38   2899s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:4.7 GB --1.00 [8]--
[11/15 15:53:38   2899s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:4.7 GB --1.00 [8]--
[11/15 15:53:38   2899s] ### export_cong_map starts on Sat Nov 15 15:53:38 2025 with memory = 4535.23 (MB), peak = 4774.38 (MB)
[11/15 15:53:38   2899s] ### PDZT_Export::export_cong_map starts on Sat Nov 15 15:53:38 2025 with memory = 4535.49 (MB), peak = 4774.38 (MB)
[11/15 15:53:38   2899s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:4.7 GB --1.05 [8]--
[11/15 15:53:38   2899s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:4.7 GB --0.73 [8]--
[11/15 15:53:38   2899s] ### import_cong_map starts on Sat Nov 15 15:53:38 2025 with memory = 4535.49 (MB), peak = 4774.38 (MB)
[11/15 15:53:38   2899s] #Hotspot report including placement blocked areas
[11/15 15:53:38   2899s] OPERPROF: Starting HotSpotCal at level 1, MEM:5965.0M
[11/15 15:53:38   2899s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[11/15 15:53:38   2899s] [hotspot] |   layer    |  max hotspot  | total hotspot |            hotspot bbox             |
[11/15 15:53:38   2899s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[11/15 15:53:38   2899s] [hotspot] |   M1(H)    |          0.52 |          1.31 |   864.00   416.00   896.00   448.00 |
[11/15 15:53:39   2899s] [hotspot] |   M2(V)    |         72.33 |        537.64 |   352.00   464.00   384.00   560.00 |
[11/15 15:53:39   2899s] [hotspot] |   M3(H)    |          6.03 |         18.62 |   288.00   448.00   320.00   480.00 |
[11/15 15:53:39   2899s] [hotspot] |   M4(V)    |         10.49 |         26.89 |   352.00   480.00   384.00   512.00 |
[11/15 15:53:39   2899s] [hotspot] |   M5(H)    |          0.26 |          0.26 |   704.00   416.00   736.00   448.00 |
[11/15 15:53:39   2899s] [hotspot] |   M6(V)    |          5.51 |         13.11 |   352.00   512.00   384.00   544.00 |
[11/15 15:53:39   2899s] [hotspot] |   M7(H)    |          0.00 |          0.00 |   (none)                            |
[11/15 15:53:39   2899s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[11/15 15:53:39   2899s] [hotspot] |   worst    | (M2)    72.33 | (M2)   537.64 |                                     |
[11/15 15:53:39   2899s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[11/15 15:53:39   2899s] [hotspot] | all layers |         62.89 |        425.64 |                                     |
[11/15 15:53:39   2899s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[11/15 15:53:39   2899s] Local HotSpot Analysis (3d): normalized max congestion hotspot area = 62.89, normalized total congestion hotspot area = 425.64 (area is in unit of 4 std-cell row bins)
[11/15 15:53:39   2899s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 62.89/425.64 (area is in unit of 4 std-cell row bins)
[11/15 15:53:39   2899s] [hotspot] max/total 62.89/425.64, big hotspot (>10) total 312.85
[11/15 15:53:39   2899s] [hotspot] top 5 congestion hotspot bounding boxes and scores of all layers hotspot
[11/15 15:53:39   2899s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 15:53:39   2899s] [hotspot] | top |            hotspot bbox             | hotspot score |
[11/15 15:53:39   2899s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 15:53:39   2899s] [hotspot] |  1  |   352.00   464.00   384.00   560.00 |       39.87   |
[11/15 15:53:39   2899s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 15:53:39   2899s] [hotspot] |  2  |   352.00   576.00   384.00   656.00 |       33.05   |
[11/15 15:53:39   2899s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 15:53:39   2899s] [hotspot] |  3  |   704.00   416.00   736.00   464.00 |       20.98   |
[11/15 15:53:39   2899s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 15:53:39   2899s] [hotspot] |  4  |   496.00   448.00   528.00   496.00 |       18.82   |
[11/15 15:53:39   2899s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 15:53:39   2899s] [hotspot] |  5  |   688.00   400.00   720.00   432.00 |       13.38   |
[11/15 15:53:39   2899s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 15:53:39   2899s] Top 5 hotspots total area: 126.10
[11/15 15:53:39   2899s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.159, REAL:0.067, MEM:5965.0M
[11/15 15:53:39   2899s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:4.7 GB --2.34 [8]--
[11/15 15:53:39   2899s] ### update starts on Sat Nov 15 15:53:39 2025 with memory = 4535.36 (MB), peak = 4774.38 (MB)
[11/15 15:53:39   2899s] ### update cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:4.7 GB --1.21 [8]--
[11/15 15:53:39   2899s] ### report_overcon starts on Sat Nov 15 15:53:39 2025 with memory = 4535.36 (MB), peak = 4774.38 (MB)
[11/15 15:53:39   2899s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:4.7 GB --1.00 [8]--
[11/15 15:53:39   2899s] ### report_overcon starts on Sat Nov 15 15:53:39 2025 with memory = 4535.36 (MB), peak = 4774.38 (MB)
[11/15 15:53:39   2899s] #Max overcon = 10 tracks.
[11/15 15:53:39   2899s] #Total overcon = 1.17%.
[11/15 15:53:39   2899s] #Worst layer Gcell overcon rate = 1.21%.
[11/15 15:53:39   2899s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:4.7 GB --1.00 [8]--
[11/15 15:53:40   2901s] #Complete Global Routing.
[11/15 15:53:40   2901s] #Total number of nets with non-default rule or having extra spacing = 774
[11/15 15:53:40   2901s] #Total wire length = 1067316 um.
[11/15 15:53:40   2901s] #Total half perimeter of net bounding box = 904698 um.
[11/15 15:53:40   2901s] #Total wire length on LAYER M1 = 30856 um.
[11/15 15:53:40   2901s] #Total wire length on LAYER M2 = 173202 um.
[11/15 15:53:40   2901s] #Total wire length on LAYER M3 = 297338 um.
[11/15 15:53:40   2901s] #Total wire length on LAYER M4 = 162405 um.
[11/15 15:53:40   2901s] #Total wire length on LAYER M5 = 289799 um.
[11/15 15:53:40   2901s] #Total wire length on LAYER M6 = 102540 um.
[11/15 15:53:40   2901s] #Total wire length on LAYER M7 = 11175 um.
[11/15 15:53:40   2901s] #Total wire length on LAYER M8 = 0 um.
[11/15 15:53:40   2901s] #Total number of vias = 245865
[11/15 15:53:40   2901s] #Total number of multi-cut vias = 12511 (  5.1%)
[11/15 15:53:40   2901s] #Total number of single cut vias = 233354 ( 94.9%)
[11/15 15:53:40   2901s] #Up-Via Summary (total 245865):
[11/15 15:53:40   2901s] #                   single-cut          multi-cut      Total
[11/15 15:53:40   2901s] #-----------------------------------------------------------
[11/15 15:53:40   2901s] # M1            108132 ( 97.6%)      2607 (  2.4%)     110739
[11/15 15:53:40   2901s] # M2             77113 ( 92.1%)      6573 (  7.9%)      83686
[11/15 15:53:40   2901s] # M3             27251 ( 91.8%)      2443 (  8.2%)      29694
[11/15 15:53:40   2901s] # M4             14659 ( 95.2%)       735 (  4.8%)      15394
[11/15 15:53:40   2901s] # M5              5178 ( 97.5%)       134 (  2.5%)       5312
[11/15 15:53:40   2901s] # M6              1021 ( 98.2%)        19 (  1.8%)       1040
[11/15 15:53:40   2901s] #-----------------------------------------------------------
[11/15 15:53:40   2901s] #               233354 ( 94.9%)     12511 (  5.1%)     245865 
[11/15 15:53:40   2901s] #
[11/15 15:53:40   2901s] #Total number of involved regular nets 7338
[11/15 15:53:40   2901s] #Maximum src to sink distance  1058.5
[11/15 15:53:40   2901s] #Average of max src_to_sink distance  64.1
[11/15 15:53:40   2901s] #Average of ave src_to_sink distance  44.5
[11/15 15:53:40   2902s] #Total number of involved priority nets 569
[11/15 15:53:40   2902s] #Maximum src to sink distance for priority net 795.2
[11/15 15:53:40   2902s] #Average of max src_to_sink distance for priority net 51.9
[11/15 15:53:40   2902s] #Average of ave src_to_sink distance for priority net 35.2
[11/15 15:53:40   2902s] #cpu time = 00:00:05, elapsed time = 00:00:03, memory = 4523.82 (MB), peak = 4774.38 (MB)
[11/15 15:53:40   2902s] ### run_free_timing_graph starts on Sat Nov 15 15:53:40 2025 with memory = 4523.82 (MB), peak = 4774.38 (MB)
[11/15 15:53:40   2902s] ### Time Record (Timing Data Generation) is installed.
[11/15 15:53:41   2902s] ### Time Record (Timing Data Generation) is uninstalled.
[11/15 15:53:41   2902s] ### run_free_timing_graph cpu:00:00:01, real:00:00:01, mem:4.4 GB, peak:4.7 GB --0.92 [8]--
[11/15 15:53:41   2902s] ### run_build_timing_graph starts on Sat Nov 15 15:53:41 2025 with memory = 4495.75 (MB), peak = 4774.38 (MB)
[11/15 15:53:41   2902s] ### Time Record (Timing Data Generation) is installed.
[11/15 15:53:41   2902s] Current (total cpu=0:48:23, real=0:16:42, peak res=4774.4M, current mem=4203.9M)
[11/15 15:53:41   2902s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view hold_analysis_view.
[11/15 15:53:41   2902s] Type 'man IMPCTE-290' for more detail.
[11/15 15:53:41   2902s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view hold_analysis_view.
[11/15 15:53:41   2902s] Type 'man IMPCTE-290' for more detail.
[11/15 15:53:41   2902s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view hold_analysis_view.
[11/15 15:53:41   2902s] Type 'man IMPCTE-290' for more detail.
[11/15 15:53:41   2902s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view hold_analysis_view.
[11/15 15:53:41   2902s] Type 'man IMPCTE-290' for more detail.
[11/15 15:53:41   2902s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view hold_analysis_view.
[11/15 15:53:41   2902s] Type 'man IMPCTE-290' for more detail.
[11/15 15:53:41   2902s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view hold_analysis_view.
[11/15 15:53:41   2902s] Type 'man IMPCTE-290' for more detail.
[11/15 15:53:41   2902s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view hold_analysis_view.
[11/15 15:53:41   2902s] Type 'man IMPCTE-290' for more detail.
[11/15 15:53:41   2902s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view hold_analysis_view.
[11/15 15:53:41   2902s] Type 'man IMPCTE-290' for more detail.
[11/15 15:53:41   2902s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view hold_analysis_view.
[11/15 15:53:41   2902s] Type 'man IMPCTE-290' for more detail.
[11/15 15:53:41   2902s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view hold_analysis_view.
[11/15 15:53:41   2902s] Type 'man IMPCTE-290' for more detail.
[11/15 15:53:41   2902s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view hold_analysis_view.
[11/15 15:53:41   2902s] Type 'man IMPCTE-290' for more detail.
[11/15 15:53:41   2902s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view hold_analysis_view.
[11/15 15:53:41   2902s] Type 'man IMPCTE-290' for more detail.
[11/15 15:53:41   2902s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view hold_analysis_view.
[11/15 15:53:41   2902s] Type 'man IMPCTE-290' for more detail.
[11/15 15:53:41   2902s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view hold_analysis_view.
[11/15 15:53:41   2902s] Type 'man IMPCTE-290' for more detail.
[11/15 15:53:41   2902s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view hold_analysis_view.
[11/15 15:53:41   2902s] Type 'man IMPCTE-290' for more detail.
[11/15 15:53:41   2902s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view hold_analysis_view.
[11/15 15:53:41   2902s] Type 'man IMPCTE-290' for more detail.
[11/15 15:53:41   2902s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view hold_analysis_view.
[11/15 15:53:41   2902s] Type 'man IMPCTE-290' for more detail.
[11/15 15:53:41   2902s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view hold_analysis_view.
[11/15 15:53:41   2902s] Type 'man IMPCTE-290' for more detail.
[11/15 15:53:41   2902s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view hold_analysis_view.
[11/15 15:53:41   2902s] Type 'man IMPCTE-290' for more detail.
[11/15 15:53:41   2902s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view hold_analysis_view.
[11/15 15:53:41   2902s] Type 'man IMPCTE-290' for more detail.
[11/15 15:53:41   2902s] **WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
[11/15 15:53:41   2902s] To increase the message display limit, refer to the product command reference manual.
[11/15 15:53:41   2902s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=4221.6M, current mem=4221.6M)
[11/15 15:53:41   2902s] Current (total cpu=0:48:23, real=0:16:42, peak res=4774.4M, current mem=4221.6M)
[11/15 15:53:41   2902s] ### Time Record (Timing Data Generation) is uninstalled.
[11/15 15:53:41   2902s] ### run_build_timing_graph cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.7 GB --1.00 [8]--
[11/15 15:53:41   2902s] ### track-assign external-init starts on Sat Nov 15 15:53:41 2025 with memory = 4221.72 (MB), peak = 4774.38 (MB)
[11/15 15:53:41   2902s] ### Time Record (Track Assignment) is installed.
[11/15 15:53:41   2903s] ### Time Record (Track Assignment) is uninstalled.
[11/15 15:53:41   2903s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.7 GB --1.41 [8]--
[11/15 15:53:41   2903s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4221.73 (MB), peak = 4774.38 (MB)
[11/15 15:53:41   2903s] #* Importing design timing data...
[11/15 15:53:41   2903s] #Number of victim nets: 0
[11/15 15:53:41   2903s] #Number of aggressor nets: 0
[11/15 15:53:41   2903s] #Number of weak nets: 557
[11/15 15:53:41   2903s] #Number of critical nets: 548
[11/15 15:53:41   2903s] #	level 1 [-1076.6, -105.0]: 512 nets
[11/15 15:53:41   2903s] #	level 2 [-1076.6, -1000.0]: 18 nets
[11/15 15:53:41   2903s] #	level 3 [-1076.6, -1000.0]: 18 nets
[11/15 15:53:41   2903s] #Total number of nets: 31838
[11/15 15:53:41   2903s] ### track-assign engine-init starts on Sat Nov 15 15:53:41 2025 with memory = 4221.74 (MB), peak = 4774.38 (MB)
[11/15 15:53:41   2903s] ### Time Record (Track Assignment) is installed.
[11/15 15:53:41   2903s] #
[11/15 15:53:41   2903s] #timing driven effort level: 3
[11/15 15:53:41   2903s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.7 GB --2.02 [8]--
[11/15 15:53:41   2903s] ### track-assign core-engine starts on Sat Nov 15 15:53:41 2025 with memory = 4222.35 (MB), peak = 4774.38 (MB)
[11/15 15:53:41   2903s] #Start Track Assignment With Timing Driven.
[11/15 15:53:43   2905s] #Done with 2067 horizontal wires in 8 hboxes and 2052 vertical wires in 13 hboxes.
[11/15 15:53:44   2907s] #Done with 216 horizontal wires in 8 hboxes and 362 vertical wires in 13 hboxes.
[11/15 15:53:45   2908s] #Done with 8 horizontal wires in 8 hboxes and 13 vertical wires in 13 hboxes.
[11/15 15:53:45   2908s] #
[11/15 15:53:45   2908s] #Track assignment summary:
[11/15 15:53:45   2908s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[11/15 15:53:45   2908s] #------------------------------------------------------------------------
[11/15 15:53:45   2908s] # M1          4210.86 	  0.01%  	  0.00% 	  0.01%
[11/15 15:53:45   2908s] # M2        164515.88 	  0.06%  	  0.00% 	  0.03%
[11/15 15:53:45   2908s] # M3        271543.85 	  0.14%  	  0.00% 	  0.05%
[11/15 15:53:45   2908s] # M4        151998.98 	  0.12%  	  0.00% 	  0.10%
[11/15 15:53:45   2908s] # M5        276044.78 	  0.13%  	  0.05% 	  0.01%
[11/15 15:53:45   2908s] # M6        100965.83 	  0.01%  	  0.00% 	  0.00%
[11/15 15:53:45   2908s] # M7         10830.29 	  0.00%  	  0.00% 	  0.00%
[11/15 15:53:45   2908s] #------------------------------------------------------------------------
[11/15 15:53:45   2908s] # All      980110.46  	  0.11% 	  0.01% 	  0.00%
[11/15 15:53:45   2909s] #Complete Track Assignment With Timing Driven.
[11/15 15:53:45   2909s] #Total number of nets with non-default rule or having extra spacing = 774
[11/15 15:53:45   2909s] #Total wire length = 1067211 um.
[11/15 15:53:45   2909s] #Total half perimeter of net bounding box = 904698 um.
[11/15 15:53:45   2909s] #Total wire length on LAYER M1 = 29336 um.
[11/15 15:53:45   2909s] #Total wire length on LAYER M2 = 172858 um.
[11/15 15:53:45   2909s] #Total wire length on LAYER M3 = 298653 um.
[11/15 15:53:45   2909s] #Total wire length on LAYER M4 = 162618 um.
[11/15 15:53:45   2909s] #Total wire length on LAYER M5 = 289948 um.
[11/15 15:53:45   2909s] #Total wire length on LAYER M6 = 102614 um.
[11/15 15:53:45   2909s] #Total wire length on LAYER M7 = 11184 um.
[11/15 15:53:45   2909s] #Total wire length on LAYER M8 = 0 um.
[11/15 15:53:45   2909s] #Total number of vias = 245865
[11/15 15:53:45   2909s] #Total number of multi-cut vias = 12511 (  5.1%)
[11/15 15:53:45   2909s] #Total number of single cut vias = 233354 ( 94.9%)
[11/15 15:53:45   2909s] #Up-Via Summary (total 245865):
[11/15 15:53:45   2909s] #                   single-cut          multi-cut      Total
[11/15 15:53:45   2909s] #-----------------------------------------------------------
[11/15 15:53:45   2909s] # M1            108132 ( 97.6%)      2607 (  2.4%)     110739
[11/15 15:53:45   2909s] # M2             77113 ( 92.1%)      6573 (  7.9%)      83686
[11/15 15:53:45   2909s] # M3             27251 ( 91.8%)      2443 (  8.2%)      29694
[11/15 15:53:45   2909s] # M4             14659 ( 95.2%)       735 (  4.8%)      15394
[11/15 15:53:45   2909s] # M5              5178 ( 97.5%)       134 (  2.5%)       5312
[11/15 15:53:45   2909s] # M6              1021 ( 98.2%)        19 (  1.8%)       1040
[11/15 15:53:45   2909s] #-----------------------------------------------------------
[11/15 15:53:45   2909s] #               233354 ( 94.9%)     12511 (  5.1%)     245865 
[11/15 15:53:45   2909s] #
[11/15 15:53:45   2909s] ### track-assign core-engine cpu:00:00:06, real:00:00:03, mem:4.2 GB, peak:4.7 GB --1.72 [8]--
[11/15 15:53:45   2909s] ### Time Record (Track Assignment) is uninstalled.
[11/15 15:53:45   2909s] #cpu time = 00:00:06, elapsed time = 00:00:04, memory = 4223.08 (MB), peak = 4774.38 (MB)
[11/15 15:53:45   2909s] #
[11/15 15:53:45   2909s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[11/15 15:53:45   2909s] #Cpu time = 00:03:26
[11/15 15:53:45   2909s] #Elapsed time = 00:02:42
[11/15 15:53:45   2909s] #Increased memory = -142.76 (MB)
[11/15 15:53:45   2909s] #Total memory = 4223.08 (MB)
[11/15 15:53:45   2909s] #Peak memory = 4774.38 (MB)
[11/15 15:53:45   2909s] #Using multithreading with 8 threads.
[11/15 15:53:45   2909s] #WARNING (NRDR-307) Turning off incremental shielding eco because too many nets will be routed.
[11/15 15:53:45   2909s] ### Time Record (Detail Routing) is installed.
[11/15 15:53:45   2910s] #Start reading timing information from file .timing_file_89100.tif.gz ...
[11/15 15:53:46   2910s] #Read in timing information for 334 ports, 29731 instances from timing file .timing_file_89100.tif.gz.
[11/15 15:53:46   2910s] ### max drc and si pitch = 6840 ( 3.42000 um) MT-safe pitch = 6040 ( 3.02000 um) patch pitch = 7200 ( 3.60000 um)
[11/15 15:53:46   2911s] #
[11/15 15:53:46   2911s] #Start Detail Routing..
[11/15 15:53:46   2911s] #start initial detail routing ...
[11/15 15:53:46   2911s] ### Design has 0 dirty nets, 42661 dirty-areas), has valid drcs
[11/15 15:53:51   2946s] #    completing 10% with 734 violations
[11/15 15:53:51   2946s] #    elapsed time = 00:00:04, memory = 4718.33 (MB)
[11/15 15:53:54   2973s] #    completing 20% with 1286 violations
[11/15 15:53:54   2973s] #    elapsed time = 00:00:08, memory = 4823.57 (MB)
[11/15 15:53:59   3011s] #    completing 30% with 1700 violations
[11/15 15:53:59   3011s] #    elapsed time = 00:00:13, memory = 4831.33 (MB)
[11/15 15:54:03   3043s] #    completing 40% with 2245 violations
[11/15 15:54:03   3043s] #    elapsed time = 00:00:17, memory = 4848.23 (MB)
[11/15 15:54:07   3071s] #    completing 50% with 2767 violations
[11/15 15:54:07   3071s] #    elapsed time = 00:00:20, memory = 4899.22 (MB)
[11/15 15:54:10   3102s] #    completing 60% with 3200 violations
[11/15 15:54:10   3102s] #    elapsed time = 00:00:24, memory = 4900.77 (MB)
[11/15 15:54:14   3134s] #    completing 70% with 3479 violations
[11/15 15:54:14   3134s] #    elapsed time = 00:00:28, memory = 4910.09 (MB)
[11/15 15:54:18   3165s] #    completing 80% with 3871 violations
[11/15 15:54:18   3165s] #    elapsed time = 00:00:32, memory = 4960.67 (MB)
[11/15 15:54:23   3200s] #    completing 90% with 4277 violations
[11/15 15:54:23   3200s] #    elapsed time = 00:00:36, memory = 4998.31 (MB)
[11/15 15:54:28   3238s] #    completing 100% with 4616 violations
[11/15 15:54:28   3238s] #    elapsed time = 00:00:41, memory = 5032.34 (MB)
[11/15 15:54:28   3238s] #   number of violations = 4616
[11/15 15:54:28   3238s] #
[11/15 15:54:28   3238s] #    By Layer and Type :
[11/15 15:54:28   3238s] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc   MinCut      Mar   Totals
[11/15 15:54:28   3238s] #	M1           18       63        1        0     1935      950        0     2967
[11/15 15:54:28   3238s] #	M2          243       71     1076        1        0      148       70     1609
[11/15 15:54:28   3238s] #	M3            3        5       16        0        0        0        0       24
[11/15 15:54:28   3238s] #	M4           12        1        3        0        0        0        0       16
[11/15 15:54:28   3238s] #	Totals      276      140     1096        1     1935     1098       70     4616
[11/15 15:54:28   3238s] #cpu time = 00:05:28, elapsed time = 00:00:41, memory = 4293.62 (MB), peak = 5035.01 (MB)
[11/15 15:54:28   3240s] #start 1st optimization iteration ...
[11/15 15:54:42   3352s] #   number of violations = 2074
[11/15 15:54:42   3352s] #
[11/15 15:54:42   3352s] #    By Layer and Type :
[11/15 15:54:42   3352s] #	         MetSpc    Short   MinStp   CutSpc   MinCut      Mar   Others   Totals
[11/15 15:54:42   3352s] #	M1            5        0        0       45      641        0        7      698
[11/15 15:54:42   3352s] #	M2          139      757       65        2      229      134       33     1359
[11/15 15:54:42   3352s] #	M3            0       10        0        0        5        2        0       17
[11/15 15:54:42   3352s] #	Totals      144      767       65       47      875      136       40     2074
[11/15 15:54:42   3352s] #cpu time = 00:01:53, elapsed time = 00:00:14, memory = 4299.22 (MB), peak = 5035.01 (MB)
[11/15 15:54:42   3352s] #start 2nd optimization iteration ...
[11/15 15:54:47   3392s] #   number of violations = 1819
[11/15 15:54:47   3392s] #
[11/15 15:54:47   3392s] #    By Layer and Type :
[11/15 15:54:47   3392s] #	         MetSpc   EOLSpc    Short   MinStp   MinCut      Mar   Others   Totals
[11/15 15:54:47   3392s] #	M1            5        9        0        0      551        0       18      583
[11/15 15:54:47   3392s] #	M2          179       18      682       42      222       80        3     1226
[11/15 15:54:47   3392s] #	M3            0        0        6        0        2        2        0       10
[11/15 15:54:47   3392s] #	Totals      184       27      688       42      775       82       21     1819
[11/15 15:54:47   3392s] #cpu time = 00:00:40, elapsed time = 00:00:05, memory = 4293.32 (MB), peak = 5035.01 (MB)
[11/15 15:54:47   3392s] #start 3rd optimization iteration ...
[11/15 15:54:55   3454s] #   number of violations = 176
[11/15 15:54:55   3454s] #
[11/15 15:54:55   3454s] #    By Layer and Type :
[11/15 15:54:55   3454s] #	         MetSpc   EOLSpc    Short     Loop   CutSpc   MinCut   Others   Totals
[11/15 15:54:55   3454s] #	M1            1        2        0        0        8       50        0       61
[11/15 15:54:55   3454s] #	M2           20        5       37       39        0        2        6      109
[11/15 15:54:55   3454s] #	M3            1        0        0        5        0        0        0        6
[11/15 15:54:55   3454s] #	Totals       22        7       37       44        8       52        6      176
[11/15 15:54:55   3454s] #cpu time = 00:01:02, elapsed time = 00:00:08, memory = 4296.44 (MB), peak = 5108.36 (MB)
[11/15 15:54:55   3454s] #start 4th optimization iteration ...
[11/15 15:54:58   3470s] #   number of violations = 78
[11/15 15:54:58   3470s] #
[11/15 15:54:58   3470s] #    By Layer and Type :
[11/15 15:54:58   3470s] #	         MetSpc   EOLSpc    Short     Loop   CutSpc   MinCut   Others   Totals
[11/15 15:54:58   3470s] #	M1            1        2        0        0        6        9        0       18
[11/15 15:54:58   3470s] #	M2           10        2       18       22        0        1        4       57
[11/15 15:54:58   3470s] #	M3            0        0        0        3        0        0        0        3
[11/15 15:54:58   3470s] #	Totals       11        4       18       25        6       10        4       78
[11/15 15:54:58   3470s] #cpu time = 00:00:16, elapsed time = 00:00:03, memory = 4290.94 (MB), peak = 5108.36 (MB)
[11/15 15:54:58   3470s] #start 5th optimization iteration ...
[11/15 15:54:59   3479s] #   number of violations = 33
[11/15 15:54:59   3479s] #
[11/15 15:54:59   3479s] #    By Layer and Type :
[11/15 15:54:59   3479s] #	         MetSpc   EOLSpc    Short     Loop   CutSpc   MinCut   Totals
[11/15 15:54:59   3479s] #	M1            1        1        0        0        6        4       12
[11/15 15:54:59   3479s] #	M2            5        2        8        5        0        0       20
[11/15 15:54:59   3479s] #	M3            0        0        0        1        0        0        1
[11/15 15:54:59   3479s] #	Totals        6        3        8        6        6        4       33
[11/15 15:54:59   3479s] #cpu time = 00:00:09, elapsed time = 00:00:02, memory = 4293.85 (MB), peak = 5108.36 (MB)
[11/15 15:54:59   3479s] #start 6th optimization iteration ...
[11/15 15:55:00   3486s] #   number of violations = 28
[11/15 15:55:00   3486s] #
[11/15 15:55:00   3486s] #    By Layer and Type :
[11/15 15:55:00   3486s] #	         MetSpc   EOLSpc    Short     Loop   CutSpc   MinCut   Totals
[11/15 15:55:00   3486s] #	M1            1        1        0        0        2        1        5
[11/15 15:55:00   3486s] #	M2            7        3        8        5        0        0       23
[11/15 15:55:00   3486s] #	Totals        8        4        8        5        2        1       28
[11/15 15:55:00   3486s] #cpu time = 00:00:07, elapsed time = 00:00:01, memory = 4292.56 (MB), peak = 5108.36 (MB)
[11/15 15:55:01   3486s] #start 7th optimization iteration ...
[11/15 15:55:01   3488s] #   number of violations = 17
[11/15 15:55:01   3488s] #
[11/15 15:55:01   3488s] #    By Layer and Type :
[11/15 15:55:01   3488s] #	         MetSpc   EOLSpc    Short     Loop   CutSpc   Totals
[11/15 15:55:01   3488s] #	M1            0        0        0        0        2        2
[11/15 15:55:01   3488s] #	M2            5        1        6        3        0       15
[11/15 15:55:01   3488s] #	Totals        5        1        6        3        2       17
[11/15 15:55:01   3488s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 4286.77 (MB), peak = 5108.36 (MB)
[11/15 15:55:01   3488s] #start 8th optimization iteration ...
[11/15 15:55:01   3490s] #   number of violations = 20
[11/15 15:55:01   3490s] #
[11/15 15:55:01   3490s] #    By Layer and Type :
[11/15 15:55:01   3490s] #	         MetSpc   EOLSpc    Short     Loop   CutSpc   MinCut   Totals
[11/15 15:55:01   3490s] #	M1            0        0        0        0        3        1        4
[11/15 15:55:01   3490s] #	M2            6        1        5        3        0        1       16
[11/15 15:55:01   3490s] #	Totals        6        1        5        3        3        2       20
[11/15 15:55:01   3490s] #cpu time = 00:00:02, elapsed time = 00:00:00, memory = 4286.27 (MB), peak = 5108.36 (MB)
[11/15 15:55:01   3490s] #start 9th optimization iteration ...
[11/15 15:55:02   3492s] #   number of violations = 11
[11/15 15:55:02   3492s] #
[11/15 15:55:02   3492s] #    By Layer and Type :
[11/15 15:55:02   3492s] #	         MetSpc    Short   CutSpc   Totals
[11/15 15:55:02   3492s] #	M1            0        0        2        2
[11/15 15:55:02   3492s] #	M2            4        5        0        9
[11/15 15:55:02   3492s] #	Totals        4        5        2       11
[11/15 15:55:02   3492s] #cpu time = 00:00:02, elapsed time = 00:00:00, memory = 4285.18 (MB), peak = 5108.36 (MB)
[11/15 15:55:02   3492s] #start 10th optimization iteration ...
[11/15 15:55:02   3494s] #   number of violations = 11
[11/15 15:55:02   3494s] #
[11/15 15:55:02   3494s] #    By Layer and Type :
[11/15 15:55:02   3494s] #	         MetSpc    Short   CutSpc   Totals
[11/15 15:55:02   3494s] #	M1            0        0        2        2
[11/15 15:55:02   3494s] #	M2            4        5        0        9
[11/15 15:55:02   3494s] #	Totals        4        5        2       11
[11/15 15:55:02   3494s] #cpu time = 00:00:02, elapsed time = 00:00:00, memory = 4287.94 (MB), peak = 5108.36 (MB)
[11/15 15:55:02   3494s] #start 11th optimization iteration ...
[11/15 15:55:02   3497s] #   number of violations = 13
[11/15 15:55:02   3497s] #
[11/15 15:55:02   3497s] #    By Layer and Type :
[11/15 15:55:02   3497s] #	         MetSpc   EOLSpc    Short   CutSpc   Totals
[11/15 15:55:02   3497s] #	M1            0        0        0        3        3
[11/15 15:55:02   3497s] #	M2            4        1        5        0       10
[11/15 15:55:02   3497s] #	Totals        4        1        5        3       13
[11/15 15:55:02   3497s] #cpu time = 00:00:02, elapsed time = 00:00:00, memory = 4288.75 (MB), peak = 5108.36 (MB)
[11/15 15:55:02   3497s] #start 12th optimization iteration ...
[11/15 15:55:03   3499s] #   number of violations = 10
[11/15 15:55:03   3499s] #
[11/15 15:55:03   3499s] #    By Layer and Type :
[11/15 15:55:03   3499s] #	         MetSpc    Short   CutSpc   Totals
[11/15 15:55:03   3499s] #	M1            0        0        1        1
[11/15 15:55:03   3499s] #	M2            6        3        0        9
[11/15 15:55:03   3499s] #	Totals        6        3        1       10
[11/15 15:55:03   3499s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 4288.60 (MB), peak = 5108.36 (MB)
[11/15 15:55:03   3499s] #start 13th optimization iteration ...
[11/15 15:55:03   3501s] #   number of violations = 10
[11/15 15:55:03   3501s] #
[11/15 15:55:03   3501s] #    By Layer and Type :
[11/15 15:55:03   3501s] #	         MetSpc    Short   CutSpc   Totals
[11/15 15:55:03   3501s] #	M1            0        0        1        1
[11/15 15:55:03   3501s] #	M2            5        4        0        9
[11/15 15:55:03   3501s] #	Totals        5        4        1       10
[11/15 15:55:03   3501s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4282.84 (MB), peak = 5108.36 (MB)
[11/15 15:55:03   3501s] #start 14th optimization iteration ...
[11/15 15:55:03   3502s] #   number of violations = 9
[11/15 15:55:03   3502s] #
[11/15 15:55:03   3502s] #    By Layer and Type :
[11/15 15:55:03   3502s] #	         MetSpc    Short   CutSpc   Totals
[11/15 15:55:03   3502s] #	M1            0        0        1        1
[11/15 15:55:03   3502s] #	M2            4        4        0        8
[11/15 15:55:03   3502s] #	Totals        4        4        1        9
[11/15 15:55:03   3502s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4282.80 (MB), peak = 5108.36 (MB)
[11/15 15:55:03   3502s] #start 15th optimization iteration ...
[11/15 15:55:04   3503s] #   number of violations = 9
[11/15 15:55:04   3503s] #
[11/15 15:55:04   3503s] #    By Layer and Type :
[11/15 15:55:04   3503s] #	         MetSpc    Short   CutSpc   Totals
[11/15 15:55:04   3503s] #	M1            0        0        1        1
[11/15 15:55:04   3503s] #	M2            4        4        0        8
[11/15 15:55:04   3503s] #	Totals        4        4        1        9
[11/15 15:55:04   3503s] #cpu time = 00:00:02, elapsed time = 00:00:00, memory = 4283.53 (MB), peak = 5108.36 (MB)
[11/15 15:55:04   3503s] #start 16th optimization iteration ...
[11/15 15:55:04   3505s] #   number of violations = 0
[11/15 15:55:04   3505s] #cpu time = 00:00:02, elapsed time = 00:00:00, memory = 4282.67 (MB), peak = 5108.36 (MB)
[11/15 15:55:04   3506s] #Complete Detail Routing.
[11/15 15:55:04   3506s] #Total number of nets with non-default rule or having extra spacing = 774
[11/15 15:55:04   3506s] #Total wire length = 1077890 um.
[11/15 15:55:04   3506s] #Total half perimeter of net bounding box = 904698 um.
[11/15 15:55:04   3506s] #Total wire length on LAYER M1 = 24084 um.
[11/15 15:55:04   3506s] #Total wire length on LAYER M2 = 208462 um.
[11/15 15:55:04   3506s] #Total wire length on LAYER M3 = 275682 um.
[11/15 15:55:04   3506s] #Total wire length on LAYER M4 = 168541 um.
[11/15 15:55:04   3506s] #Total wire length on LAYER M5 = 280748 um.
[11/15 15:55:04   3506s] #Total wire length on LAYER M6 = 106320 um.
[11/15 15:55:04   3506s] #Total wire length on LAYER M7 = 14054 um.
[11/15 15:55:04   3506s] #Total wire length on LAYER M8 = 0 um.
[11/15 15:55:04   3506s] #Total number of vias = 276516
[11/15 15:55:04   3506s] #Total number of multi-cut vias = 117764 ( 42.6%)
[11/15 15:55:04   3506s] #Total number of single cut vias = 158752 ( 57.4%)
[11/15 15:55:04   3506s] #Up-Via Summary (total 276516):
[11/15 15:55:04   3506s] #                   single-cut          multi-cut      Total
[11/15 15:55:04   3506s] #-----------------------------------------------------------
[11/15 15:55:04   3506s] # M1             76522 ( 66.5%)     38507 ( 33.5%)     115029
[11/15 15:55:04   3506s] # M2             50520 ( 52.9%)     45053 ( 47.1%)      95573
[11/15 15:55:04   3506s] # M3             19771 ( 52.3%)     18067 ( 47.7%)      37838
[11/15 15:55:04   3506s] # M4              8508 ( 45.4%)     10240 ( 54.6%)      18748
[11/15 15:55:04   3506s] # M5              2994 ( 38.8%)      4730 ( 61.2%)       7724
[11/15 15:55:04   3506s] # M6               437 ( 27.2%)      1167 ( 72.8%)       1604
[11/15 15:55:04   3506s] #-----------------------------------------------------------
[11/15 15:55:04   3506s] #               158752 ( 57.4%)    117764 ( 42.6%)     276516 
[11/15 15:55:04   3506s] #
[11/15 15:55:04   3506s] #Total number of DRC violations = 0
[11/15 15:55:04   3506s] ### Time Record (Detail Routing) is uninstalled.
[11/15 15:55:04   3506s] #Cpu time = 00:09:57
[11/15 15:55:04   3506s] #Elapsed time = 00:01:19
[11/15 15:55:04   3506s] #Increased memory = 32.21 (MB)
[11/15 15:55:04   3506s] #Total memory = 4255.29 (MB)
[11/15 15:55:04   3506s] #Peak memory = 5108.36 (MB)
[11/15 15:55:04   3506s] ### Time Record (Antenna Fixing) is installed.
[11/15 15:55:04   3506s] #
[11/15 15:55:04   3506s] #start routing for process antenna violation fix ...
[11/15 15:55:04   3507s] ### max drc and si pitch = 6840 ( 3.42000 um) MT-safe pitch = 2120 ( 1.06000 um) patch pitch = 6640 ( 3.32000 um)
[11/15 15:55:05   3507s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4278.51 (MB), peak = 5108.36 (MB)
[11/15 15:55:05   3507s] #
[11/15 15:55:05   3508s] #Total number of nets with non-default rule or having extra spacing = 774
[11/15 15:55:05   3508s] #Total wire length = 1077890 um.
[11/15 15:55:05   3508s] #Total half perimeter of net bounding box = 904698 um.
[11/15 15:55:05   3508s] #Total wire length on LAYER M1 = 24084 um.
[11/15 15:55:05   3508s] #Total wire length on LAYER M2 = 208462 um.
[11/15 15:55:05   3508s] #Total wire length on LAYER M3 = 275682 um.
[11/15 15:55:05   3508s] #Total wire length on LAYER M4 = 168541 um.
[11/15 15:55:05   3508s] #Total wire length on LAYER M5 = 280748 um.
[11/15 15:55:05   3508s] #Total wire length on LAYER M6 = 106320 um.
[11/15 15:55:05   3508s] #Total wire length on LAYER M7 = 14054 um.
[11/15 15:55:05   3508s] #Total wire length on LAYER M8 = 0 um.
[11/15 15:55:05   3508s] #Total number of vias = 276516
[11/15 15:55:05   3508s] #Total number of multi-cut vias = 117764 ( 42.6%)
[11/15 15:55:05   3508s] #Total number of single cut vias = 158752 ( 57.4%)
[11/15 15:55:05   3508s] #Up-Via Summary (total 276516):
[11/15 15:55:05   3508s] #                   single-cut          multi-cut      Total
[11/15 15:55:05   3508s] #-----------------------------------------------------------
[11/15 15:55:05   3508s] # M1             76522 ( 66.5%)     38507 ( 33.5%)     115029
[11/15 15:55:05   3508s] # M2             50520 ( 52.9%)     45053 ( 47.1%)      95573
[11/15 15:55:05   3508s] # M3             19771 ( 52.3%)     18067 ( 47.7%)      37838
[11/15 15:55:05   3508s] # M4              8508 ( 45.4%)     10240 ( 54.6%)      18748
[11/15 15:55:05   3508s] # M5              2994 ( 38.8%)      4730 ( 61.2%)       7724
[11/15 15:55:05   3508s] # M6               437 ( 27.2%)      1167 ( 72.8%)       1604
[11/15 15:55:05   3508s] #-----------------------------------------------------------
[11/15 15:55:05   3508s] #               158752 ( 57.4%)    117764 ( 42.6%)     276516 
[11/15 15:55:05   3508s] #
[11/15 15:55:05   3508s] #Total number of DRC violations = 0
[11/15 15:55:05   3508s] #Total number of process antenna violations = 0
[11/15 15:55:05   3508s] #Total number of net violated process antenna rule = 0 ant fix stage
[11/15 15:55:05   3508s] #
[11/15 15:55:05   3510s] #
[11/15 15:55:05   3510s] #Total number of nets with non-default rule or having extra spacing = 774
[11/15 15:55:05   3510s] #Total wire length = 1077890 um.
[11/15 15:55:05   3510s] #Total half perimeter of net bounding box = 904698 um.
[11/15 15:55:05   3510s] #Total wire length on LAYER M1 = 24084 um.
[11/15 15:55:05   3510s] #Total wire length on LAYER M2 = 208462 um.
[11/15 15:55:05   3510s] #Total wire length on LAYER M3 = 275682 um.
[11/15 15:55:05   3510s] #Total wire length on LAYER M4 = 168541 um.
[11/15 15:55:05   3510s] #Total wire length on LAYER M5 = 280748 um.
[11/15 15:55:05   3510s] #Total wire length on LAYER M6 = 106320 um.
[11/15 15:55:05   3510s] #Total wire length on LAYER M7 = 14054 um.
[11/15 15:55:05   3510s] #Total wire length on LAYER M8 = 0 um.
[11/15 15:55:05   3510s] #Total number of vias = 276516
[11/15 15:55:05   3510s] #Total number of multi-cut vias = 117764 ( 42.6%)
[11/15 15:55:05   3510s] #Total number of single cut vias = 158752 ( 57.4%)
[11/15 15:55:05   3510s] #Up-Via Summary (total 276516):
[11/15 15:55:05   3510s] #                   single-cut          multi-cut      Total
[11/15 15:55:05   3510s] #-----------------------------------------------------------
[11/15 15:55:05   3510s] # M1             76522 ( 66.5%)     38507 ( 33.5%)     115029
[11/15 15:55:05   3510s] # M2             50520 ( 52.9%)     45053 ( 47.1%)      95573
[11/15 15:55:05   3510s] # M3             19771 ( 52.3%)     18067 ( 47.7%)      37838
[11/15 15:55:05   3510s] # M4              8508 ( 45.4%)     10240 ( 54.6%)      18748
[11/15 15:55:05   3510s] # M5              2994 ( 38.8%)      4730 ( 61.2%)       7724
[11/15 15:55:05   3510s] # M6               437 ( 27.2%)      1167 ( 72.8%)       1604
[11/15 15:55:05   3510s] #-----------------------------------------------------------
[11/15 15:55:05   3510s] #               158752 ( 57.4%)    117764 ( 42.6%)     276516 
[11/15 15:55:05   3510s] #
[11/15 15:55:05   3510s] #Total number of DRC violations = 0
[11/15 15:55:05   3510s] #Total number of process antenna violations = 0
[11/15 15:55:05   3510s] #Total number of net violated process antenna rule = 0 ant fix stage
[11/15 15:55:05   3510s] #
[11/15 15:55:05   3510s] ### Time Record (Antenna Fixing) is uninstalled.
[11/15 15:55:05   3510s] ### Time Record (Shielding) is installed.
[11/15 15:55:05   3510s] #Analyzing shielding information. 
[11/15 15:55:05   3510s] #  Total shield net = 206 (one-side = 0, hf = 0 ), 206 nets need to be shielded.
[11/15 15:55:05   3510s] #  Bottom shield layer is layer 1.
[11/15 15:55:05   3510s] #  Bottom routing layer for shield is layer 1.
[11/15 15:55:05   3510s] #  Start shielding step 1
[11/15 15:55:05   3510s] #  Finished shielding step 1: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4252.04 (MB), peak = 5108.36 (MB)
[11/15 15:55:05   3510s] #  Start shielding step 2 
[11/15 15:55:06   3511s] #    Inner loop #1
[11/15 15:55:06   3516s] #    Inner loop #2
[11/15 15:55:07   3520s] #    Inner loop #3
[11/15 15:55:07   3524s] #  Finished shielding step 2:   cpu time = 00:00:13, elapsed time = 00:00:02, memory = 4264.95 (MB), peak = 5108.36 (MB)
[11/15 15:55:08   3524s] #  Start shielding step 3
[11/15 15:55:08   3524s] #    Start loop 1
[11/15 15:55:14   3537s] #    Finished loop 1 cpu time = 00:00:12, elapsed time = 00:00:06, memory = 4301.22 (MB), peak = 5108.36 (MB)
[11/15 15:55:14   3537s] #  Finished shielding step 3: cpu time = 00:00:12, elapsed time = 00:00:06, memory = 4301.22 (MB), peak = 5108.36 (MB)
[11/15 15:55:14   3537s] #  Start shielding step 4
[11/15 15:55:14   3537s] #    Inner loop #1
[11/15 15:55:15   3542s] #  Finished shielding step 4:   cpu time = 00:00:05, elapsed time = 00:00:01, memory = 4300.26 (MB), peak = 5108.36 (MB)
[11/15 15:55:15   3542s] #    cpu time = 00:00:18, elapsed time = 00:00:07, memory = 4298.85 (MB), peak = 5108.36 (MB)
[11/15 15:55:15   3542s] #-------------------------------------------------------------------------------
[11/15 15:55:15   3542s] #
[11/15 15:55:15   3542s] #	Shielding Summary
[11/15 15:55:15   3542s] #-------------------------------------------------------------------------------
[11/15 15:55:15   3542s] #Primary shielding net(s): VSS 
[11/15 15:55:15   3542s] #Opportunistic shielding net(s): VDD
[11/15 15:55:15   3542s] #
[11/15 15:55:15   3542s] #Number of nets with shield attribute: 206
[11/15 15:55:15   3542s] #Number of nets reported: 206
[11/15 15:55:15   3542s] #Number of nets without shielding: 10
[11/15 15:55:15   3542s] #Average ratio                   : 0.881
[11/15 15:55:15   3542s] #
[11/15 15:55:15   3542s] #Name   Average Length     Shield    Ratio
[11/15 15:55:15   3542s] #   M1:           0.2        0.0     0.109
[11/15 15:55:15   3542s] #   M2:           0.5        0.3     0.322
[11/15 15:55:15   3542s] #   M3:           6.5        9.6     0.735
[11/15 15:55:15   3542s] #   M4:          19.0       34.4     0.907
[11/15 15:55:15   3542s] #   M5:          48.6       88.0     0.904
[11/15 15:55:15   3542s] #   M6:           4.3        6.9     0.806
[11/15 15:55:15   3542s] #   M7:           0.7        1.3     0.990
[11/15 15:55:15   3542s] #-------------------------------------------------------------------------------
[11/15 15:55:15   3542s] #Bottom shield layer (M1) and above: 
[11/15 15:55:15   3542s] #Average (BotShieldLayer) ratio  : 0.881
[11/15 15:55:15   3542s] #
[11/15 15:55:15   3542s] #Name    Actual Length     Shield    Ratio
[11/15 15:55:15   3542s] #   M1:          40.2        8.8     0.109
[11/15 15:55:15   3542s] #   M2:         106.3       68.5     0.322
[11/15 15:55:15   3542s] #   M3:        1342.7     1973.1     0.735
[11/15 15:55:15   3542s] #   M4:        3904.2     7084.3     0.907
[11/15 15:55:15   3542s] #   M5:       10020.2    18122.2     0.904
[11/15 15:55:15   3542s] #   M6:         881.2     1419.9     0.806
[11/15 15:55:15   3542s] #   M7:         139.4      276.1     0.990
[11/15 15:55:15   3542s] #-------------------------------------------------------------------------------
[11/15 15:55:15   3542s] #Preferred routing layer range: M3 - M4
[11/15 15:55:15   3542s] #Average (PrefLayerOnly) ratio   : 0.863
[11/15 15:55:15   3542s] #
[11/15 15:55:15   3542s] #Name    Actual Length     Shield    Ratio
[11/15 15:55:15   3542s] #   M3:        1342.7     1973.1     0.735
[11/15 15:55:15   3542s] #   M4:        3904.2     7084.3     0.907
[11/15 15:55:15   3542s] #-------------------------------------------------------------------------------
[11/15 15:55:15   3542s] #Done Shielding:    cpu time = 00:00:32, elapsed time = 00:00:10, memory = 4283.26 (MB), peak = 5108.36 (MB)
[11/15 15:55:15   3542s] #Total number of nets with non-default rule or having extra spacing = 774
[11/15 15:55:15   3542s] #Total wire length = 1077890 um.
[11/15 15:55:15   3542s] #Total half perimeter of net bounding box = 904698 um.
[11/15 15:55:15   3542s] #Total wire length on LAYER M1 = 24084 um.
[11/15 15:55:15   3542s] #Total wire length on LAYER M2 = 208462 um.
[11/15 15:55:15   3542s] #Total wire length on LAYER M3 = 275682 um.
[11/15 15:55:15   3542s] #Total wire length on LAYER M4 = 168541 um.
[11/15 15:55:15   3542s] #Total wire length on LAYER M5 = 280748 um.
[11/15 15:55:15   3542s] #Total wire length on LAYER M6 = 106320 um.
[11/15 15:55:15   3542s] #Total wire length on LAYER M7 = 14054 um.
[11/15 15:55:15   3542s] #Total wire length on LAYER M8 = 0 um.
[11/15 15:55:15   3542s] #Total number of vias = 276516
[11/15 15:55:15   3542s] #Total number of multi-cut vias = 117764 ( 42.6%)
[11/15 15:55:15   3542s] #Total number of single cut vias = 158752 ( 57.4%)
[11/15 15:55:15   3542s] #Up-Via Summary (total 276516):
[11/15 15:55:15   3542s] #                   single-cut          multi-cut      Total
[11/15 15:55:15   3542s] #-----------------------------------------------------------
[11/15 15:55:15   3542s] # M1             76522 ( 66.5%)     38507 ( 33.5%)     115029
[11/15 15:55:15   3542s] # M2             50520 ( 52.9%)     45053 ( 47.1%)      95573
[11/15 15:55:15   3542s] # M3             19771 ( 52.3%)     18067 ( 47.7%)      37838
[11/15 15:55:15   3542s] # M4              8508 ( 45.4%)     10240 ( 54.6%)      18748
[11/15 15:55:15   3542s] # M5              2994 ( 38.8%)      4730 ( 61.2%)       7724
[11/15 15:55:15   3542s] # M6               437 ( 27.2%)      1167 ( 72.8%)       1604
[11/15 15:55:15   3542s] #-----------------------------------------------------------
[11/15 15:55:15   3542s] #               158752 ( 57.4%)    117764 ( 42.6%)     276516 
[11/15 15:55:15   3542s] #
[11/15 15:55:15   3542s] #
[11/15 15:55:15   3542s] #Vias used for rule 'DEFAULT'
[11/15 15:55:15   3542s] # VIA1_X                    58935	(single)
[11/15 15:55:15   3542s] # VIA1_2CUT_N               18293
[11/15 15:55:15   3542s] # VIA1_V                    15570	(single)
[11/15 15:55:15   3542s] # VIA1_2CUT_S               15184
[11/15 15:55:15   3542s] # VIA1_2CUT_E                2692
[11/15 15:55:15   3542s] # VIA1_2CUT_W                1854
[11/15 15:55:15   3542s] # VIA1_XR                    1705	(single)
[11/15 15:55:15   3542s] # VIA1_H                      312	(single)
[11/15 15:55:15   3542s] # VIA2_X                    49507	(single)
[11/15 15:55:15   3542s] # VIA2_2CUT_N               15982
[11/15 15:55:15   3542s] # VIA2_2CUT_S               11754
[11/15 15:55:15   3542s] # VIA2_2CUT_E                7332
[11/15 15:55:15   3542s] # VIA2_2CUT_W                5840
[11/15 15:55:15   3542s] # VIA2_H                     1013	(single)
[11/15 15:55:15   3542s] # VIA3_X                    19659	(single)
[11/15 15:55:15   3542s] # VIA3_2CUT_N                5601
[11/15 15:55:15   3542s] # VIA3_2CUT_S                4317
[11/15 15:55:15   3542s] # VIA3_2CUT_E                3400
[11/15 15:55:15   3542s] # VIA3_2CUT_W                1985
[11/15 15:55:15   3542s] # VIA3_V                      112	(single)
[11/15 15:55:15   3542s] # VIA4_X                     8498	(single)
[11/15 15:55:15   3542s] # VIA4_2CUT_E                3097
[11/15 15:55:15   3542s] # VIA4_2CUT_N                2724
[11/15 15:55:15   3542s] # VIA4_2CUT_S                2166
[11/15 15:55:15   3542s] # VIA4_2CUT_W                1471
[11/15 15:55:15   3542s] # VIA4_H                       10	(single)
[11/15 15:55:15   3542s] # VIA5_X                     2993	(single)
[11/15 15:55:15   3542s] # VIA5_2CUT_E                1483
[11/15 15:55:15   3542s] # VIA5_2CUT_N                1462
[11/15 15:55:15   3542s] # VIA5_2CUT_S                1008
[11/15 15:55:15   3542s] # VIA5_2CUT_W                 602
[11/15 15:55:15   3542s] # VIA5_V                        1	(single)
[11/15 15:55:15   3542s] # VIA6_2CUT_N                 565
[11/15 15:55:15   3542s] # VIA6_X                      437	(single)
[11/15 15:55:15   3542s] # VIA6_2CUT_S                 355
[11/15 15:55:15   3542s] # VIA6_2CUT_E                 141
[11/15 15:55:15   3542s] # VIA6_2CUT_W                  79
[11/15 15:55:15   3542s] #
[11/15 15:55:15   3542s] #Vias used for rule 'CTS_2W2S'
[11/15 15:55:15   3542s] # CTS_2W2S_via1Array_2x1_HV_C        190
[11/15 15:55:15   3542s] # CTS_2W2S_via1Array_1x2_HH_C         34
[11/15 15:55:15   3542s] # CTS_2W2S_via2Array_1x2_HH_C        425
[11/15 15:55:15   3542s] # CTS_2W2S_via2Array_2x1_VV_C          8
[11/15 15:55:15   3542s] # CTS_2W2S_via3Array_2x1_VV_C        732
[11/15 15:55:15   3542s] # CTS_2W2S_via3Array_1x2_HH_C          3
[11/15 15:55:15   3542s] # CTS_2W2S_via4Array_1x2_HH_C        498
[11/15 15:55:15   3542s] # CTS_2W2S_via4Array_2x1_VV_C          1
[11/15 15:55:15   3542s] # CTS_2W2S_via5Array_2x1_VV_C         80
[11/15 15:55:15   3542s] # CTS_2W2S_via6Array_2x1_VH_C         19
[11/15 15:55:15   3542s] #
[11/15 15:55:15   3542s] #Vias used for rule 'CTS_2W1S'
[11/15 15:55:15   3542s] # CTS_2W1S_via1Array_1x2_HH_C        141
[11/15 15:55:15   3542s] # CTS_2W1S_via1Array_2x1_HV_C        119
[11/15 15:55:15   3542s] # CTS_2W1S_via2Array_1x2_HH_C       3616
[11/15 15:55:15   3542s] # CTS_2W1S_via2Array_2x1_VV_C         96
[11/15 15:55:15   3542s] # CTS_2W1S_via3Array_2x1_VV_C       1981
[11/15 15:55:15   3542s] # CTS_2W1S_via3Array_1x2_HH_C         48
[11/15 15:55:15   3542s] # CTS_2W1S_via4Array_1x2_HH_C        279
[11/15 15:55:15   3542s] # CTS_2W1S_via4Array_2x1_VV_C          4
[11/15 15:55:15   3542s] # CTS_2W1S_via5Array_2x1_VV_C         95
[11/15 15:55:15   3542s] # CTS_2W1S_via6Array_2x1_VH_C          8
[11/15 15:55:15   3542s] #
[11/15 15:55:15   3542s] #Please check the report file : MCU_init_wire.rpt
[11/15 15:55:15   3543s] ### Time Record (Shielding) is uninstalled.
[11/15 15:55:16   3543s] #Set shielded net as skip routing for Post Route optimization.
[11/15 15:55:16   3544s] ### Time Record (Post Route Via Swapping) is installed.
[11/15 15:55:16   3545s] ### max drc and si pitch = 6840 ( 3.42000 um) MT-safe pitch = 2120 ( 1.06000 um) patch pitch = 6640 ( 3.32000 um)
[11/15 15:55:16   3545s] #
[11/15 15:55:16   3545s] #Start Post Route via swapping...
[11/15 15:55:16   3545s] #41.44% of area are rerouted by ECO routing.
[11/15 15:55:20   3566s] #   number of violations = 0
[11/15 15:55:20   3566s] #cpu time = 00:00:21, elapsed time = 00:00:04, memory = 4276.10 (MB), peak = 5108.36 (MB)
[11/15 15:55:20   3566s] #CELL_VIEW MCU,init has no DRC violation.
[11/15 15:55:20   3566s] #Total number of DRC violations = 0
[11/15 15:55:20   3566s] #Total number of process antenna violations = 0
[11/15 15:55:20   3566s] #Total number of net violated process antenna rule = 0 ant fix stage
[11/15 15:55:20   3566s] #Post Route via swapping is done.
[11/15 15:55:20   3566s] ### Time Record (Post Route Via Swapping) is uninstalled.
[11/15 15:55:20   3566s] #-------------------------------------------------------------------------------
[11/15 15:55:20   3566s] #
[11/15 15:55:20   3566s] #	Shielding Summary
[11/15 15:55:20   3566s] #-------------------------------------------------------------------------------
[11/15 15:55:20   3566s] #Primary shielding net(s): VSS 
[11/15 15:55:20   3566s] #Opportunistic shielding net(s): VDD
[11/15 15:55:20   3566s] #
[11/15 15:55:20   3566s] #Number of nets with shield attribute: 206
[11/15 15:55:20   3566s] #Number of nets reported: 206
[11/15 15:55:20   3566s] #Number of nets without shielding: 10
[11/15 15:55:20   3566s] #Average ratio                   : 0.881
[11/15 15:55:20   3566s] #
[11/15 15:55:20   3566s] #Name   Average Length     Shield    Ratio
[11/15 15:55:20   3566s] #   M1:           0.2        0.0     0.109
[11/15 15:55:20   3566s] #   M2:           0.5        0.3     0.322
[11/15 15:55:20   3566s] #   M3:           6.5        9.6     0.735
[11/15 15:55:20   3566s] #   M4:          19.0       34.4     0.907
[11/15 15:55:20   3566s] #   M5:          48.6       88.0     0.904
[11/15 15:55:20   3566s] #   M6:           4.3        6.9     0.806
[11/15 15:55:20   3566s] #   M7:           0.7        1.3     0.990
[11/15 15:55:20   3566s] #-------------------------------------------------------------------------------
[11/15 15:55:20   3566s] #Bottom shield layer (M1) and above: 
[11/15 15:55:20   3566s] #Average (BotShieldLayer) ratio  : 0.881
[11/15 15:55:20   3566s] #
[11/15 15:55:20   3566s] #Name    Actual Length     Shield    Ratio
[11/15 15:55:20   3566s] #   M1:          40.2        8.8     0.109
[11/15 15:55:20   3566s] #   M2:         106.3       68.5     0.322
[11/15 15:55:20   3566s] #   M3:        1342.7     1973.1     0.735
[11/15 15:55:20   3566s] #   M4:        3904.2     7084.3     0.907
[11/15 15:55:20   3566s] #   M5:       10020.2    18122.2     0.904
[11/15 15:55:20   3566s] #   M6:         881.2     1419.9     0.806
[11/15 15:55:20   3566s] #   M7:         139.4      276.1     0.990
[11/15 15:55:20   3566s] #-------------------------------------------------------------------------------
[11/15 15:55:20   3566s] #Preferred routing layer range: M3 - M4
[11/15 15:55:20   3566s] #Average (PrefLayerOnly) ratio   : 0.863
[11/15 15:55:20   3566s] #
[11/15 15:55:20   3566s] #Name    Actual Length     Shield    Ratio
[11/15 15:55:20   3566s] #   M3:        1342.7     1973.1     0.735
[11/15 15:55:20   3566s] #   M4:        3904.2     7084.3     0.907
[11/15 15:55:20   3566s] #-------------------------------------------------------------------------------
[11/15 15:55:20   3566s] #Total number of nets with non-default rule or having extra spacing = 774
[11/15 15:55:20   3566s] #Total wire length = 1077890 um.
[11/15 15:55:20   3566s] #Total half perimeter of net bounding box = 904698 um.
[11/15 15:55:20   3566s] #Total wire length on LAYER M1 = 24084 um.
[11/15 15:55:20   3566s] #Total wire length on LAYER M2 = 208462 um.
[11/15 15:55:20   3566s] #Total wire length on LAYER M3 = 275682 um.
[11/15 15:55:20   3566s] #Total wire length on LAYER M4 = 168541 um.
[11/15 15:55:20   3566s] #Total wire length on LAYER M5 = 280748 um.
[11/15 15:55:20   3566s] #Total wire length on LAYER M6 = 106320 um.
[11/15 15:55:20   3566s] #Total wire length on LAYER M7 = 14054 um.
[11/15 15:55:20   3566s] #Total wire length on LAYER M8 = 0 um.
[11/15 15:55:20   3566s] #Total number of vias = 276516
[11/15 15:55:20   3566s] #Total number of multi-cut vias = 199185 ( 72.0%)
[11/15 15:55:20   3566s] #Total number of single cut vias = 77331 ( 28.0%)
[11/15 15:55:20   3566s] #Up-Via Summary (total 276516):
[11/15 15:55:20   3566s] #                   single-cut          multi-cut      Total
[11/15 15:55:20   3566s] #-----------------------------------------------------------
[11/15 15:55:20   3566s] # M1             50215 ( 43.7%)     64814 ( 56.3%)     115029
[11/15 15:55:20   3566s] # M2             18165 ( 19.0%)     77408 ( 81.0%)      95573
[11/15 15:55:20   3566s] # M3              5885 ( 15.6%)     31953 ( 84.4%)      37838
[11/15 15:55:20   3566s] # M4              2416 ( 12.9%)     16332 ( 87.1%)      18748
[11/15 15:55:20   3566s] # M5               627 (  8.1%)      7097 ( 91.9%)       7724
[11/15 15:55:20   3566s] # M6                23 (  1.4%)      1581 ( 98.6%)       1604
[11/15 15:55:20   3566s] #-----------------------------------------------------------
[11/15 15:55:20   3566s] #                77331 ( 28.0%)    199185 ( 72.0%)     276516 
[11/15 15:55:20   3566s] #
[11/15 15:55:20   3567s] #Set shielded net as skip routing for Post Route optimization.
[11/15 15:55:20   3568s] ### Time Record (Post Route Wire Spreading) is installed.
[11/15 15:55:20   3568s] ### max drc and si pitch = 6840 ( 3.42000 um) MT-safe pitch = 2120 ( 1.06000 um) patch pitch = 6640 ( 3.32000 um)
[11/15 15:55:20   3568s] #
[11/15 15:55:20   3568s] #Start Post Route wire spreading..
[11/15 15:55:21   3569s] ### max drc and si pitch = 6840 ( 3.42000 um) MT-safe pitch = 2120 ( 1.06000 um) patch pitch = 6640 ( 3.32000 um)
[11/15 15:55:21   3569s] #
[11/15 15:55:21   3569s] #Start DRC checking..
[11/15 15:55:23   3588s] #   number of violations = 0
[11/15 15:55:23   3588s] #cpu time = 00:00:19, elapsed time = 00:00:02, memory = 4306.43 (MB), peak = 5108.36 (MB)
[11/15 15:55:23   3588s] #CELL_VIEW MCU,init has no DRC violation.
[11/15 15:55:23   3588s] #Total number of DRC violations = 0
[11/15 15:55:23   3588s] #Total number of process antenna violations = 0
[11/15 15:55:23   3588s] #Total number of net violated process antenna rule = 0 ant fix stage
[11/15 15:55:23   3589s] #
[11/15 15:55:23   3589s] #Start data preparation for wire spreading...
[11/15 15:55:23   3589s] #
[11/15 15:55:23   3589s] #Data preparation is done on Sat Nov 15 15:55:23 2025
[11/15 15:55:23   3589s] #
[11/15 15:55:23   3590s] ### track-assign engine-init starts on Sat Nov 15 15:55:23 2025 with memory = 4306.43 (MB), peak = 5108.36 (MB)
[11/15 15:55:24   3590s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:4.2 GB, peak:5.0 GB --1.12 [8]--
[11/15 15:55:24   3590s] #
[11/15 15:55:24   3590s] #Start Post Route Wire Spread.
[11/15 15:55:25   3596s] #Done with 13640 horizontal wires in 15 hboxes and 9577 vertical wires in 25 hboxes.
[11/15 15:55:26   3596s] #Complete Post Route Wire Spread.
[11/15 15:55:26   3596s] #
[11/15 15:55:26   3596s] #Total number of nets with non-default rule or having extra spacing = 568
[11/15 15:55:26   3596s] #Total wire length = 1071071 um.
[11/15 15:55:26   3596s] #Total half perimeter of net bounding box = 890207 um.
[11/15 15:55:26   3596s] #Total wire length on LAYER M1 = 24135 um.
[11/15 15:55:26   3596s] #Total wire length on LAYER M2 = 209462 um.
[11/15 15:55:26   3596s] #Total wire length on LAYER M3 = 276597 um.
[11/15 15:55:26   3596s] #Total wire length on LAYER M4 = 166723 um.
[11/15 15:55:26   3596s] #Total wire length on LAYER M5 = 273904 um.
[11/15 15:55:26   3596s] #Total wire length on LAYER M6 = 106260 um.
[11/15 15:55:26   3596s] #Total wire length on LAYER M7 = 13990 um.
[11/15 15:55:26   3596s] #Total wire length on LAYER M8 = 0 um.
[11/15 15:55:26   3596s] #Total number of vias = 273667
[11/15 15:55:26   3596s] #Total number of multi-cut vias = 196439 ( 71.8%)
[11/15 15:55:26   3596s] #Total number of single cut vias = 77228 ( 28.2%)
[11/15 15:55:26   3596s] #Up-Via Summary (total 273667):
[11/15 15:55:26   3596s] #                   single-cut          multi-cut      Total
[11/15 15:55:26   3596s] #-----------------------------------------------------------
[11/15 15:55:26   3596s] # M1             50114 ( 43.9%)     64157 ( 56.1%)     114271
[11/15 15:55:26   3596s] # M2             18163 ( 19.2%)     76657 ( 80.8%)      94820
[11/15 15:55:26   3596s] # M3              5885 ( 15.9%)     31213 ( 84.1%)      37098
[11/15 15:55:26   3596s] # M4              2416 ( 13.2%)     15833 ( 86.8%)      18249
[11/15 15:55:26   3596s] # M5               627 (  8.2%)      7017 ( 91.8%)       7644
[11/15 15:55:26   3596s] # M6                23 (  1.5%)      1562 ( 98.5%)       1585
[11/15 15:55:26   3596s] #-----------------------------------------------------------
[11/15 15:55:26   3596s] #                77228 ( 28.2%)    196439 ( 71.8%)     273667 
[11/15 15:55:26   3596s] #
[11/15 15:55:26   3597s] ### max drc and si pitch = 6840 ( 3.42000 um) MT-safe pitch = 2120 ( 1.06000 um) patch pitch = 6640 ( 3.32000 um)
[11/15 15:55:26   3597s] #
[11/15 15:55:26   3597s] #Start DRC checking..
[11/15 15:55:29   3618s] #   number of violations = 0
[11/15 15:55:29   3618s] #cpu time = 00:00:21, elapsed time = 00:00:03, memory = 4319.06 (MB), peak = 5108.36 (MB)
[11/15 15:55:29   3618s] #CELL_VIEW MCU,init has no DRC violation.
[11/15 15:55:29   3618s] #Total number of DRC violations = 0
[11/15 15:55:29   3618s] #Total number of process antenna violations = 0
[11/15 15:55:29   3618s] #Total number of net violated process antenna rule = 0 ant fix stage
[11/15 15:55:29   3620s] #   number of violations = 0
[11/15 15:55:29   3620s] #cpu time = 00:00:31, elapsed time = 00:00:06, memory = 4315.43 (MB), peak = 5108.36 (MB)
[11/15 15:55:29   3620s] #CELL_VIEW MCU,init has no DRC violation.
[11/15 15:55:29   3620s] #Total number of DRC violations = 0
[11/15 15:55:29   3620s] #Total number of process antenna violations = 0
[11/15 15:55:29   3620s] #Total number of net violated process antenna rule = 0 ant fix stage
[11/15 15:55:29   3620s] #Post Route wire spread is done.
[11/15 15:55:29   3620s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[11/15 15:55:29   3620s] #-------------------------------------------------------------------------------
[11/15 15:55:29   3620s] #
[11/15 15:55:29   3620s] #	Shielding Summary
[11/15 15:55:29   3620s] #-------------------------------------------------------------------------------
[11/15 15:55:29   3620s] #Primary shielding net(s): VSS 
[11/15 15:55:29   3620s] #Opportunistic shielding net(s): VDD
[11/15 15:55:29   3620s] #
[11/15 15:55:29   3620s] #Number of nets with shield attribute: 206
[11/15 15:55:29   3620s] #Number of nets reported: 206
[11/15 15:55:29   3620s] #Number of nets without shielding: 10
[11/15 15:55:29   3620s] #Average ratio                   : 0.881
[11/15 15:55:29   3620s] #
[11/15 15:55:29   3620s] #Name   Average Length     Shield    Ratio
[11/15 15:55:29   3620s] #   M1:           0.2        0.0     0.109
[11/15 15:55:29   3620s] #   M2:           0.5        0.3     0.322
[11/15 15:55:29   3620s] #   M3:           6.5        9.6     0.735
[11/15 15:55:29   3620s] #   M4:          19.0       34.4     0.907
[11/15 15:55:29   3620s] #   M5:          48.6       88.0     0.904
[11/15 15:55:29   3620s] #   M6:           4.3        6.9     0.806
[11/15 15:55:29   3620s] #   M7:           0.7        1.3     0.990
[11/15 15:55:29   3620s] #-------------------------------------------------------------------------------
[11/15 15:55:29   3620s] #Bottom shield layer (M1) and above: 
[11/15 15:55:29   3620s] #Average (BotShieldLayer) ratio  : 0.881
[11/15 15:55:29   3620s] #
[11/15 15:55:29   3620s] #Name    Actual Length     Shield    Ratio
[11/15 15:55:29   3620s] #   M1:          40.2        8.8     0.109
[11/15 15:55:29   3620s] #   M2:         106.3       68.5     0.322
[11/15 15:55:29   3620s] #   M3:        1342.7     1973.1     0.735
[11/15 15:55:29   3620s] #   M4:        3904.2     7084.3     0.907
[11/15 15:55:29   3620s] #   M5:       10020.2    18122.2     0.904
[11/15 15:55:29   3620s] #   M6:         881.2     1419.9     0.806
[11/15 15:55:29   3620s] #   M7:         139.4      276.1     0.990
[11/15 15:55:29   3620s] #-------------------------------------------------------------------------------
[11/15 15:55:29   3620s] #Preferred routing layer range: M3 - M4
[11/15 15:55:29   3620s] #Average (PrefLayerOnly) ratio   : 0.863
[11/15 15:55:29   3620s] #
[11/15 15:55:29   3620s] #Name    Actual Length     Shield    Ratio
[11/15 15:55:29   3620s] #   M3:        1342.7     1973.1     0.735
[11/15 15:55:29   3620s] #   M4:        3904.2     7084.3     0.907
[11/15 15:55:29   3620s] #-------------------------------------------------------------------------------
[11/15 15:55:29   3620s] #Total number of nets with non-default rule or having extra spacing = 774
[11/15 15:55:29   3620s] #Total wire length = 1087505 um.
[11/15 15:55:29   3620s] #Total half perimeter of net bounding box = 904698 um.
[11/15 15:55:29   3620s] #Total wire length on LAYER M1 = 24175 um.
[11/15 15:55:29   3620s] #Total wire length on LAYER M2 = 209569 um.
[11/15 15:55:29   3620s] #Total wire length on LAYER M3 = 277940 um.
[11/15 15:55:29   3620s] #Total wire length on LAYER M4 = 170627 um.
[11/15 15:55:29   3620s] #Total wire length on LAYER M5 = 283924 um.
[11/15 15:55:29   3620s] #Total wire length on LAYER M6 = 107141 um.
[11/15 15:55:29   3620s] #Total wire length on LAYER M7 = 14129 um.
[11/15 15:55:29   3620s] #Total wire length on LAYER M8 = 0 um.
[11/15 15:55:29   3620s] #Total number of vias = 276516
[11/15 15:55:29   3620s] #Total number of multi-cut vias = 199185 ( 72.0%)
[11/15 15:55:29   3620s] #Total number of single cut vias = 77331 ( 28.0%)
[11/15 15:55:29   3620s] #Up-Via Summary (total 276516):
[11/15 15:55:29   3620s] #                   single-cut          multi-cut      Total
[11/15 15:55:29   3620s] #-----------------------------------------------------------
[11/15 15:55:29   3620s] # M1             50215 ( 43.7%)     64814 ( 56.3%)     115029
[11/15 15:55:29   3620s] # M2             18165 ( 19.0%)     77408 ( 81.0%)      95573
[11/15 15:55:29   3620s] # M3              5885 ( 15.6%)     31953 ( 84.4%)      37838
[11/15 15:55:29   3620s] # M4              2416 ( 12.9%)     16332 ( 87.1%)      18748
[11/15 15:55:29   3620s] # M5               627 (  8.1%)      7097 ( 91.9%)       7724
[11/15 15:55:29   3620s] # M6                23 (  1.4%)      1581 ( 98.6%)       1604
[11/15 15:55:29   3620s] #-----------------------------------------------------------
[11/15 15:55:29   3620s] #                77331 ( 28.0%)    199185 ( 72.0%)     276516 
[11/15 15:55:29   3620s] #
[11/15 15:55:29   3620s] #detailRoute Statistics:
[11/15 15:55:29   3620s] #Cpu time = 00:11:51
[11/15 15:55:29   3620s] #Elapsed time = 00:01:44
[11/15 15:55:29   3620s] #Increased memory = 63.36 (MB)
[11/15 15:55:29   3620s] #Total memory = 4286.44 (MB)
[11/15 15:55:29   3620s] #Peak memory = 5108.36 (MB)
[11/15 15:55:29   3620s] ### global_detail_route design signature (232): route=1610331211 flt_obj=0 vio=1905142130 shield_wire=1175486158
[11/15 15:55:29   3621s] ### Time Record (DB Export) is installed.
[11/15 15:55:29   3621s] ### export design design signature (233): route=1610331211 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1175486158 net_attr=1072763550 dirty_area=0 del_dirty_area=0 cell=1402305090 placement=1129554796 pin_access=677543423 halo=2019803932
[11/15 15:55:30   3622s] ### Time Record (DB Export) is uninstalled.
[11/15 15:55:30   3622s] ### Time Record (Post Callback) is installed.
[11/15 15:55:30   3622s] ### Time Record (Post Callback) is uninstalled.
[11/15 15:55:30   3622s] #
[11/15 15:55:30   3622s] #globalDetailRoute statistics:
[11/15 15:55:30   3622s] #Cpu time = 00:15:43
[11/15 15:55:30   3622s] #Elapsed time = 00:04:35
[11/15 15:55:30   3622s] #Increased memory = 61.99 (MB)
[11/15 15:55:30   3622s] #Total memory = 4178.80 (MB)
[11/15 15:55:30   3622s] #Peak memory = 5108.36 (MB)
[11/15 15:55:30   3622s] #Number of warnings = 23
[11/15 15:55:30   3622s] #Total number of warnings = 73
[11/15 15:55:30   3622s] #Number of fails = 0
[11/15 15:55:30   3622s] #Total number of fails = 0
[11/15 15:55:30   3622s] #Complete globalDetailRoute on Sat Nov 15 15:55:30 2025
[11/15 15:55:30   3622s] #
[11/15 15:55:30   3622s] ### import design signature (234): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=677543423 halo=0
[11/15 15:55:30   3623s] ### Time Record (globalDetailRoute) is uninstalled.
[11/15 15:55:30   3623s] % End globalDetailRoute (date=11/15 15:55:30, total cpu=0:15:43, real=0:04:35, peak res=5108.4M, current mem=4158.2M)
[11/15 15:55:31   3623s] #Default setup view is reset to setup_analysis_view.
[11/15 15:55:31   3623s] #Default setup view is reset to setup_analysis_view.
[11/15 15:55:31   3623s] #routeDesign: cpu time = 00:17:21, elapsed time = 00:05:00, memory = 4072.12 (MB), peak = 5108.36 (MB)
[11/15 15:55:31   3623s] 
[11/15 15:55:31   3623s] *** Summary of all messages that are not suppressed in this session:
[11/15 15:55:31   3623s] Severity  ID               Count  Summary                                  
[11/15 15:55:31   3623s] WARNING   IMPESI-3014         32  The RC network is incomplete for net %s....
[11/15 15:55:31   3623s] WARNING   IMPCTE-290         180  Could not locate cell %s in any library ...
[11/15 15:55:31   3623s] WARNING   IMPPSP-1003          2  Found use of '%s'. This will continue to...
[11/15 15:55:31   3623s] WARNING   TCLCMD-1403          1  '%s'                                     
[11/15 15:55:31   3623s] *** Message Summary: 215 warning(s), 0 error(s)
[11/15 15:55:31   3623s] 
[11/15 15:55:31   3623s] ### Time Record (routeDesign) is uninstalled.
[11/15 15:55:31   3623s] ### 
[11/15 15:55:31   3623s] ###   Scalability Statistics
[11/15 15:55:31   3623s] ### 
[11/15 15:55:31   3623s] ### --------------------------------+----------------+----------------+----------------+
[11/15 15:55:31   3623s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[11/15 15:55:31   3623s] ### --------------------------------+----------------+----------------+----------------+
[11/15 15:55:31   3623s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[11/15 15:55:31   3623s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[11/15 15:55:31   3623s] ###   Timing Data Generation        |        00:01:10|        00:00:23|             3.0|
[11/15 15:55:31   3623s] ###   DB Import                     |        00:00:02|        00:00:02|             1.6|
[11/15 15:55:31   3623s] ###   DB Export                     |        00:00:02|        00:00:01|             2.1|
[11/15 15:55:31   3623s] ###   Cell Pin Access               |        00:00:28|        00:00:04|             6.9|
[11/15 15:55:31   3623s] ###   Data Preparation              |        00:00:03|        00:00:02|             1.3|
[11/15 15:55:31   3623s] ###   Global Routing                |        00:02:15|        00:02:11|             1.0|
[11/15 15:55:31   3623s] ###   Track Assignment              |        00:00:23|        00:00:14|             1.7|
[11/15 15:55:31   3623s] ###   Detail Routing                |        00:10:36|        00:01:25|             7.5|
[11/15 15:55:31   3623s] ###   Antenna Fixing                |        00:00:10|        00:00:04|             2.3|
[11/15 15:55:31   3623s] ###   Post Route Via Swapping       |        00:00:25|        00:00:04|             5.7|
[11/15 15:55:31   3623s] ###   Post Route Wire Spreading     |        00:00:52|        00:00:09|             5.7|
[11/15 15:55:31   3623s] ###   Shielding                     |        00:00:46|        00:00:16|             3.0|
[11/15 15:55:31   3623s] ###   Entire Command                |        00:17:21|        00:05:00|             3.5|
[11/15 15:55:31   3623s] ### --------------------------------+----------------+----------------+----------------+
[11/15 15:55:31   3623s] ### 
[11/15 15:55:31   3623s] #% End routeDesign (date=11/15 15:55:31, total cpu=0:17:21, real=0:05:00, peak res=5108.4M, current mem=4072.1M)
[11/15 15:55:31   3623s] <CMD> fit
[11/15 15:55:31   3623s] <CMD> redraw
[11/15 15:55:31   3623s] <CMD> optDesign -postRoute -setup -hold
[11/15 15:55:31   3623s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 4072.5M, totSessionCpu=1:00:24 **
[11/15 15:55:31   3623s] **WARN: (IMPOPT-576):	32 nets have unplaced terms. 
[11/15 15:55:31   3623s] Type 'man IMPOPT-576' for more detail.
[11/15 15:55:31   3623s] **INFO: User settings:
[11/15 15:55:31   3623s] setNanoRouteMode -dbSkipAnalog                                  true
[11/15 15:55:31   3623s] setNanoRouteMode -drouteAntennaEcoListFile                      rpt/MCU.routeDesign.diodes.txt
[11/15 15:55:31   3623s] setNanoRouteMode -drouteExpEolMarkParalleledge                  false
[11/15 15:55:31   3623s] setNanoRouteMode -drouteFixAntenna                              true
[11/15 15:55:31   3623s] setNanoRouteMode -droutePostRouteSwapVia                        multiCut
[11/15 15:55:31   3623s] setNanoRouteMode -drouteUseLefPinTaperRule                      true
[11/15 15:55:31   3623s] setNanoRouteMode -drouteUseMultiCutViaEffort                    medium
[11/15 15:55:31   3623s] setNanoRouteMode -envNumberFailLimit                            10
[11/15 15:55:31   3623s] setNanoRouteMode -extractRcModelFile                            rc_model.bin
[11/15 15:55:31   3623s] setNanoRouteMode -extractThirdPartyCompatible                   false
[11/15 15:55:31   3623s] setNanoRouteMode -grouteExpTdStdDelay                           21.3
[11/15 15:55:31   3623s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[11/15 15:55:31   3623s] setNanoRouteMode -routeAllowPowerGroundPin                      true
[11/15 15:55:31   3623s] setNanoRouteMode -routeAntennaCellName                          ANTENNA2A10TH
[11/15 15:55:31   3623s] setNanoRouteMode -routeFillerInstPrefix                         FILLER
[11/15 15:55:31   3623s] setNanoRouteMode -routeFixTopLayerAntenna                       false
[11/15 15:55:31   3623s] setNanoRouteMode -routeIgnoreAntennaTopCellPin                  false
[11/15 15:55:31   3623s] setNanoRouteMode -routeInsertAntennaDiode                       true
[11/15 15:55:31   3623s] setNanoRouteMode -routeInsertDiodeForClockNets                  true
[11/15 15:55:31   3623s] setNanoRouteMode -routeReInsertFillerCellList                   {FILLTIE128A10TH FILLTIE64A10TH FILLTIE32A10TH FILLTIE16A10TH FILLTIE8A10TH FILLTIE4A10TH FILLTIE2A10TH FILL128A10TH FILL64A10TH FILL32A10TH FILL16A10TH FILL8A10TH FILL4A10TH FILL2A10TH FILL1A10TH}
[11/15 15:55:31   3623s] setNanoRouteMode -routeReInsertFillerCellListFromFile           false
[11/15 15:55:31   3623s] setNanoRouteMode -routeTopRoutingLayer                          7
[11/15 15:55:31   3623s] setNanoRouteMode -timingEngine                                  .timing_file_89100.tif.gz
[11/15 15:55:31   3623s] setDesignMode -flowEffort                                       standard
[11/15 15:55:31   3623s] setDesignMode -powerEffort                                      low
[11/15 15:55:31   3623s] setDesignMode -process                                          65
[11/15 15:55:31   3623s] setDesignMode -propagateActivity                                true
[11/15 15:55:31   3623s] setExtractRCMode -coupling_c_th                                 0.1
[11/15 15:55:31   3623s] setExtractRCMode -engine                                        preRoute
[11/15 15:55:31   3623s] setExtractRCMode -relative_c_th                                 1
[11/15 15:55:31   3623s] setExtractRCMode -total_c_th                                    0
[11/15 15:55:31   3623s] setUsefulSkewMode -ecoRoute                                     false
[11/15 15:55:31   3623s] setDelayCalMode -enable_high_fanout                             true
[11/15 15:55:31   3623s] setDelayCalMode -eng_copyNetPropToNewNet                        true
[11/15 15:55:31   3623s] setDelayCalMode -engine                                         aae
[11/15 15:55:31   3623s] setDelayCalMode -ignoreNetLoad                                  false
[11/15 15:55:31   3623s] setDelayCalMode -socv_accuracy_mode                             low
[11/15 15:55:31   3623s] setOptMode -activeHoldViews                                     { hold_analysis_view }
[11/15 15:55:31   3623s] setOptMode -activeSetupViews                                    { setup_analysis_view }
[11/15 15:55:31   3623s] setOptMode -autoHoldViews                                       { hold_analysis_view}
[11/15 15:55:31   3623s] setOptMode -autoSetupViews                                      { setup_analysis_view}
[11/15 15:55:31   3623s] setOptMode -autoTDGRSetupViews                                  { setup_analysis_view}
[11/15 15:55:31   3623s] setOptMode -autoViewHoldTargetSlack                             0
[11/15 15:55:31   3623s] setOptMode -drcMargin                                           0
[11/15 15:55:31   3623s] setOptMode -fixDrc                                              true
[11/15 15:55:31   3623s] setOptMode -optimizeFF                                          true
[11/15 15:55:31   3623s] setOptMode -powerEffort                                         low
[11/15 15:55:31   3623s] setOptMode -preserveAllSequential                               false
[11/15 15:55:31   3623s] setOptMode -setupTargetSlack                                    0
[11/15 15:55:31   3623s] setSIMode -separate_delta_delay_on_data                         true
[11/15 15:55:31   3623s] setAnalysisMode -analysisType                                   onChipVariation
[11/15 15:55:31   3623s] setAnalysisMode -checkType                                      setup
[11/15 15:55:31   3623s] setAnalysisMode -clkSrcPath                                     true
[11/15 15:55:31   3623s] setAnalysisMode -clockPropagation                               sdcControl
[11/15 15:55:31   3623s] setAnalysisMode -cppr                                           both
[11/15 15:55:31   3623s] setAnalysisMode -skew                                           true
[11/15 15:55:31   3623s] setAnalysisMode -usefulSkew                                     true
[11/15 15:55:31   3623s] 
[11/15 15:55:31   3623s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/15 15:55:31   3623s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[11/15 15:55:32   3624s] Need call spDPlaceInit before registerPrioInstLoc.
[11/15 15:55:32   3624s] *** optDesign #2 [begin] : totSession cpu/real = 1:00:24.7/0:18:31.7 (3.3), mem = 5714.7M
[11/15 15:55:32   3624s] *** InitOpt #4 [begin] : totSession cpu/real = 1:00:24.7/0:18:31.7 (3.3), mem = 5714.7M
[11/15 15:55:32   3624s] Switching SI Aware to true by default in postroute mode   
[11/15 15:55:32   3624s] GigaOpt running with 8 threads.
[11/15 15:55:32   3624s] Info: 8 threads available for lower-level modules during optimization.
[11/15 15:55:32   3624s] Deleting Lib Analyzer.
[11/15 15:55:32   3624s] OPERPROF: Starting DPlace-Init at level 1, MEM:5714.7M
[11/15 15:55:32   3624s] z: 2, totalTracks: 1
[11/15 15:55:32   3624s] z: 4, totalTracks: 1
[11/15 15:55:32   3624s] z: 6, totalTracks: 1
[11/15 15:55:32   3624s] z: 8, totalTracks: 1
[11/15 15:55:32   3624s] #spOpts: N=65 mergeVia=F 
[11/15 15:55:32   3624s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:5714.7M
[11/15 15:55:32   3624s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:5714.7M
[11/15 15:55:32   3624s] Core basic site is TSMC65ADV10TSITE
[11/15 15:55:32   3624s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:5714.7M
[11/15 15:55:32   3624s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.063, REAL:0.010, MEM:5714.7M
[11/15 15:55:32   3624s] SiteArray: non-trimmed site array dimensions = 341 x 5920
[11/15 15:55:32   3624s] SiteArray: use 8,380,416 bytes
[11/15 15:55:32   3624s] SiteArray: current memory after site array memory allocation 5714.7M
[11/15 15:55:32   3624s] SiteArray: FP blocked sites are writable
[11/15 15:55:32   3624s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/15 15:55:32   3624s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:5714.7M
[11/15 15:55:32   3625s] Process 44096 wires and vias for routing blockage analysis
[11/15 15:55:32   3625s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.152, REAL:0.021, MEM:5714.7M
[11/15 15:55:32   3625s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.272, REAL:0.074, MEM:5714.7M
[11/15 15:55:32   3625s] OPERPROF:     Starting CMU at level 3, MEM:5714.7M
[11/15 15:55:32   3625s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.005, MEM:5714.7M
[11/15 15:55:32   3625s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.303, REAL:0.101, MEM:5714.7M
[11/15 15:55:32   3625s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=5714.7MB).
[11/15 15:55:32   3625s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.353, REAL:0.151, MEM:5714.7M
[11/15 15:55:32   3625s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5714.7M
[11/15 15:55:32   3625s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.204, REAL:0.050, MEM:5714.7M
[11/15 15:55:32   3625s] 
[11/15 15:55:32   3625s] Creating Lib Analyzer ...
[11/15 15:55:32   3625s] **WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
[11/15 15:55:32   3625s] Type 'man IMPOPT-7077' for more detail.
[11/15 15:55:32   3625s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 8 threads.
[11/15 15:55:32   3625s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[11/15 15:55:32   3625s] Total number of usable buffers from Lib Analyzer: 74 ( BUFX1MA10TH BUFX1BA10TH BUFX0P8MA10TH BUFX0P8BA10TH BUFX0P7MA10TH BUFX0P7BA10TH BUFHX1MA10TH BUFHX0P8MA10TH BUFHX0P7MA10TH BUFX2MA10TH BUFX2BA10TH BUFX1P7MA10TH BUFX1P7BA10TH BUFX1P4MA10TH BUFX1P4BA10TH BUFX1P2MA10TH BUFX1P2BA10TH BUFHX1P7MA10TH BUFHX1P4MA10TH BUFHX1P2MA10TH BUFX3MA10TH BUFX3BA10TH BUFX2P5MA10TH BUFX2P5BA10TH BUFHX2MA10TH FRICGX1BA10TH FRICGX0P8BA10TH FRICGX0P7BA10TH FRICGX0P6BA10TH FRICGX0P5BA10TH BUFHX3MA10TH BUFHX2P5MA10TH FRICGX2BA10TH FRICGX1P7BA10TH FRICGX1P4BA10TH FRICGX1P2BA10TH BUFX4MA10TH BUFX4BA10TH BUFX3P5MA10TH BUFX3P5BA10TH FRICGX3BA10TH FRICGX2P5BA10TH BUFX5MA10TH BUFX5BA10TH BUFHX4MA10TH BUFHX3P5MA10TH BUFX6MA10TH BUFX6BA10TH BUFHX5MA10TH FRICGX4BA10TH FRICGX3P5BA10TH BUFHX6MA10TH FRICGX5BA10TH BUFX7P5MA10TH BUFX7P5BA10TH FRICGX6BA10TH BUFX9MA10TH BUFX9BA10TH BUFHX7P5MA10TH FRICGX7P5BA10TH BUFX11MA10TH BUFX11BA10TH BUFHX9MA10TH FRICGX9BA10TH BUFX13MA10TH BUFX13BA10TH BUFHX11MA10TH FRICGX11BA10TH FRICGX13BA10TH BUFX16MA10TH BUFX16BA10TH BUFHX13MA10TH FRICGX16BA10TH BUFHX16MA10TH)
[11/15 15:55:32   3625s] Total number of usable inverters from Lib Analyzer: 40 ( INVX1MA10TH INVX1BA10TH INVX0P8MA10TH INVX0P8BA10TH INVX0P7MA10TH INVX0P7BA10TH INVX0P6MA10TH INVX0P6BA10TH INVX0P5MA10TH INVX0P5BA10TH INVX2MA10TH INVX2BA10TH INVX1P7MA10TH INVX1P7BA10TH INVX1P4MA10TH INVX1P4BA10TH INVX1P2MA10TH INVX1P2BA10TH INVX3MA10TH INVX3BA10TH INVX2P5MA10TH INVX2P5BA10TH INVX4MA10TH INVX4BA10TH INVX3P5MA10TH INVX3P5BA10TH INVX5MA10TH INVX5BA10TH INVX6MA10TH INVX6BA10TH INVX7P5MA10TH INVX7P5BA10TH INVX9MA10TH INVX9BA10TH INVX11MA10TH INVX11BA10TH INVX13MA10TH INVX13BA10TH INVX16MA10TH INVX16BA10TH)
[11/15 15:55:32   3625s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TH DLY4X0P5MA10TH)
[11/15 15:55:32   3625s] 
[11/15 15:55:32   3625s] {RT worst_rc_corner 0 7 7 0}
[11/15 15:55:33   3626s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:00:27 mem=5714.7M
[11/15 15:55:33   3626s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:00:27 mem=5714.7M
[11/15 15:55:33   3626s] Creating Lib Analyzer, finished. 
[11/15 15:55:33   3626s] **WARN: (IMPOPT-665):	a0[31] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/15 15:55:33   3626s] Type 'man IMPOPT-665' for more detail.
[11/15 15:55:33   3626s] **WARN: (IMPOPT-665):	a0[30] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/15 15:55:33   3626s] Type 'man IMPOPT-665' for more detail.
[11/15 15:55:33   3626s] **WARN: (IMPOPT-665):	a0[29] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/15 15:55:33   3626s] Type 'man IMPOPT-665' for more detail.
[11/15 15:55:33   3626s] **WARN: (IMPOPT-665):	a0[28] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/15 15:55:33   3626s] Type 'man IMPOPT-665' for more detail.
[11/15 15:55:33   3626s] **WARN: (IMPOPT-665):	a0[27] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/15 15:55:33   3626s] Type 'man IMPOPT-665' for more detail.
[11/15 15:55:33   3626s] **WARN: (IMPOPT-665):	a0[26] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/15 15:55:33   3626s] Type 'man IMPOPT-665' for more detail.
[11/15 15:55:33   3626s] **WARN: (IMPOPT-665):	a0[25] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/15 15:55:33   3626s] Type 'man IMPOPT-665' for more detail.
[11/15 15:55:33   3626s] **WARN: (IMPOPT-665):	a0[24] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/15 15:55:33   3626s] Type 'man IMPOPT-665' for more detail.
[11/15 15:55:33   3626s] **WARN: (IMPOPT-665):	a0[23] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/15 15:55:33   3626s] Type 'man IMPOPT-665' for more detail.
[11/15 15:55:33   3626s] **WARN: (IMPOPT-665):	a0[22] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/15 15:55:33   3626s] Type 'man IMPOPT-665' for more detail.
[11/15 15:55:33   3626s] **WARN: (IMPOPT-665):	a0[21] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/15 15:55:33   3626s] Type 'man IMPOPT-665' for more detail.
[11/15 15:55:33   3626s] **WARN: (IMPOPT-665):	a0[20] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/15 15:55:33   3626s] Type 'man IMPOPT-665' for more detail.
[11/15 15:55:33   3626s] **WARN: (IMPOPT-665):	a0[19] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/15 15:55:33   3626s] Type 'man IMPOPT-665' for more detail.
[11/15 15:55:33   3626s] **WARN: (IMPOPT-665):	a0[18] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/15 15:55:33   3626s] Type 'man IMPOPT-665' for more detail.
[11/15 15:55:33   3626s] **WARN: (IMPOPT-665):	a0[17] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/15 15:55:33   3626s] Type 'man IMPOPT-665' for more detail.
[11/15 15:55:33   3626s] **WARN: (IMPOPT-665):	a0[16] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/15 15:55:33   3626s] Type 'man IMPOPT-665' for more detail.
[11/15 15:55:33   3626s] **WARN: (IMPOPT-665):	a0[15] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/15 15:55:33   3626s] Type 'man IMPOPT-665' for more detail.
[11/15 15:55:33   3626s] **WARN: (IMPOPT-665):	a0[14] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/15 15:55:33   3626s] Type 'man IMPOPT-665' for more detail.
[11/15 15:55:33   3626s] **WARN: (IMPOPT-665):	a0[13] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/15 15:55:33   3626s] Type 'man IMPOPT-665' for more detail.
[11/15 15:55:33   3626s] **WARN: (IMPOPT-665):	a0[12] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/15 15:55:33   3626s] Type 'man IMPOPT-665' for more detail.
[11/15 15:55:33   3626s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[11/15 15:55:33   3626s] To increase the message display limit, refer to the product command reference manual.
[11/15 15:55:33   3626s] Effort level <high> specified for reg2reg path_group
[11/15 15:55:34   3628s] Effort level <high> specified for reg2cgate path_group
[11/15 15:55:34   3628s] Info: Begin MT loop @coeiCellPowerCachingJob with 8 threads.
[11/15 15:55:34   3628s] Info: End MT loop @coeiCellPowerCachingJob.
[11/15 15:55:34   3628s] Info: Begin MT loop @coeiCellPinPowerCachingJob with 8 threads.
[11/15 15:55:34   3628s] Info: End MT loop @coeiCellPinPowerCachingJob.
[11/15 15:55:34   3628s] Deleting Cell Server ...
[11/15 15:55:34   3628s] Deleting Lib Analyzer.
[11/15 15:55:34   3628s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/15 15:55:34   3628s] Creating Cell Server ...(0, 0, 0, 0)
[11/15 15:55:34   3628s] Summary for sequential cells identification: 
[11/15 15:55:34   3628s]   Identified SBFF number: 148
[11/15 15:55:34   3628s]   Identified MBFF number: 0
[11/15 15:55:34   3628s]   Identified SB Latch number: 0
[11/15 15:55:34   3628s]   Identified MB Latch number: 0
[11/15 15:55:34   3628s]   Not identified SBFF number: 0
[11/15 15:55:34   3628s]   Not identified MBFF number: 0
[11/15 15:55:34   3628s]   Not identified SB Latch number: 0
[11/15 15:55:34   3628s]   Not identified MB Latch number: 0
[11/15 15:55:34   3628s]   Number of sequential cells which are not FFs: 106
[11/15 15:55:34   3628s]  Visiting view : setup_analysis_view
[11/15 15:55:34   3628s]    : PowerDomain = none : Weighted F : unweighted  = 21.30 (1.000) with rcCorner = 0
[11/15 15:55:34   3628s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[11/15 15:55:34   3628s]  Visiting view : hold_analysis_view
[11/15 15:55:34   3628s]    : PowerDomain = none : Weighted F : unweighted  = 8.80 (1.000) with rcCorner = 1
[11/15 15:55:34   3628s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[11/15 15:55:34   3628s]  Setting StdDelay to 21.30
[11/15 15:55:34   3628s] Creating Cell Server, finished. 
[11/15 15:55:34   3628s] 
[11/15 15:55:34   3628s] **optDesign ... cpu = 0:00:05, real = 0:00:03, mem = 4368.2M, totSessionCpu=1:00:28 **
[11/15 15:55:34   3628s] Existing Dirty Nets : 0
[11/15 15:55:34   3628s] New Signature Flow (optDesignCheckOptions) ....
[11/15 15:55:34   3628s] #Taking db snapshot
[11/15 15:55:34   3628s] #Taking db snapshot ... done
[11/15 15:55:34   3628s] OPERPROF: Starting checkPlace at level 1, MEM:5951.3M
[11/15 15:55:34   3628s] z: 2, totalTracks: 1
[11/15 15:55:34   3628s] z: 4, totalTracks: 1
[11/15 15:55:34   3628s] z: 6, totalTracks: 1
[11/15 15:55:34   3628s] z: 8, totalTracks: 1
[11/15 15:55:34   3628s] #spOpts: N=65 
[11/15 15:55:34   3628s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:5951.3M
[11/15 15:55:34   3628s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.049, REAL:0.049, MEM:5951.3M
[11/15 15:55:34   3628s] Begin checking placement ... (start mem=5951.3M, init mem=5951.3M)
[11/15 15:55:34   3628s] 
[11/15 15:55:34   3628s] Running CheckPlace using 8 threads!...
[11/15 15:55:34   3628s] 
[11/15 15:55:34   3628s] ...checkPlace MT is done!
[11/15 15:55:34   3628s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:5951.3M
[11/15 15:55:34   3628s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.012, REAL:0.012, MEM:5951.3M
[11/15 15:55:34   3628s] *info: Placed = 36226          (Fixed = 7071)
[11/15 15:55:34   3628s] *info: Unplaced = 0           
[11/15 15:55:34   3628s] Placement Density:44.28%(129965/293476)
[11/15 15:55:34   3628s] Placement Density (including fixed std cells):45.25%(135161/298672)
[11/15 15:55:34   3628s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:5951.3M
[11/15 15:55:34   3628s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.012, REAL:0.012, MEM:5951.3M
[11/15 15:55:34   3628s] Finished checkPlace (total: cpu=0:00:00.6, real=0:00:00.0; vio checks: cpu=0:00:00.5, real=0:00:00.0; mem=5951.3M)
[11/15 15:55:34   3628s] OPERPROF: Finished checkPlace at level 1, CPU:0.619, REAL:0.235, MEM:5951.3M
[11/15 15:55:34   3628s]  Initial DC engine is -> aae
[11/15 15:55:34   3628s]  
[11/15 15:55:34   3628s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[11/15 15:55:34   3628s]  
[11/15 15:55:34   3628s]  
[11/15 15:55:34   3628s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[11/15 15:55:34   3628s]  
[11/15 15:55:34   3628s] Reset EOS DB
[11/15 15:55:34   3628s] Ignoring AAE DB Resetting ...
[11/15 15:55:34   3628s]  Set Options for AAE Based Opt flow 
[11/15 15:55:34   3628s] *** optDesign -postRoute ***
[11/15 15:55:34   3628s] DRC Margin: user margin 0.0; extra margin 0
[11/15 15:55:34   3628s] Setup Target Slack: user slack 0
[11/15 15:55:34   3628s] Hold Target Slack: user slack 0
[11/15 15:55:34   3628s] **INFO: setOptMode -powerEffort low -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 1.
[11/15 15:55:34   3628s] All LLGs are deleted
[11/15 15:55:34   3628s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:5951.3M
[11/15 15:55:34   3628s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:5951.3M
[11/15 15:55:34   3629s] OPERPROF: Starting spInitSiteArr at level 1, MEM:5951.3M
[11/15 15:55:34   3629s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:5951.3M
[11/15 15:55:34   3629s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:5951.3M
[11/15 15:55:34   3629s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.066, REAL:0.010, MEM:5951.3M
[11/15 15:55:34   3629s] Fast DP-INIT is on for default
[11/15 15:55:34   3629s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.120, REAL:0.051, MEM:5951.3M
[11/15 15:55:34   3629s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.143, REAL:0.073, MEM:5951.3M
[11/15 15:55:34   3629s] Include MVT Delays for Hold Opt
[11/15 15:55:34   3629s] Deleting Cell Server ...
[11/15 15:55:34   3629s] Creating Cell Server ...(0, 0, 0, 0)
[11/15 15:55:34   3629s] Summary for sequential cells identification: 
[11/15 15:55:34   3629s]   Identified SBFF number: 148
[11/15 15:55:34   3629s]   Identified MBFF number: 0
[11/15 15:55:34   3629s]   Identified SB Latch number: 0
[11/15 15:55:34   3629s]   Identified MB Latch number: 0
[11/15 15:55:34   3629s]   Not identified SBFF number: 0
[11/15 15:55:34   3629s]   Not identified MBFF number: 0
[11/15 15:55:34   3629s]   Not identified SB Latch number: 0
[11/15 15:55:34   3629s]   Not identified MB Latch number: 0
[11/15 15:55:34   3629s]   Number of sequential cells which are not FFs: 106
[11/15 15:55:34   3629s]  Visiting view : setup_analysis_view
[11/15 15:55:34   3629s]    : PowerDomain = none : Weighted F : unweighted  = 21.30 (1.000) with rcCorner = 0
[11/15 15:55:34   3629s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[11/15 15:55:34   3629s]  Visiting view : hold_analysis_view
[11/15 15:55:34   3629s]    : PowerDomain = none : Weighted F : unweighted  = 8.80 (1.000) with rcCorner = 1
[11/15 15:55:34   3629s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[11/15 15:55:34   3629s]  Setting StdDelay to 21.30
[11/15 15:55:34   3629s] Creating Cell Server, finished. 
[11/15 15:55:34   3629s] 
[11/15 15:55:34   3629s] Deleting Cell Server ...
[11/15 15:55:35   3629s] *** InitOpt #4 [finish] : cpu/real = 0:00:04.7/0:00:02.8 (1.7), totSession cpu/real = 1:00:29.4/0:18:34.4 (3.3), mem = 5955.3M
[11/15 15:55:35   3629s] 
[11/15 15:55:35   3629s] =============================================================================================
[11/15 15:55:35   3629s]  Step TAT Report for InitOpt #4                                                 20.12-s088_1
[11/15 15:55:35   3629s] =============================================================================================
[11/15 15:55:35   3629s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/15 15:55:35   3629s] ---------------------------------------------------------------------------------------------
[11/15 15:55:35   3629s] [ CheckPlace             ]      1   0:00:00.2  (   8.6 % )     0:00:00.2 /  0:00:00.6    2.6
[11/15 15:55:35   3629s] [ CellServerInit         ]      2   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.9
[11/15 15:55:35   3629s] [ LibAnalyzerInit        ]      1   0:00:01.3  (  46.7 % )     0:00:01.3 /  0:00:01.3    1.0
[11/15 15:55:35   3629s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:55:35   3629s] [ MISC                   ]          0:00:01.2  (  43.5 % )     0:00:01.2 /  0:00:02.8    2.3
[11/15 15:55:35   3629s] ---------------------------------------------------------------------------------------------
[11/15 15:55:35   3629s]  InitOpt #4 TOTAL                   0:00:02.8  ( 100.0 % )     0:00:02.8 /  0:00:04.7    1.7
[11/15 15:55:35   3629s] ---------------------------------------------------------------------------------------------
[11/15 15:55:35   3629s] 
[11/15 15:55:35   3629s] ** INFO : this run is activating 'postRoute' automaton
[11/15 15:55:35   3629s] 
[11/15 15:55:35   3629s] Power view               = setup_analysis_view
[11/15 15:55:35   3629s] Number of VT partitions  = 3
[11/15 15:55:35   3629s] Standard cells in design = 890
[11/15 15:55:35   3629s] Instances in design      = 29731
[11/15 15:55:35   3629s] 
[11/15 15:55:35   3629s] Instance distribution across the VT partitions:
[11/15 15:55:35   3629s] 
[11/15 15:55:35   3629s]  LVT : inst = 5657 (19.0%), cells = 205 (23.03%)
[11/15 15:55:35   3629s]    Lib scadv10_cln65gp_hvt_ss_0p9v_125c : inst = 5657 (19.0%)
[11/15 15:55:35   3629s] 
[11/15 15:55:35   3629s]  SVT : inst = 17313 (58.2%), cells = 441 (49.55%)
[11/15 15:55:35   3629s]    Lib scadv10_cln65gp_hvt_ss_0p9v_125c : inst = 17313 (58.2%)
[11/15 15:55:35   3629s] 
[11/15 15:55:35   3629s]  HVT : inst = 6273 (21.1%), cells = 219 (24.61%)
[11/15 15:55:35   3629s]    Lib scadv10_cln65gp_hvt_ss_0p9v_125c : inst = 6273 (21.1%)
[11/15 15:55:35   3629s] 
[11/15 15:55:35   3629s] Reporting took 0 sec
[11/15 15:55:35   3629s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[11/15 15:55:35   3629s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[31] of net a0[31] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:55:35   3629s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[30] of net a0[30] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:55:35   3629s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[29] of net a0[29] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:55:35   3629s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[28] of net a0[28] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:55:35   3629s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[27] of net a0[27] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:55:35   3629s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[26] of net a0[26] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:55:35   3629s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[25] of net a0[25] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:55:35   3629s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[24] of net a0[24] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:55:35   3629s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[23] of net a0[23] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:55:35   3629s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[22] of net a0[22] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:55:35   3629s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[21] of net a0[21] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:55:35   3629s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[20] of net a0[20] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:55:35   3629s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[19] of net a0[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:55:35   3629s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[18] of net a0[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:55:35   3629s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[17] of net a0[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:55:35   3629s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[16] of net a0[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:55:35   3629s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[15] of net a0[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:55:35   3629s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[14] of net a0[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:55:35   3629s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[13] of net a0[13] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:55:35   3629s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[12] of net a0[12] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:55:35   3629s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[11/15 15:55:35   3629s] #To increase the message display limit, refer to the product command reference manual.
[11/15 15:55:35   3629s] ### Net info: total nets: 33769
[11/15 15:55:35   3629s] ### Net info: dirty nets: 0
[11/15 15:55:35   3629s] ### Net info: marked as disconnected nets: 0
[11/15 15:55:35   3630s] #num needed restored net=0
[11/15 15:55:35   3630s] #need_extraction net=0 (total=33769)
[11/15 15:55:35   3630s] ### Net info: fully routed nets: 31838
[11/15 15:55:35   3630s] ### Net info: trivial (< 2 pins) nets: 1931
[11/15 15:55:35   3630s] ### Net info: unrouted nets: 0
[11/15 15:55:35   3630s] ### Net info: re-extraction nets: 0
[11/15 15:55:35   3630s] ### Net info: ignored nets: 0
[11/15 15:55:35   3630s] ### Net info: skip routing nets: 0
[11/15 15:55:35   3631s] ### import design signature (235): route=2038800393 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1839222419 net_attr=1748640012 dirty_area=0 del_dirty_area=0 cell=1402305090 placement=1129554796 pin_access=677543423 halo=0
[11/15 15:55:35   3631s] #Extract in post route mode
[11/15 15:55:35   3631s] #Start routing data preparation on Sat Nov 15 15:55:35 2025
[11/15 15:55:35   3631s] #
[11/15 15:55:36   3632s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[11/15 15:55:36   3632s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[11/15 15:55:36   3632s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[11/15 15:55:36   3632s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[11/15 15:55:36   3632s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[11/15 15:55:36   3632s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[11/15 15:55:36   3632s] # M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[11/15 15:55:36   3632s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[11/15 15:55:36   3632s] #Regenerating Ggrids automatically.
[11/15 15:55:36   3632s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[11/15 15:55:36   3632s] #Using automatically generated G-grids.
[11/15 15:55:36   3632s] #Done routing data preparation.
[11/15 15:55:36   3632s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4440.57 (MB), peak = 5108.36 (MB)
[11/15 15:55:36   3633s] #
[11/15 15:55:36   3633s] #Start tQuantus RC extraction...
[11/15 15:55:36   3633s] #Start building rc corner(s)...
[11/15 15:55:36   3633s] #Number of RC Corner = 2
[11/15 15:55:36   3633s] #Corner best_rc_corner /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/voltagestorm/tsmc65_hvt_sc_adv10_9lm_2thick.cl/icecaps.tch 25.000000 (real) 
[11/15 15:55:36   3633s] #Corner worst_rc_corner /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/voltagestorm/tsmc65_hvt_sc_adv10_9lm_2thick.cl/icecaps.tch 25.000000 (real) 
[11/15 15:55:36   3633s] #Layer METAL_9 does not exist in nanoroute.
[11/15 15:55:36   3633s] #METAL_1 -> M1 (1)
[11/15 15:55:36   3633s] #METAL_2 -> M2 (2)
[11/15 15:55:36   3633s] #METAL_3 -> M3 (3)
[11/15 15:55:36   3633s] #METAL_4 -> M4 (4)
[11/15 15:55:36   3633s] #METAL_5 -> M5 (5)
[11/15 15:55:36   3633s] #METAL_6 -> M6 (6)
[11/15 15:55:36   3633s] #METAL_7 -> M7 (7)
[11/15 15:55:36   3633s] #METAL_8 -> M8 (8)
[11/15 15:55:37   3633s] #Layer METAL_9 does not exist in nanoroute.
[11/15 15:55:37   3633s] #SADV-On
[11/15 15:55:37   3633s] # Corner(s) : 
[11/15 15:55:37   3633s] #best_rc_corner [25.00] 
[11/15 15:55:37   3633s] #worst_rc_corner [25.00]
[11/15 15:55:37   3633s] # Corner id: 0
[11/15 15:55:37   3633s] # Layout Scale: 1.000000
[11/15 15:55:37   3633s] # Has Metal Fill model: yes
[11/15 15:55:37   3633s] # Temperature was set
[11/15 15:55:37   3633s] # Temperature : 25.000000
[11/15 15:55:37   3633s] # Ref. Temp   : 25.000000
[11/15 15:55:37   3633s] # Corner id: 1
[11/15 15:55:37   3633s] # Layout Scale: 1.000000
[11/15 15:55:37   3633s] # Has Metal Fill model: yes
[11/15 15:55:37   3633s] # Temperature was set
[11/15 15:55:37   3633s] # Temperature : 25.000000
[11/15 15:55:37   3633s] # Ref. Temp   : 25.000000
[11/15 15:55:37   3633s] #SADV-Off
[11/15 15:55:37   3633s] #total pattern=165 [9, 450]
[11/15 15:55:37   3633s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[11/15 15:55:37   3633s] #found CAPMODEL /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/voltagestorm/tsmc65_hvt_sc_adv10_9lm_2thick.cl/icecaps.tch
[11/15 15:55:37   3633s] #found RESMODEL /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/voltagestorm/tsmc65_hvt_sc_adv10_9lm_2thick.cl/icecaps.tch 25.000000 
[11/15 15:55:37   3633s] #number model r/c [1,1] [9,450] read
[11/15 15:55:37   3633s] #0 rcmodel(s) requires rebuild
[11/15 15:55:37   3633s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4450.86 (MB), peak = 5108.36 (MB)
[11/15 15:55:37   3633s] #Start building rc corner(s)...
[11/15 15:55:37   3633s] #Number of RC Corner = 2
[11/15 15:55:37   3633s] #Corner best_rc_corner /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/voltagestorm/tsmc65_hvt_sc_adv10_9lm_2thick.cl/icecaps.tch 25.000000 (real) 
[11/15 15:55:37   3633s] #Corner worst_rc_corner /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/voltagestorm/tsmc65_hvt_sc_adv10_9lm_2thick.cl/icecaps.tch 25.000000 (real) 
[11/15 15:55:37   3633s] #Layer METAL_9 does not exist in nanoroute.
[11/15 15:55:37   3633s] #METAL_1 -> M1 (1)
[11/15 15:55:37   3633s] #METAL_2 -> M2 (2)
[11/15 15:55:37   3633s] #METAL_3 -> M3 (3)
[11/15 15:55:37   3633s] #METAL_4 -> M4 (4)
[11/15 15:55:37   3633s] #METAL_5 -> M5 (5)
[11/15 15:55:37   3633s] #METAL_6 -> M6 (6)
[11/15 15:55:37   3633s] #METAL_7 -> M7 (7)
[11/15 15:55:37   3633s] #METAL_8 -> M8 (8)
[11/15 15:55:38   3633s] #Layer METAL_9 does not exist in nanoroute.
[11/15 15:55:38   3633s] #SADV-On
[11/15 15:55:38   3633s] # Corner(s) : 
[11/15 15:55:38   3633s] #best_rc_corner [25.00] 
[11/15 15:55:38   3633s] #worst_rc_corner [25.00]
[11/15 15:55:38   3634s] # Corner id: 0
[11/15 15:55:38   3634s] # Layout Scale: 1.000000
[11/15 15:55:38   3634s] # Has Metal Fill model: yes
[11/15 15:55:38   3634s] # Temperature was set
[11/15 15:55:38   3634s] # Temperature : 25.000000
[11/15 15:55:38   3634s] # Ref. Temp   : 25.000000
[11/15 15:55:38   3634s] # Corner id: 1
[11/15 15:55:38   3634s] # Layout Scale: 1.000000
[11/15 15:55:38   3634s] # Has Metal Fill model: yes
[11/15 15:55:38   3634s] # Temperature was set
[11/15 15:55:38   3634s] # Temperature : 25.000000
[11/15 15:55:38   3634s] # Ref. Temp   : 25.000000
[11/15 15:55:38   3634s] #SADV-Off
[11/15 15:55:38   3634s] #total pattern=165 [9, 450]
[11/15 15:55:38   3634s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[11/15 15:55:38   3634s] #found CAPMODEL /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/voltagestorm/tsmc65_hvt_sc_adv10_9lm_2thick.cl/icecaps.tch
[11/15 15:55:38   3634s] #found RESMODEL /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/voltagestorm/tsmc65_hvt_sc_adv10_9lm_2thick.cl/icecaps.tch 25.000000 
[11/15 15:55:38   3634s] #number model r/c [1,1] [9,450] read
[11/15 15:55:38   3634s] #0 rcmodel(s) requires rebuild
[11/15 15:55:38   3634s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4452.16 (MB), peak = 5108.36 (MB)
[11/15 15:55:38   3634s] #Start init net ripin tree building
[11/15 15:55:38   3634s] #Finish init net ripin tree building
[11/15 15:55:38   3634s] #Cpu time = 00:00:00
[11/15 15:55:38   3634s] #Elapsed time = 00:00:00
[11/15 15:55:38   3634s] #Increased memory = 0.88 (MB)
[11/15 15:55:38   3634s] #Total memory = 4453.05 (MB)
[11/15 15:55:38   3634s] #Peak memory = 5108.36 (MB)
[11/15 15:55:38   3634s] #Using multithreading with 8 threads.
[11/15 15:55:38   3634s] #begin processing metal fill model file
[11/15 15:55:38   3634s] #end processing metal fill model file
[11/15 15:55:39   3634s] #Length limit = 200 pitches
[11/15 15:55:39   3634s] #opt mode = 2
[11/15 15:55:39   3635s] #Start generate extraction boxes.
[11/15 15:55:39   3635s] #
[11/15 15:55:39   3635s] #Extract using 30 x 30 Hboxes
[11/15 15:55:39   3635s] #15x9 initial hboxes
[11/15 15:55:39   3635s] #Use area based hbox pruning.
[11/15 15:55:39   3635s] #0/0 hboxes pruned.
[11/15 15:55:39   3635s] #Complete generating extraction boxes.
[11/15 15:55:39   3635s] #Extract 94 hboxes with 8 threads on machine with  2.97GHz 512KB Cache 128CPU...
[11/15 15:55:39   3635s] #Process 0 special clock nets for rc extraction
[11/15 15:55:39   3636s] #Need to add unplaced ipin PIN:a0[3] of net 3981(a0[3]) into rc tree
[11/15 15:55:39   3636s] #Need to add unplaced ipin PIN:a0[1] of net 3992(a0[1]) into rc tree
[11/15 15:55:39   3636s] #Need to add unplaced ipin PIN:a0[7] of net 3994(a0[7]) into rc tree
[11/15 15:55:39   3636s] #Need to add unplaced ipin PIN:a0[9] of net 4011(a0[9]) into rc tree
[11/15 15:55:39   3636s] #Need to add unplaced ipin PIN:a0[25] of net 4026(a0[25]) into rc tree
[11/15 15:55:39   3636s] #Need to add unplaced ipin PIN:a0[27] of net 4071(a0[27]) into rc tree
[11/15 15:55:39   3636s] #Need to add unplaced ipin PIN:a0[5] of net 4097(a0[5]) into rc tree
[11/15 15:55:39   3636s] #Need to add unplaced ipin PIN:a0[11] of net 4152(a0[11]) into rc tree
[11/15 15:55:39   3636s] #Need to add unplaced ipin PIN:a0[2] of net 4213(a0[2]) into rc tree
[11/15 15:55:39   3636s] #Need to add unplaced ipin PIN:a0[15] of net 4238(a0[15]) into rc tree
[11/15 15:55:39   3636s] #Need to add unplaced ipin PIN:a0[19] of net 4216(a0[19]) into rc tree
[11/15 15:55:39   3636s] #Need to add unplaced ipin PIN:a0[6] of net 4247(a0[6]) into rc tree
[11/15 15:55:39   3636s] #Need to add unplaced ipin PIN:a0[4] of net 4249(a0[4]) into rc tree
[11/15 15:55:39   3636s] #Need to add unplaced ipin PIN:a0[16] of net 4244(a0[16]) into rc tree
[11/15 15:55:39   3636s] #Need to add unplaced ipin PIN:a0[22] of net 4283(a0[22]) into rc tree
[11/15 15:55:39   3636s] #Need to add unplaced ipin PIN:a0[30] of net 4289(a0[30]) into rc tree
[11/15 15:55:39   3636s] #Need to add unplaced ipin PIN:a0[0] of net 4291(a0[0]) into rc tree
[11/15 15:55:39   3636s] #Need to add unplaced ipin PIN:a0[14] of net 4293(a0[14]) into rc tree
[11/15 15:55:39   3636s] #Need to add unplaced ipin PIN:a0[21] of net 4309(a0[21]) into rc tree
[11/15 15:55:39   3636s] #Need to add unplaced ipin PIN:a0[10] of net 4372(a0[10]) into rc tree
[11/15 15:55:39   3636s] #Need to add unplaced ipin PIN:a0[29] of net 4408(a0[29]) into rc tree
[11/15 15:55:39   3636s] #Need to add unplaced ipin PIN:a0[18] of net 4450(a0[18]) into rc tree
[11/15 15:55:39   3636s] #Need to add unplaced ipin PIN:a0[20] of net 4473(a0[20]) into rc tree
[11/15 15:55:39   3636s] #Need to add unplaced ipin PIN:a0[13] of net 4514(a0[13]) into rc tree
[11/15 15:55:39   3636s] #Need to add unplaced ipin PIN:a0[12] of net 4528(a0[12]) into rc tree
[11/15 15:55:39   3636s] #Need to add unplaced ipin PIN:a0[8] of net 4555(a0[8]) into rc tree
[11/15 15:55:39   3636s] #Need to add unplaced ipin PIN:a0[23] of net 4561(a0[23]) into rc tree
[11/15 15:55:39   3636s] #Need to add unplaced ipin PIN:a0[26] of net 4618(a0[26]) into rc tree
[11/15 15:55:39   3636s] #Need to add unplaced ipin PIN:a0[17] of net 4666(a0[17]) into rc tree
[11/15 15:55:39   3636s] #Need to add unplaced ipin PIN:a0[28] of net 4696(a0[28]) into rc tree
[11/15 15:55:39   3636s] #Need to add unplaced ipin PIN:a0[31] of net 4835(a0[31]) into rc tree
[11/15 15:55:39   3636s] #Need to add unplaced ipin PIN:a0[24] of net 4887(a0[24]) into rc tree
[11/15 15:55:39   3636s] #Total 31838 nets were built. 4059 nodes added to break long wires. 0 net(s) have incomplete routes.
[11/15 15:55:42   3654s] #Run Statistics for Extraction:
[11/15 15:55:42   3654s] #   Cpu time = 00:00:20, elapsed time = 00:00:03 .
[11/15 15:55:42   3654s] #   Increased memory =   433.38 (MB), total memory =  4886.57 (MB), peak memory =  5108.36 (MB)
[11/15 15:55:43   3657s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4557.02 (MB), peak = 5108.36 (MB)
[11/15 15:55:43   3657s] #RC Statistics: 219769 Res, 137915 Ground Cap, 109193 XCap (Edge to Edge)
[11/15 15:55:43   3657s] #RC V/H edge ratio: 0.52, Avg V/H Edge Length: 6427.93 (123705), Avg L-Edge Length: 10349.92 (69626)
[11/15 15:55:43   3657s] #Start writing rcdb into /tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/nr89100_BtktCS.rcdb.d
[11/15 15:55:43   3659s] #Finish writing rcdb with 252080 nodes, 220242 edges, and 236148 xcaps
[11/15 15:55:43   3659s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 4553.59 (MB), peak = 5108.36 (MB)
[11/15 15:55:43   3659s] Restoring parasitic data from file '/tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/nr89100_BtktCS.rcdb.d' ...
[11/15 15:55:43   3659s] Opening parasitic data file '/tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/nr89100_BtktCS.rcdb.d' for reading (mem: 6077.473M)
[11/15 15:55:43   3659s] Reading RCDB with compressed RC data.
[11/15 15:55:43   3659s] Opening parasitic data file '/tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/nr89100_BtktCS.rcdb.d' for content verification (mem: 6077.473M)
[11/15 15:55:43   3659s] Reading RCDB with compressed RC data.
[11/15 15:55:43   3659s] Closing parasitic data file '/tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/nr89100_BtktCS.rcdb.d': 0 access done (mem: 6077.473M)
[11/15 15:55:43   3659s] Closing parasitic data file '/tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/nr89100_BtktCS.rcdb.d': 0 access done (mem: 6077.473M)
[11/15 15:55:43   3659s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 6077.473M)
[11/15 15:55:43   3659s] Following multi-corner parasitics specified:
[11/15 15:55:43   3659s] 	/tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/nr89100_BtktCS.rcdb.d (rcdb)
[11/15 15:55:43   3659s] Opening parasitic data file '/tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/nr89100_BtktCS.rcdb.d' for reading (mem: 6077.473M)
[11/15 15:55:43   3659s] Reading RCDB with compressed RC data.
[11/15 15:55:43   3659s] 		Cell MCU has rcdb /tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/nr89100_BtktCS.rcdb.d specified
[11/15 15:55:43   3659s] Cell MCU, hinst 
[11/15 15:55:43   3659s] processing rcdb (/tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/nr89100_BtktCS.rcdb.d) for hinst (top) of cell (MCU);
[11/15 15:55:43   3659s] Closing parasitic data file '/tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/nr89100_BtktCS.rcdb.d': 0 access done (mem: 6109.473M)
[11/15 15:55:43   3659s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=6077.473M)
[11/15 15:55:43   3659s] Opening parasitic data file '/tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/MCU_89100_6DxYRn.rcdb.d/MCU.rcdb.d' for reading (mem: 6077.473M)
[11/15 15:55:43   3659s] Reading RCDB with compressed RC data.
[11/15 15:55:44   3659s] Closing parasitic data file '/tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/MCU_89100_6DxYRn.rcdb.d/MCU.rcdb.d': 0 access done (mem: 6077.473M)
[11/15 15:55:44   3659s] Lumped Parasitic Loading Completed (total cpu=0:00:00.2, real=0:00:01.0, current mem=6077.473M)
[11/15 15:55:44   3659s] Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:01.0 mem: 6077.473M)
[11/15 15:55:44   3659s] #
[11/15 15:55:44   3659s] #Restore RCDB.
[11/15 15:55:44   3659s] #
[11/15 15:55:44   3659s] #Complete tQuantus RC extraction.
[11/15 15:55:44   3659s] #Cpu time = 00:00:27
[11/15 15:55:44   3659s] #Elapsed time = 00:00:07
[11/15 15:55:44   3659s] #Increased memory = 114.14 (MB)
[11/15 15:55:44   3659s] #Total memory = 4554.71 (MB)
[11/15 15:55:44   3659s] #Peak memory = 5108.36 (MB)
[11/15 15:55:44   3659s] #
[11/15 15:55:44   3659s] #4059 inserted nodes are removed
[11/15 15:55:44   3659s] ### export design design signature (237): route=816559114 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1839222419 net_attr=178043071 dirty_area=0 del_dirty_area=0 cell=1402305090 placement=1129554796 pin_access=677543423 halo=2019803932
[11/15 15:55:44   3661s] ### import design signature (238): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=677543423 halo=0
[11/15 15:55:44   3661s] #Start Inst Signature in MT(0)
[11/15 15:55:45   3661s] #Start Net Signature in MT(56442759)
[11/15 15:55:45   3662s] #Calculate SNet Signature in MT (64275700)
[11/15 15:55:45   3662s] #Run time and memory report for RC extraction:
[11/15 15:55:45   3662s] #RC extraction running on  2.08GHz 512KB Cache 128CPU.
[11/15 15:55:45   3662s] #Run Statistics for snet signature:
[11/15 15:55:45   3662s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.35/8, scale score = 0.17.
[11/15 15:55:45   3662s] #    Increased memory =    -1.15 (MB), total memory =  4395.55 (MB), peak memory =  5108.36 (MB)
[11/15 15:55:45   3662s] #Run Statistics for Net Final Signature:
[11/15 15:55:45   3662s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/15 15:55:45   3662s] #   Increased memory =     0.00 (MB), total memory =  4396.70 (MB), peak memory =  5108.36 (MB)
[11/15 15:55:45   3662s] #Run Statistics for Net launch:
[11/15 15:55:45   3662s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  7.57/8, scale score = 0.95.
[11/15 15:55:45   3662s] #    Increased memory =     0.11 (MB), total memory =  4396.70 (MB), peak memory =  5108.36 (MB)
[11/15 15:55:45   3662s] #Run Statistics for Net init_dbsNet_slist:
[11/15 15:55:45   3662s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/15 15:55:45   3662s] #   Increased memory =     0.00 (MB), total memory =  4396.59 (MB), peak memory =  5108.36 (MB)
[11/15 15:55:45   3662s] #Run Statistics for net signature:
[11/15 15:55:45   3662s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  6.93/8, scale score = 0.87.
[11/15 15:55:45   3662s] #    Increased memory =     0.11 (MB), total memory =  4396.70 (MB), peak memory =  5108.36 (MB)
[11/15 15:55:45   3662s] #Run Statistics for inst signature:
[11/15 15:55:45   3662s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  5.80/8, scale score = 0.73.
[11/15 15:55:45   3662s] #    Increased memory =    -2.02 (MB), total memory =  4396.59 (MB), peak memory =  5108.36 (MB)
[11/15 15:55:45   3662s] Opening parasitic data file '/tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/MCU_89100_6DxYRn.rcdb.d/MCU.rcdb.d' for reading (mem: 5972.473M)
[11/15 15:55:45   3662s] Reading RCDB with compressed RC data.
[11/15 15:55:45   3662s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 5974.5M)
[11/15 15:55:45   3662s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:5974.5M
[11/15 15:55:45   3662s] Deleted 0 physical inst  (cell FILLTIE128A10TH / prefix FILLER).
[11/15 15:55:45   3662s] Deleted 0 physical inst  (cell FILLTIE64A10TH / prefix FILLER).
[11/15 15:55:45   3662s] Deleted 0 physical inst  (cell FILLTIE32A10TH / prefix FILLER).
[11/15 15:55:45   3662s] Deleted 0 physical inst  (cell FILLTIE16A10TH / prefix FILLER).
[11/15 15:55:45   3662s] Deleted 0 physical inst  (cell FILLTIE8A10TH / prefix FILLER).
[11/15 15:55:45   3662s] Deleted 0 physical inst  (cell FILLTIE4A10TH / prefix FILLER).
[11/15 15:55:45   3662s] Deleted 0 physical inst  (cell FILLTIE2A10TH / prefix FILLER).
[11/15 15:55:45   3662s] Deleted 0 physical inst  (cell FILL128A10TH / prefix FILLER).
[11/15 15:55:45   3662s] Deleted 0 physical inst  (cell FILL64A10TH / prefix FILLER).
[11/15 15:55:45   3662s] Deleted 0 physical inst  (cell FILL32A10TH / prefix FILLER).
[11/15 15:55:45   3662s] Deleted 0 physical inst  (cell FILL16A10TH / prefix FILLER).
[11/15 15:55:45   3662s] Deleted 0 physical inst  (cell FILL8A10TH / prefix FILLER).
[11/15 15:55:45   3662s] Deleted 0 physical inst  (cell FILL4A10TH / prefix FILLER).
[11/15 15:55:45   3662s] Deleted 0 physical inst  (cell FILL2A10TH / prefix FILLER).
[11/15 15:55:45   3662s] Deleted 0 physical inst  (cell FILL1A10TH / prefix FILLER).
[11/15 15:55:45   3662s] Did not delete 6495 physical insts as they did not match the given prefix <FILLER>.
[11/15 15:55:45   3662s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.005, REAL:0.005, MEM:5974.5M
[11/15 15:55:45   3664s] Starting delay calculation for Hold views
[11/15 15:55:45   3664s] AAE DB initialization (MEM=6135.86 CPU=0:00:00.0 REAL=0:00:00.0) 
[11/15 15:55:45   3664s] #################################################################################
[11/15 15:55:45   3664s] # Design Stage: PostRoute
[11/15 15:55:45   3664s] # Design Name: MCU
[11/15 15:55:45   3664s] # Design Mode: 65nm
[11/15 15:55:45   3664s] # Analysis Mode: MMMC OCV 
[11/15 15:55:45   3664s] # Parasitics Mode: SPEF/RCDB 
[11/15 15:55:45   3664s] # Signoff Settings: SI Off 
[11/15 15:55:45   3664s] #################################################################################
[11/15 15:55:45   3664s] Topological Sorting (REAL = 0:00:00.0, MEM = 6140.4M, InitMEM = 6135.9M)
[11/15 15:55:45   3664s] Calculate late delays in OCV mode...
[11/15 15:55:45   3664s] Calculate early delays in OCV mode...
[11/15 15:55:45   3664s] Start delay calculation (fullDC) (8 T). (MEM=6140.4)
[11/15 15:55:45   3664s] *** Calculating scaling factor for min_library_set libraries using the default operating condition of each library.
[11/15 15:55:46   3664s] Start AAE Lib Loading. (MEM=6160.13)
[11/15 15:55:46   3664s] End AAE Lib Loading. (MEM=6169.67 CPU=0:00:00.0 Real=0:00:00.0)
[11/15 15:55:46   3664s] End AAE Lib Interpolated Model. (MEM=6169.67 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 15:55:46   3665s] First Iteration Infinite Tw... 
[11/15 15:55:46   3670s] Total number of fetched objects 32339
[11/15 15:55:46   3670s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[11/15 15:55:46   3670s] End delay calculation. (MEM=6600.31 CPU=0:00:04.9 REAL=0:00:00.0)
[11/15 15:55:47   3670s] End delay calculation (fullDC). (MEM=6600.31 CPU=0:00:05.8 REAL=0:00:02.0)
[11/15 15:55:47   3670s] *** CDM Built up (cpu=0:00:06.0  real=0:00:02.0  mem= 6600.3M) ***
[11/15 15:55:47   3673s] *** Done Building Timing Graph (cpu=0:00:08.7 real=0:00:02.0 totSessionCpu=1:01:13 mem=6536.3M)
[11/15 15:55:47   3673s] Done building cte hold timing graph (HoldAware) cpu=0:00:11.0 real=0:00:02.0 totSessionCpu=1:01:13 mem=6536.3M ***
[11/15 15:55:49   3676s] Starting delay calculation for Setup views
[11/15 15:55:49   3677s] Starting SI iteration 1 using Infinite Timing Windows
[11/15 15:55:49   3677s] #################################################################################
[11/15 15:55:49   3677s] # Design Stage: PostRoute
[11/15 15:55:49   3677s] # Design Name: MCU
[11/15 15:55:49   3677s] # Design Mode: 65nm
[11/15 15:55:49   3677s] # Analysis Mode: MMMC OCV 
[11/15 15:55:49   3677s] # Parasitics Mode: SPEF/RCDB 
[11/15 15:55:49   3677s] # Signoff Settings: SI On 
[11/15 15:55:49   3677s] #################################################################################
[11/15 15:55:49   3677s] Topological Sorting (REAL = 0:00:00.0, MEM = 6547.1M, InitMEM = 6547.1M)
[11/15 15:55:49   3678s] Setting infinite Tws ...
[11/15 15:55:49   3678s] First Iteration Infinite Tw... 
[11/15 15:55:49   3678s] Calculate early delays in OCV mode...
[11/15 15:55:49   3678s] Calculate late delays in OCV mode...
[11/15 15:55:49   3678s] Start delay calculation (fullDC) (8 T). (MEM=6547.11)
[11/15 15:55:49   3678s] *** Calculating scaling factor for max_library_set libraries using the default operating condition of each library.
[11/15 15:55:49   3678s] End AAE Lib Interpolated Model. (MEM=6558.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 15:55:51   3688s] Total number of fetched objects 32339
[11/15 15:55:51   3688s] AAE_INFO-618: Total number of nets in the design is 33769,  96.6 percent of the nets selected for SI analysis
[11/15 15:55:51   3688s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[11/15 15:55:51   3688s] End delay calculation. (MEM=6566.35 CPU=0:00:09.5 REAL=0:00:02.0)
[11/15 15:55:51   3688s] End delay calculation (fullDC). (MEM=6566.35 CPU=0:00:10.3 REAL=0:00:02.0)
[11/15 15:55:51   3688s] *** CDM Built up (cpu=0:00:11.4  real=0:00:02.0  mem= 6566.3M) ***
[11/15 15:55:52   3692s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 6566.3M)
[11/15 15:55:52   3692s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/15 15:55:52   3692s] Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 6566.3M)
[11/15 15:55:52   3692s] 
[11/15 15:55:52   3692s] Executing IPO callback for view pruning ..
[11/15 15:55:52   3692s] Starting SI iteration 2
[11/15 15:55:52   3692s] Calculate early delays in OCV mode...
[11/15 15:55:52   3692s] Calculate late delays in OCV mode...
[11/15 15:55:52   3692s] Start delay calculation (fullDC) (8 T). (MEM=6269.47)
[11/15 15:55:52   3692s] End AAE Lib Interpolated Model. (MEM=6269.47 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 15:55:52   3694s] Glitch Analysis: View setup_analysis_view -- Total Number of Nets Skipped = 4. 
[11/15 15:55:52   3694s] Glitch Analysis: View setup_analysis_view -- Total Number of Nets Analyzed = 32339. 
[11/15 15:55:52   3694s] Total number of fetched objects 32339
[11/15 15:55:52   3694s] AAE_INFO-618: Total number of nets in the design is 33769,  9.7 percent of the nets selected for SI analysis
[11/15 15:55:52   3694s] End delay calculation. (MEM=6574.72 CPU=0:00:01.9 REAL=0:00:00.0)
[11/15 15:55:52   3694s] End delay calculation (fullDC). (MEM=6574.72 CPU=0:00:02.0 REAL=0:00:00.0)
[11/15 15:55:52   3694s] *** CDM Built up (cpu=0:00:02.0  real=0:00:00.0  mem= 6574.7M) ***
[11/15 15:55:53   3697s] *** Done Building Timing Graph (cpu=0:00:20.5 real=0:00:04.0 totSessionCpu=1:01:37 mem=6572.7M)
[11/15 15:55:53   3697s] End AAE Lib Interpolated Model. (MEM=6572.72 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 15:55:53   3697s] OPERPROF: Starting spInitSiteArr at level 1, MEM:6572.7M
[11/15 15:55:53   3697s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.051, REAL:0.051, MEM:6572.7M
[11/15 15:55:54   3698s] 
------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 setup_analysis_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.445  | -0.408  | -0.445  | 12.942  |
|           TNS (ns):| -10.294 | -7.604  | -2.689  |  0.000  |
|    Violating Paths:|   41    |   32    |    9    |    0    |
|          All Paths:|  6054   |  5606   |   353   |   123   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     32 (32)      |   -0.161   |     32 (32)      |
|   max_tran     |     34 (101)     |   -1.221   |     34 (133)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 44.285%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:01:15, real = 0:00:23, mem = 4765.1M, totSessionCpu=1:01:39 **
[11/15 15:55:54   3698s] Setting latch borrow mode to budget during optimization.
[11/15 15:55:55   3703s] Info: Done creating the CCOpt slew target map.
[11/15 15:55:55   3703s] Glitch fixing enabled
[11/15 15:55:55   3703s] #InfoCS: Num dontuse cells 95, Num usable cells 1272
[11/15 15:55:55   3703s] optDesignOneStep: Power Flow
[11/15 15:55:55   3703s] #InfoCS: Num dontuse cells 95, Num usable cells 1272
[11/15 15:55:55   3703s] Running CCOpt-PRO on entire clock network
[11/15 15:55:55   3703s] Net route status summary:
[11/15 15:55:55   3703s]   Clock:       569 (unrouted=0, trialRouted=0, noStatus=0, routed=569, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/15 15:55:55   3703s]   Non-clock: 33200 (unrouted=1931, trialRouted=0, noStatus=0, routed=31269, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1931, (crossesIlmBoundary AND tooFewTerms=0)])
[11/15 15:55:55   3703s] Clock tree cells fixed by user: 0 out of 563 (0%)
[11/15 15:55:55   3703s] PRO...
[11/15 15:55:55   3703s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[11/15 15:55:55   3703s] Initializing clock structures...
[11/15 15:55:55   3703s]   Creating own balancer
[11/15 15:55:55   3703s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[11/15 15:55:55   3703s]   Removing CTS place status from clock tree and sinks.
[11/15 15:55:55   3703s]   Removed CTS place status from 563 clock cells (out of 577 ) and 0 clock sinks (out of 0 ).
[11/15 15:55:55   3703s]   Initializing legalizer
[11/15 15:55:55   3703s]   Using cell based legalization.
[11/15 15:55:55   3703s] OPERPROF: Starting DPlace-Init at level 1, MEM:6277.3M
[11/15 15:55:55   3703s] z: 2, totalTracks: 1
[11/15 15:55:55   3703s] z: 4, totalTracks: 1
[11/15 15:55:55   3703s] z: 6, totalTracks: 1
[11/15 15:55:55   3703s] z: 8, totalTracks: 1
[11/15 15:55:55   3703s] #spOpts: N=65 mergeVia=F 
[11/15 15:55:55   3703s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:6277.3M
[11/15 15:55:55   3703s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.057, REAL:0.057, MEM:6277.3M
[11/15 15:55:55   3703s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=6277.3MB).
[11/15 15:55:55   3703s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.089, REAL:0.089, MEM:6277.3M
[11/15 15:55:55   3703s] (I)       Load db... (mem=6277.3M)
[11/15 15:55:55   3703s] (I)       Read data from FE... (mem=6277.3M)
[11/15 15:55:55   3703s] (I)       Started Read instances and placement ( Curr Mem: 6277.26 MB )
[11/15 15:55:55   3703s] (I)       Number of ignored instance 0
[11/15 15:55:55   3703s] (I)       Number of inbound cells 0
[11/15 15:55:55   3703s] (I)       Number of opened ILM blockages 0
[11/15 15:55:55   3703s] (I)       numMoveCells=29718, numMacros=9  numPads=302  numMultiRowHeightInsts=0
[11/15 15:55:55   3703s] (I)       cell height: 4000, count: 29718
[11/15 15:55:55   3703s] (I)       Finished Read instances and placement ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 6292.14 MB )
[11/15 15:55:55   3703s] (I)       Read rows... (mem=6292.1M)
[11/15 15:55:55   3703s] (I)       rowRegion is not equal to core box, resetting core box
[11/15 15:55:55   3703s] (I)       rowRegion : (2000, 4000) - (2370000, 1368000)
[11/15 15:55:55   3703s] (I)       coreBox   : (2000, 4000) - (2370000, 1370000)
[11/15 15:55:55   3703s] (I)       Done Read rows (cpu=0.000s, mem=6292.1M)
[11/15 15:55:55   3703s] (I)       Done Read data from FE (cpu=0.031s, mem=6292.1M)
[11/15 15:55:55   3703s] (I)       Done Load db (cpu=0.031s, mem=6292.1M)
[11/15 15:55:55   3703s] (I)       Constructing placeable region... (mem=6292.1M)
[11/15 15:55:55   3703s] (I)       Constructing bin map
[11/15 15:55:55   3703s] (I)       Initialize bin information with width=40000 height=40000
[11/15 15:55:55   3703s] (I)       Done constructing bin map
[11/15 15:55:55   3703s] (I)       Removing 1128 blocked bin with high fixed inst density
[11/15 15:55:55   3703s] (I)       Compute region effective width... (mem=6292.1M)
[11/15 15:55:55   3703s] (I)       Done Compute region effective width (cpu=0.002s, mem=6292.1M)
[11/15 15:55:55   3703s] (I)       Done Constructing placeable region (cpu=0.009s, mem=6292.1M)
[11/15 15:55:55   3703s]   Accumulated time to calculate placeable region: 0.121
[11/15 15:55:55   3703s]   Accumulated time to calculate placeable region: 0.121
[11/15 15:55:55   3703s]   Accumulated time to calculate placeable region: 0.121
[11/15 15:55:55   3703s]   Accumulated time to calculate placeable region: 0.121
[11/15 15:55:55   3703s]   Accumulated time to calculate placeable region: 0.122
[11/15 15:55:55   3703s]   Accumulated time to calculate placeable region: 0.122
[11/15 15:55:55   3703s]   Accumulated time to calculate placeable region: 0.122
[11/15 15:55:55   3703s]   Accumulated time to calculate placeable region: 0.122
[11/15 15:55:55   3703s]   Accumulated time to calculate placeable region: 0.124
[11/15 15:55:55   3703s]   Accumulated time to calculate placeable region: 0.124
[11/15 15:55:55   3703s]   Accumulated time to calculate placeable region: 0.124
[11/15 15:55:55   3703s]   Accumulated time to calculate placeable region: 0.125
[11/15 15:55:55   3703s]   Accumulated time to calculate placeable region: 0.125
[11/15 15:55:55   3703s]   Accumulated time to calculate placeable region: 0.125
[11/15 15:55:55   3703s]   Accumulated time to calculate placeable region: 0.126
[11/15 15:55:55   3703s]   Accumulated time to calculate placeable region: 0.126
[11/15 15:55:55   3703s]   Accumulated time to calculate placeable region: 0.126
[11/15 15:55:55   3703s]   Accumulated time to calculate placeable region: 0.127
[11/15 15:55:55   3703s]   Accumulated time to calculate placeable region: 0.127
[11/15 15:55:55   3703s]   Accumulated time to calculate placeable region: 0.127
[11/15 15:55:55   3703s]   Accumulated time to calculate placeable region: 0.127
[11/15 15:55:55   3703s]   Accumulated time to calculate placeable region: 0.128
[11/15 15:55:55   3703s]   Accumulated time to calculate placeable region: 0.128
[11/15 15:55:55   3703s]   Accumulated time to calculate placeable region: 0.128
[11/15 15:55:55   3703s]   Accumulated time to calculate placeable region: 0.129
[11/15 15:55:55   3703s]   Accumulated time to calculate placeable region: 0.129
[11/15 15:55:55   3703s]   Accumulated time to calculate placeable region: 0.13
[11/15 15:55:55   3703s]   Accumulated time to calculate placeable region: 0.13
[11/15 15:55:55   3703s]   Accumulated time to calculate placeable region: 0.13
[11/15 15:55:55   3703s]   Accumulated time to calculate placeable region: 0.131
[11/15 15:55:55   3703s]   Accumulated time to calculate placeable region: 0.131
[11/15 15:55:55   3703s]   Accumulated time to calculate placeable region: 0.132
[11/15 15:55:55   3703s]   Accumulated time to calculate placeable region: 0.132
[11/15 15:55:55   3703s]   Accumulated time to calculate placeable region: 0.132
[11/15 15:55:55   3703s]   Accumulated time to calculate placeable region: 0.133
[11/15 15:55:55   3703s]   Accumulated time to calculate placeable region: 0.133
[11/15 15:55:55   3703s]   Accumulated time to calculate placeable region: 0.133
[11/15 15:55:55   3703s]   Accumulated time to calculate placeable region: 0.134
[11/15 15:55:55   3703s]   Accumulated time to calculate placeable region: 0.134
[11/15 15:55:55   3703s]   Accumulated time to calculate placeable region: 0.134
[11/15 15:55:55   3703s]   Reconstructing clock tree datastructures, skew aware...
[11/15 15:55:55   3703s]     Validating CTS configuration...
[11/15 15:55:55   3703s]     Checking module port directions...
[11/15 15:55:55   3703s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 15:55:55   3703s]     Non-default CCOpt properties:
[11/15 15:55:55   3703s]     adjacent_rows_legal: true (default: false)
[11/15 15:55:55   3703s]     allow_non_fterm_identical_swaps: 0 (default: true)
[11/15 15:55:55   3703s]     buffer_cells is set for at least one object
[11/15 15:55:55   3703s]     cannot_merge_reason is set for at least one object
[11/15 15:55:55   3703s]     cell_density is set for at least one object
[11/15 15:55:55   3703s]     cell_halo_rows: 0 (default: 1)
[11/15 15:55:55   3703s]     cell_halo_sites: 0 (default: 4)
[11/15 15:55:55   3703s]     clock_nets_detailed_routed: 1 (default: false)
[11/15 15:55:55   3703s]     cloning_copy_activity: 1 (default: false)
[11/15 15:55:55   3703s]     delay_cells is set for at least one object
[11/15 15:55:55   3703s]     force_design_routing_status: 1 (default: auto)
[11/15 15:55:55   3703s]     inverter_cells is set for at least one object
[11/15 15:55:55   3703s]     route_type is set for at least one object
[11/15 15:55:55   3703s]     routing_top_min_fanout is set for at least one object
[11/15 15:55:55   3703s]     source_driver is set for at least one object
[11/15 15:55:55   3703s]     target_insertion_delay is set for at least one object
[11/15 15:55:55   3703s]     target_max_trans is set for at least one object
[11/15 15:55:55   3703s]     target_skew is set for at least one object
[11/15 15:55:55   3703s]     target_skew_wire is set for at least one object
[11/15 15:55:55   3703s]     use_inverters is set for at least one object
[11/15 15:55:55   3703s]     Route type trimming info:
[11/15 15:55:55   3703s]       No route type modifications were made.
[11/15 15:55:55   3703s]     Accumulated time to calculate placeable region: 0.135
[11/15 15:55:55   3703s] (I)       Initializing Steiner engine. 
[11/15 15:55:55   3703s] End AAE Lib Interpolated Model. (MEM=6322.35 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 15:55:55   3703s]     Library trimming buffers in power domain auto-default and half-corner max_delay_corner:setup.late removed 6 of 18 cells
[11/15 15:55:55   3703s]     Original list had 18 cells:
[11/15 15:55:55   3703s]     BUFX16BA10TH BUFX13BA10TH BUFX11BA10TH BUFX9BA10TH BUFX7P5BA10TH BUFX6BA10TH BUFX5BA10TH BUFX4BA10TH BUFX3P5BA10TH BUFX3BA10TH BUFX2P5BA10TH BUFX2BA10TH BUFX1P7BA10TH BUFX1P4BA10TH BUFX1P2BA10TH BUFX1BA10TH BUFX0P8BA10TH BUFX0P7BA10TH 
[11/15 15:55:55   3703s]     New trimmed list has 12 cells:
[11/15 15:55:55   3703s]     BUFX16BA10TH BUFX13BA10TH BUFX11BA10TH BUFX9BA10TH BUFX7P5BA10TH BUFX6BA10TH BUFX5BA10TH BUFX4BA10TH BUFX3BA10TH BUFX2BA10TH BUFX1BA10TH BUFX0P7BA10TH 
[11/15 15:55:55   3703s]     Library trimming inverters in power domain auto-default and half-corner max_delay_corner:setup.late removed 9 of 20 cells
[11/15 15:55:55   3703s]     Original list had 20 cells:
[11/15 15:55:55   3703s]     INVX16BA10TH INVX13BA10TH INVX11BA10TH INVX9BA10TH INVX7P5BA10TH INVX6BA10TH INVX5BA10TH INVX4BA10TH INVX3P5BA10TH INVX3BA10TH INVX2P5BA10TH INVX2BA10TH INVX1P7BA10TH INVX1P4BA10TH INVX1P2BA10TH INVX1BA10TH INVX0P8BA10TH INVX0P7BA10TH INVX0P6BA10TH INVX0P5BA10TH 
[11/15 15:55:55   3703s]     New trimmed list has 11 cells:
[11/15 15:55:55   3703s]     INVX16BA10TH INVX13BA10TH INVX11BA10TH INVX9BA10TH INVX7P5BA10TH INVX6BA10TH INVX5BA10TH INVX4BA10TH INVX3BA10TH INVX2BA10TH INVX1BA10TH 
[11/15 15:55:55   3703s]     Accumulated time to calculate placeable region: 0.135
[11/15 15:55:59   3707s]     Accumulated time to calculate placeable region: 0.136
[11/15 15:55:59   3707s]     Accumulated time to calculate placeable region: 0.136
[11/15 15:55:59   3707s]     Accumulated time to calculate placeable region: 0.137
[11/15 15:55:59   3707s]     Accumulated time to calculate placeable region: 0.137
[11/15 15:55:59   3707s]     Accumulated time to calculate placeable region: 0.138
[11/15 15:55:59   3707s]     Accumulated time to calculate placeable region: 0.138
[11/15 15:55:59   3707s]     Clock tree balancer configuration for clock_trees clk_hfxt clk_lfxt mclk smclk:
[11/15 15:55:59   3707s]     Non-default CCOpt properties:
[11/15 15:55:59   3707s]       cell_density: 1 (default: 0.75)
[11/15 15:55:59   3707s]       route_type (leaf): leaf_rule (default: default)
[11/15 15:55:59   3707s]       route_type (trunk): trunk_rule (default: default)
[11/15 15:55:59   3707s]       route_type (top): top_rule (default: default)
[11/15 15:55:59   3707s]       routing_top_min_fanout: 10000 (default: unset)
[11/15 15:55:59   3707s]       use_inverters: true (default: auto)
[11/15 15:55:59   3707s]     For power domain auto-default:
[11/15 15:55:59   3707s]       Buffers:     {BUFX16BA10TH BUFX13BA10TH BUFX11BA10TH BUFX9BA10TH BUFX7P5BA10TH BUFX6BA10TH BUFX5BA10TH BUFX4BA10TH BUFX3BA10TH BUFX2BA10TH BUFX1BA10TH BUFX0P7BA10TH}
[11/15 15:55:59   3707s]       Inverters:   {INVX16BA10TH INVX13BA10TH INVX11BA10TH INVX9BA10TH INVX7P5BA10TH INVX6BA10TH INVX5BA10TH INVX4BA10TH INVX3BA10TH INVX2BA10TH INVX1BA10TH}
[11/15 15:55:59   3707s]       Delay cells: DLY2X0P5MA10TH DLY4X0P5MA10TH 
[11/15 15:55:59   3707s]       Clock gates: PREICGX16BA10TH PREICGX13BA10TH PREICGX11BA10TH PREICGX9BA10TH PREICGX7P5BA10TH PREICGX6BA10TH PREICGX5BA10TH PREICGX4BA10TH PREICGX3P5BA10TH PREICGX3BA10TH PREICGX2P5BA10TH PREICGX2BA10TH PREICGX1P7BA10TH PREICGX1P4BA10TH PREICGX1P2BA10TH PREICGX1BA10TH PREICGX0P8BA10TH PREICGX0P7BA10TH PREICGX0P6BA10TH PREICGX0P5BA10TH 
[11/15 15:55:59   3707s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 298508.000um^2
[11/15 15:55:59   3707s]     Top Routing info:
[11/15 15:55:59   3707s]       Route-type name: top_rule; Top/bottom preferred layer name: M6/M5; 
[11/15 15:55:59   3707s]       Non-default rule name: CTS_2W2S; Shielded - shield side: Two Side; Mask Constraint: 0; Source: route_type.
[11/15 15:55:59   3707s]     Trunk Routing info:
[11/15 15:55:59   3707s]       Route-type name: trunk_rule; Top/bottom preferred layer name: M4/M3; 
[11/15 15:55:59   3707s]       Non-default rule name: CTS_2W2S; Shielded - shield side: Two Side; Mask Constraint: 0; Source: route_type.
[11/15 15:55:59   3707s]     Leaf Routing info:
[11/15 15:55:59   3707s]       Route-type name: leaf_rule; Top/bottom preferred layer name: M3/M2; 
[11/15 15:55:59   3707s]       Non-default rule name: CTS_2W1S; Unshielded; Mask Constraint: 0; Source: route_type.
[11/15 15:55:59   3707s]     For timing_corner max_delay_corner:setup, late and power domain auto-default:
[11/15 15:55:59   3707s]       Slew time target (leaf):    0.400ns
[11/15 15:55:59   3707s]       Slew time target (trunk):   0.400ns
[11/15 15:55:59   3707s]       Slew time target (top):     0.400ns
[11/15 15:55:59   3707s]       Buffer unit delay: 0.151ns
[11/15 15:55:59   3707s]       Buffer max distance: 1705.133um
[11/15 15:55:59   3707s]     Fastest wire driving cells and distances:
[11/15 15:55:59   3707s]       For nets routed with trunk routing rules:
[11/15 15:55:59   3707s]         Buffer    : {lib_cell:BUFX16BA10TH, fastest_considered_half_corner=max_delay_corner:setup.late, optimalDrivingDistance=1789.752um, saturatedSlew=0.314ns, speed=5491.721um per ns, cellArea=6.481um^2 per 1000um}
[11/15 15:55:59   3707s]         Inverter  : {lib_cell:INVX16BA10TH, fastest_considered_half_corner=max_delay_corner:setup.late, optimalDrivingDistance=1113.125um, saturatedSlew=0.186ns, speed=6619.833um per ns, cellArea=8.265um^2 per 1000um}
[11/15 15:55:59   3707s]         Clock gate: {lib_cell:PREICGX16BA10TH, fastest_considered_half_corner=max_delay_corner:setup.late, optimalDrivingDistance=1774.754um, saturatedSlew=0.315ns, speed=5424.065um per ns, cellArea=10.368um^2 per 1000um}
[11/15 15:55:59   3707s]       For nets routed with top routing rules:
[11/15 15:55:59   3707s]         Buffer    : {lib_cell:BUFX16BA10TH, fastest_considered_half_corner=max_delay_corner:setup.late, optimalDrivingDistance=1748.618um, saturatedSlew=0.306ns, speed=5469.559um per ns, cellArea=6.634um^2 per 1000um}
[11/15 15:55:59   3707s]         Inverter  : {lib_cell:INVX16BA10TH, fastest_considered_half_corner=max_delay_corner:setup.late, optimalDrivingDistance=1113.125um, saturatedSlew=0.188ns, speed=6572.926um per ns, cellArea=8.265um^2 per 1000um}
[11/15 15:55:59   3707s]         Clock gate: {lib_cell:PREICGX16BA10TH, fastest_considered_half_corner=max_delay_corner:setup.late, optimalDrivingDistance=1734.080um, saturatedSlew=0.308ns, speed=5393.717um per ns, cellArea=10.611um^2 per 1000um}
[11/15 15:55:59   3707s]     
[11/15 15:55:59   3707s]     Clock tree balancer configuration for clock_trees clk_sck0 clk_sck1:
[11/15 15:55:59   3707s]     Non-default CCOpt properties:
[11/15 15:55:59   3707s]       cell_density: 1 (default: 0.75)
[11/15 15:55:59   3707s]       route_type (leaf): leaf_rule (default: default)
[11/15 15:55:59   3707s]       route_type (trunk): trunk_rule (default: default)
[11/15 15:55:59   3707s]       route_type (top): top_rule (default: default)
[11/15 15:55:59   3707s]       routing_top_min_fanout: 10000 (default: unset)
[11/15 15:55:59   3707s]       source_driver: INVX1MA10TH/A INVX1MA10TH/Y (default: )
[11/15 15:55:59   3707s]       use_inverters: true (default: auto)
[11/15 15:55:59   3707s]     For power domain auto-default:
[11/15 15:55:59   3707s]       Buffers:     {BUFX16BA10TH BUFX13BA10TH BUFX11BA10TH BUFX9BA10TH BUFX7P5BA10TH BUFX6BA10TH BUFX5BA10TH BUFX4BA10TH BUFX3BA10TH BUFX2BA10TH BUFX1BA10TH BUFX0P7BA10TH}
[11/15 15:55:59   3707s]       Inverters:   {INVX16BA10TH INVX13BA10TH INVX11BA10TH INVX9BA10TH INVX7P5BA10TH INVX6BA10TH INVX5BA10TH INVX4BA10TH INVX3BA10TH INVX2BA10TH INVX1BA10TH}
[11/15 15:55:59   3707s]       Delay cells: DLY2X0P5MA10TH DLY4X0P5MA10TH 
[11/15 15:55:59   3707s]       Clock gates: PREICGX16BA10TH PREICGX13BA10TH PREICGX11BA10TH PREICGX9BA10TH PREICGX7P5BA10TH PREICGX6BA10TH PREICGX5BA10TH PREICGX4BA10TH PREICGX3P5BA10TH PREICGX3BA10TH PREICGX2P5BA10TH PREICGX2BA10TH PREICGX1P7BA10TH PREICGX1P4BA10TH PREICGX1P2BA10TH PREICGX1BA10TH PREICGX0P8BA10TH PREICGX0P7BA10TH PREICGX0P6BA10TH PREICGX0P5BA10TH 
[11/15 15:55:59   3707s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 298508.000um^2
[11/15 15:55:59   3707s]     Top Routing info:
[11/15 15:55:59   3707s]       Route-type name: top_rule; Top/bottom preferred layer name: M6/M5; 
[11/15 15:55:59   3707s]       Non-default rule name: CTS_2W2S; Shielded - shield side: Two Side; Mask Constraint: 0; Source: route_type.
[11/15 15:55:59   3707s]     Trunk Routing info:
[11/15 15:55:59   3707s]       Route-type name: trunk_rule; Top/bottom preferred layer name: M4/M3; 
[11/15 15:55:59   3707s]       Non-default rule name: CTS_2W2S; Shielded - shield side: Two Side; Mask Constraint: 0; Source: route_type.
[11/15 15:55:59   3707s]     Leaf Routing info:
[11/15 15:55:59   3707s]       Route-type name: leaf_rule; Top/bottom preferred layer name: M3/M2; 
[11/15 15:55:59   3707s]       Non-default rule name: CTS_2W1S; Unshielded; Mask Constraint: 0; Source: route_type.
[11/15 15:55:59   3707s]     For timing_corner max_delay_corner:setup, late and power domain auto-default:
[11/15 15:55:59   3707s]       Slew time target (leaf):    0.400ns
[11/15 15:55:59   3707s]       Slew time target (trunk):   0.400ns
[11/15 15:55:59   3707s]       Slew time target (top):     0.400ns
[11/15 15:55:59   3707s]       Buffer unit delay: 0.151ns
[11/15 15:55:59   3707s]       Buffer max distance: 1705.133um
[11/15 15:55:59   3707s]     Fastest wire driving cells and distances:
[11/15 15:55:59   3707s]       For nets routed with trunk routing rules:
[11/15 15:55:59   3707s]         Buffer    : {lib_cell:BUFX16BA10TH, fastest_considered_half_corner=max_delay_corner:setup.late, optimalDrivingDistance=1789.752um, saturatedSlew=0.314ns, speed=5491.721um per ns, cellArea=6.481um^2 per 1000um}
[11/15 15:55:59   3707s]         Inverter  : {lib_cell:INVX16BA10TH, fastest_considered_half_corner=max_delay_corner:setup.late, optimalDrivingDistance=1113.125um, saturatedSlew=0.186ns, speed=6619.833um per ns, cellArea=8.265um^2 per 1000um}
[11/15 15:55:59   3707s]         Clock gate: {lib_cell:PREICGX16BA10TH, fastest_considered_half_corner=max_delay_corner:setup.late, optimalDrivingDistance=1774.754um, saturatedSlew=0.315ns, speed=5424.065um per ns, cellArea=10.368um^2 per 1000um}
[11/15 15:55:59   3707s]       For nets routed with top routing rules:
[11/15 15:55:59   3707s]         Buffer    : {lib_cell:BUFX16BA10TH, fastest_considered_half_corner=max_delay_corner:setup.late, optimalDrivingDistance=1748.618um, saturatedSlew=0.306ns, speed=5469.559um per ns, cellArea=6.634um^2 per 1000um}
[11/15 15:55:59   3707s]         Inverter  : {lib_cell:INVX16BA10TH, fastest_considered_half_corner=max_delay_corner:setup.late, optimalDrivingDistance=1113.125um, saturatedSlew=0.188ns, speed=6572.926um per ns, cellArea=8.265um^2 per 1000um}
[11/15 15:55:59   3707s]         Clock gate: {lib_cell:PREICGX16BA10TH, fastest_considered_half_corner=max_delay_corner:setup.late, optimalDrivingDistance=1734.080um, saturatedSlew=0.308ns, speed=5393.717um per ns, cellArea=10.611um^2 per 1000um}
[11/15 15:55:59   3707s]     
[11/15 15:55:59   3707s]     
[11/15 15:55:59   3707s]     Logic Sizing Table:
[11/15 15:55:59   3707s]     
[11/15 15:55:59   3707s]     -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/15 15:55:59   3707s]     Cell               Instance count    Source         Eligible library cells
[11/15 15:55:59   3707s]     -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/15 15:55:59   3707s]     AO22X3MA10TH              1          library set    {AO22X6MA10TH AO22X4MA10TH AO22X3MA10TH AO22X2MA10TH AO22X1P4MA10TH AO22X1MA10TH AO22X0P7MA10TH AO22X0P5MA10TH}
[11/15 15:55:59   3707s]     AOI21X8MA10TH             1          library set    {AOI21X8MA10TH AOI21X6MA10TH AOI21X4MA10TH AOI21X3MA10TH AOI21X2MA10TH AOI21X1P4MA10TH AOI21X1MA10TH AOI21X0P7MA10TH AOI21X0P5MA10TH}
[11/15 15:55:59   3707s]     AOI221X3MA10TH            2          library set    {AOI221X4MA10TH AOI221X3MA10TH AOI221X2MA10TH AOI221X1P4MA10TH AOI221X1MA10TH AOI221X0P7MA10TH AOI221X0P5MA10TH}
[11/15 15:55:59   3707s]     AOI2XB1X8MA10TH           1          library set    {AOI2XB1X8MA10TH AOI2XB1X6MA10TH AOI2XB1X4MA10TH AOI2XB1X3MA10TH AOI2XB1X2MA10TH AOI2XB1X1P4MA10TH AOI2XB1X1MA10TH AOI2XB1X0P7MA10TH AOI2XB1X0P5MA10TH}
[11/15 15:55:59   3707s]     AOI31X0P5MA10TH           4          library set    {AOI31X6MA10TH AOI31X4MA10TH AOI31X3MA10TH AOI31X2MA10TH AOI31X1P4MA10TH AOI31X1MA10TH AOI31X0P7MA10TH AOI31X0P5MA10TH}
[11/15 15:55:59   3707s]     NAND2X0P5AA10TH          14          library set    {NAND2X8BA10TH NAND2X8AA10TH NAND2X6BA10TH NAND2X6AA10TH NAND2X4BA10TH NAND2X4AA10TH NAND2X3BA10TH NAND2X3AA10TH NAND2X2BA10TH NAND2X2AA10TH NAND2X1P4BA10TH NAND2X1P4AA10TH NAND2X1BA10TH NAND2X1AA10TH NAND2X0P7BA10TH NAND2X0P7AA10TH NAND2X0P5BA10TH NAND2X0P5AA10TH}
[11/15 15:55:59   3707s]     NOR2BX0P5MA10TH           4          library set    {NOR2BX8MA10TH NOR2BX6MA10TH NOR2BX4MA10TH NOR2BX3MA10TH NOR2BX2MA10TH NOR2BX1P4MA10TH NOR2BX1MA10TH NOR2BX0P7MA10TH NOR2BX0P5MA10TH}
[11/15 15:55:59   3707s]     OAI21X0P5MA10TH           4          library set    {OAI21X8MA10TH OAI21X6MA10TH OAI21X4MA10TH OAI21X3MA10TH OAI21X2MA10TH OAI21X1P4MA10TH OAI21X1MA10TH OAI21X0P7MA10TH OAI21X0P5MA10TH}
[11/15 15:55:59   3707s]     OAI21X2MA10TH             1          library set    {OAI21X8MA10TH OAI21X6MA10TH OAI21X4MA10TH OAI21X3MA10TH OAI21X2MA10TH OAI21X1P4MA10TH OAI21X1MA10TH OAI21X0P7MA10TH OAI21X0P5MA10TH}
[11/15 15:55:59   3707s]     OAI21X3MA10TH             1          library set    {OAI21X8MA10TH OAI21X6MA10TH OAI21X4MA10TH OAI21X3MA10TH OAI21X2MA10TH OAI21X1P4MA10TH OAI21X1MA10TH OAI21X0P7MA10TH OAI21X0P5MA10TH}
[11/15 15:55:59   3707s]     OAI21X8MA10TH             2          library set    {OAI21X8MA10TH OAI21X6MA10TH OAI21X4MA10TH OAI21X3MA10TH OAI21X2MA10TH OAI21X1P4MA10TH OAI21X1MA10TH OAI21X0P7MA10TH OAI21X0P5MA10TH}
[11/15 15:55:59   3707s]     OAI2XB1X6MA10TH           2          library set    {OAI2XB1X8MA10TH OAI2XB1X6MA10TH OAI2XB1X4MA10TH OAI2XB1X3MA10TH OAI2XB1X2MA10TH OAI2XB1X1P4MA10TH OAI2XB1X1MA10TH OAI2XB1X0P7MA10TH OAI2XB1X0P5MA10TH}
[11/15 15:55:59   3707s]     OR4X0P7MA10TH             2          library set    {OR4X0P7MA10TH OR4X0P5MA10TH}
[11/15 15:55:59   3707s]     XOR2X3MA10TH              1          library set    {XOR2X4MA10TH XOR2X3MA10TH XOR2X2MA10TH XOR2X1P4MA10TH XOR2X1MA10TH XOR2X0P7MA10TH XOR2X0P5MA10TH}
[11/15 15:55:59   3707s]     XOR2X4MA10TH              1          library set    {XOR2X4MA10TH XOR2X3MA10TH XOR2X2MA10TH XOR2X1P4MA10TH XOR2X1MA10TH XOR2X0P7MA10TH XOR2X0P5MA10TH}
[11/15 15:55:59   3707s]     -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/15 15:55:59   3707s]     
[11/15 15:55:59   3707s]     
[11/15 15:55:59   3707s]     Clock tree balancer configuration for skew_group clk_cpu/prelayout_constraint_mode:
[11/15 15:55:59   3707s]       Sources:                     pin core/cg_clk_cpu/CG1/ECK
[11/15 15:55:59   3707s]       Total number of sinks:       3296
[11/15 15:55:59   3707s]       Delay constrained sinks:     1749
[11/15 15:55:59   3707s]       Non-leaf sinks:              0
[11/15 15:55:59   3707s]       Ignore pins:                 69
[11/15 15:55:59   3707s]      Timing corner max_delay_corner:setup.late:
[11/15 15:55:59   3707s]       Skew target:                 0.151ns
[11/15 15:55:59   3707s]     Clock tree balancer configuration for skew_group clk_hfxt/prelayout_constraint_mode:
[11/15 15:55:59   3707s]       Sources:                     pin system0/cg_clk_hfxt/CG1/ECK
[11/15 15:55:59   3707s]       Total number of sinks:       120
[11/15 15:55:59   3707s]       Delay constrained sinks:     112
[11/15 15:55:59   3707s]       Non-leaf sinks:              0
[11/15 15:55:59   3707s]       Ignore pins:                 0
[11/15 15:55:59   3707s]      Timing corner max_delay_corner:setup.late:
[11/15 15:55:59   3707s]       Skew target:                 0.151ns
[11/15 15:55:59   3707s]     Clock tree balancer configuration for skew_group clk_lfxt/prelayout_constraint_mode:
[11/15 15:55:59   3707s]       Sources:                     pin system0/cg_clk_lfxt/CG1/ECK
[11/15 15:55:59   3707s]       Total number of sinks:       116
[11/15 15:55:59   3707s]       Delay constrained sinks:     112
[11/15 15:55:59   3707s]       Non-leaf sinks:              0
[11/15 15:55:59   3707s]       Ignore pins:                 0
[11/15 15:55:59   3707s]      Timing corner max_delay_corner:setup.late:
[11/15 15:55:59   3707s]       Skew target:                 0.151ns
[11/15 15:55:59   3707s]     Clock tree balancer configuration for skew_group clk_sck0/prelayout_constraint_mode:
[11/15 15:55:59   3707s]       Sources:                     pin prt1_in[3]
[11/15 15:55:59   3707s]       Total number of sinks:       73
[11/15 15:55:59   3707s]       Delay constrained sinks:     71
[11/15 15:55:59   3707s]       Non-leaf sinks:              0
[11/15 15:55:59   3707s]       Ignore pins:                 0
[11/15 15:55:59   3707s]      Timing corner max_delay_corner:setup.late:
[11/15 15:55:59   3707s]       Skew target:                 0.151ns
[11/15 15:55:59   3707s]     Clock tree balancer configuration for skew_group clk_sck1/prelayout_constraint_mode:
[11/15 15:55:59   3707s]       Sources:                     pin prt2_in[3]
[11/15 15:55:59   3707s]       Total number of sinks:       73
[11/15 15:55:59   3707s]       Delay constrained sinks:     71
[11/15 15:55:59   3707s]       Non-leaf sinks:              0
[11/15 15:55:59   3707s]       Ignore pins:                 0
[11/15 15:55:59   3707s]      Timing corner max_delay_corner:setup.late:
[11/15 15:55:59   3707s]       Skew target:                 0.151ns
[11/15 15:55:59   3707s]     Clock tree balancer configuration for skew_group mclk/prelayout_constraint_mode:
[11/15 15:55:59   3707s]       Sources:                     pin system0/mclk_div_mux/g399/Y
[11/15 15:55:59   3707s]       Total number of sinks:       3807
[11/15 15:55:59   3707s]       Delay constrained sinks:     2055
[11/15 15:55:59   3707s]       Non-leaf sinks:              0
[11/15 15:55:59   3707s]       Ignore pins:                 103
[11/15 15:55:59   3707s]      Timing corner max_delay_corner:setup.late:
[11/15 15:55:59   3707s]       Skew target:                 0.151ns
[11/15 15:55:59   3707s]     Clock tree balancer configuration for skew_group smclk/prelayout_constraint_mode:
[11/15 15:55:59   3707s]       Sources:                     pin system0/cg_smclk/CG1/ECK
[11/15 15:55:59   3707s]       Total number of sinks:       678
[11/15 15:55:59   3707s]       Delay constrained sinks:     672
[11/15 15:55:59   3707s]       Non-leaf sinks:              0
[11/15 15:55:59   3707s]       Ignore pins:                 0
[11/15 15:55:59   3707s]      Timing corner max_delay_corner:setup.late:
[11/15 15:55:59   3707s]       Skew target:                 0.151ns
[11/15 15:55:59   3707s]     Primary reporting skew groups are:
[11/15 15:55:59   3707s]     skew_group mclk/prelayout_constraint_mode with 3807 clock sinks
[11/15 15:55:59   3707s]     
[11/15 15:55:59   3707s]     Clock DAG stats initial state:
[11/15 15:55:59   3707s]       cell counts      : b=3, i=159, icg=360, nicg=0, l=41, total=563
[11/15 15:55:59   3707s]       cell areas       : b=9.200um^2, i=373.200um^2, icg=2808.000um^2, nicg=0.000um^2, l=196.000um^2, total=3386.400um^2
[11/15 15:55:59   3707s]       hp wire lengths  : top=0.000um, trunk=14111.800um, leaf=17362.980um, total=31474.780um
[11/15 15:55:59   3707s]     Clock DAG library cell distribution initial state {count}:
[11/15 15:55:59   3707s]        Bufs: DLY4X0P5MA10TH: 1 DLY2X0P5MA10TH: 2 
[11/15 15:55:59   3707s]        Invs: INVX16BA10TH: 8 INVX13BA10TH: 3 INVX11BA10TH: 3 INVX9BA10TH: 2 INVX7P5BA10TH: 3 INVX6BA10TH: 4 INVX5BA10TH: 6 INVX4BA10TH: 11 INVX3BA10TH: 13 INVX2BA10TH: 21 INVX1BA10TH: 85 
[11/15 15:55:59   3707s]        ICGs: PREICGX16BA10TH: 1 PREICGX13BA10TH: 1 PREICGX11BA10TH: 3 PREICGX9BA10TH: 2 PREICGX7P5BA10TH: 5 PREICGX6BA10TH: 2 PREICGX5BA10TH: 8 PREICGX4BA10TH: 17 PREICGX3BA10TH: 54 PREICGX2BA10TH: 82 PREICGX1BA10TH: 133 PREICGX0P5BA10TH: 52 
[11/15 15:55:59   3707s]      Logics: AOI2XB1X8MA10TH: 1 AOI21X8MA10TH: 1 OAI21X8MA10TH: 2 OAI2XB1X6MA10TH: 2 AO22X3MA10TH: 1 XOR2X4MA10TH: 1 XOR2X3MA10TH: 1 OAI21X3MA10TH: 1 AOI221X3MA10TH: 2 OAI21X2MA10TH: 1 OR4X0P7MA10TH: 2 NAND2X0P5AA10TH: 14 AOI31X0P5MA10TH: 4 NOR2BX0P5MA10TH: 4 OAI21X0P5MA10TH: 4 
[11/15 15:55:59   3707s]     
[11/15 15:55:59   3707s]     Distribution of half-perimeter wire length by ICG depth:
[11/15 15:55:59   3707s]     
[11/15 15:55:59   3707s]     -----------------------------------------------------------------------------
[11/15 15:55:59   3707s]     Min ICG    Max ICG    Count    HPWL
[11/15 15:55:59   3707s]     Depth      Depth               (um)
[11/15 15:55:59   3707s]     -----------------------------------------------------------------------------
[11/15 15:55:59   3707s]        0          0        453     [min=1, max=540, avg=45, sd=69, total=20225]
[11/15 15:55:59   3707s]        0          1         48     [min=2, max=711, avg=85, sd=142, total=4084]
[11/15 15:55:59   3707s]        0          2         13     [min=3, max=1110, avg=212, sd=321, total=2761]
[11/15 15:55:59   3707s]        0          3         13     [min=1, max=264, avg=41, sd=69, total=530]
[11/15 15:55:59   3707s]        0          4          7     [min=2, max=288, avg=59, sd=103, total=411]
[11/15 15:55:59   3707s]        1          1         10     [min=2, max=375, avg=92, sd=106, total=920]
[11/15 15:55:59   3707s]        1          2         24     [min=2, max=346, avg=107, sd=110, total=2574]
[11/15 15:55:59   3707s]        1          3          1     [min=46, max=46, avg=46, sd=0, total=46]
[11/15 15:55:59   3707s]     -----------------------------------------------------------------------------
[11/15 15:55:59   3707s]     
[11/15 15:55:59   3707s]     Route-type name: leaf_rule; Top/bottom preferred layer name: M3/M2; 
[11/15 15:55:59   3707s]     Non-default rule name: CTS_2W1S; Unshielded; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[11/15 15:55:59   3707s]     
[11/15 15:55:59   3707s]     Layer information for route type leaf_rule:
[11/15 15:55:59   3707s]     
[11/15 15:55:59   3707s]     --------------------------------------------------------------------------------
[11/15 15:55:59   3707s]     Layer    Preferred    Route    Res.          Cap.          RC           Tracks
[11/15 15:55:59   3707s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)    Relative
[11/15 15:55:59   3707s]                                                                             to Layer
[11/15 15:55:59   3707s]     --------------------------------------------------------------------------------
[11/15 15:55:59   3707s]     M1       N            H          1.556         0.248         0.385         1
[11/15 15:55:59   3707s]     M2       Y            V          0.336         0.308         0.103         5
[11/15 15:55:59   3707s]     M3       Y            H          0.336         0.310         0.104         5
[11/15 15:55:59   3707s]     M4       N            V          0.336         0.316         0.106         5
[11/15 15:55:59   3707s]     M5       N            H          0.336         0.320         0.107         5
[11/15 15:55:59   3707s]     M6       N            V          0.336         0.325         0.109         5
[11/15 15:55:59   3707s]     M7       N            H          1.327         0.236         0.313         1
[11/15 15:55:59   3707s]     M8       N            V          0.053         0.370         0.020         7
[11/15 15:55:59   3707s]     --------------------------------------------------------------------------------
[11/15 15:55:59   3707s]     
[11/15 15:55:59   3707s]     Route-type name: top_rule; Top/bottom preferred layer name: M6/M5; 
[11/15 15:55:59   3707s]     Non-default rule name: CTS_2W2S; Shielded - shield side: Two Side; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[11/15 15:55:59   3707s]     
[11/15 15:55:59   3707s]     Layer information for route type top_rule:
[11/15 15:55:59   3707s]     
[11/15 15:55:59   3707s]     --------------------------------------------------------------------------------
[11/15 15:55:59   3707s]     Layer    Preferred    Route    Res.          Cap.          RC           Tracks
[11/15 15:55:59   3707s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)    Relative
[11/15 15:55:59   3707s]                                                                             to Layer
[11/15 15:55:59   3707s]     --------------------------------------------------------------------------------
[11/15 15:55:59   3707s]     M1       N            H          1.556         0.236         0.367         3
[11/15 15:55:59   3707s]     M2       N            V          0.336         0.283         0.095         9
[11/15 15:55:59   3707s]     M3       N            H          0.336         0.284         0.095         9
[11/15 15:55:59   3707s]     M4       N            V          0.336         0.289         0.097         9
[11/15 15:55:59   3707s]     M5       Y            H          0.336         0.293         0.098         9
[11/15 15:55:59   3707s]     M6       Y            V          0.336         0.301         0.101         9
[11/15 15:55:59   3707s]     M7       N            H          1.327         0.236         0.313         3
[11/15 15:55:59   3707s]     M8       N            V          0.053         0.370         0.020         9
[11/15 15:55:59   3707s]     --------------------------------------------------------------------------------
[11/15 15:55:59   3707s]     
[11/15 15:55:59   3707s]     Route-type name: trunk_rule; Top/bottom preferred layer name: M4/M3; 
[11/15 15:55:59   3707s]     Non-default rule name: CTS_2W2S; Shielded - shield side: Two Side; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[11/15 15:55:59   3707s]     
[11/15 15:55:59   3707s]     Layer information for route type trunk_rule:
[11/15 15:55:59   3707s]     
[11/15 15:55:59   3707s]     --------------------------------------------------------------------------------
[11/15 15:55:59   3707s]     Layer    Preferred    Route    Res.          Cap.          RC           Tracks
[11/15 15:55:59   3707s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)    Relative
[11/15 15:55:59   3707s]                                                                             to Layer
[11/15 15:55:59   3707s]     --------------------------------------------------------------------------------
[11/15 15:55:59   3707s]     M1       N            H          1.556         0.236         0.367         3
[11/15 15:55:59   3707s]     M2       N            V          0.336         0.283         0.095         9
[11/15 15:55:59   3707s]     M3       Y            H          0.336         0.284         0.095         9
[11/15 15:55:59   3707s]     M4       Y            V          0.336         0.289         0.097         9
[11/15 15:55:59   3707s]     M5       N            H          0.336         0.293         0.098         9
[11/15 15:55:59   3707s]     M6       N            V          0.336         0.301         0.101         9
[11/15 15:55:59   3707s]     M7       N            H          1.327         0.236         0.313         3
[11/15 15:55:59   3707s]     M8       N            V          0.053         0.370         0.020         9
[11/15 15:55:59   3707s]     --------------------------------------------------------------------------------
[11/15 15:55:59   3707s]     
[11/15 15:55:59   3707s]     
[11/15 15:55:59   3707s]     Via selection for estimated routes (rule CTS_2W1S):
[11/15 15:55:59   3707s]     
[11/15 15:55:59   3707s]     -------------------------------------------------------------------------------
[11/15 15:55:59   3707s]     Layer    Via Cell                       Res.     Cap.     RC       Top of Stack
[11/15 15:55:59   3707s]     Range                                   (Ohm)    (fF)     (fs)     Only
[11/15 15:55:59   3707s]     -------------------------------------------------------------------------------
[11/15 15:55:59   3707s]     M1-M2    CTS_2W1S_via1Array_2x1_HV_C    0.750    0.065    0.049    false
[11/15 15:55:59   3707s]     M2-M3    CTS_2W1S_via2Array_1x2_HH_C    0.750    0.094    0.070    false
[11/15 15:55:59   3707s]     M3-M4    CTS_2W1S_via3Array_2x1_VV_C    0.750    0.094    0.070    false
[11/15 15:55:59   3707s]     M4-M5    CTS_2W1S_via4Array_1x2_HH_C    0.750    0.095    0.071    false
[11/15 15:55:59   3707s]     M5-M6    CTS_2W1S_via5Array_2x1_VV_C    0.750    0.095    0.071    false
[11/15 15:55:59   3707s]     M6-M7    CTS_2W1S_via6Array_2x1_VH_C    0.750    0.064    0.048    false
[11/15 15:55:59   3707s]     M7-M8    VIA7_X                         0.220    0.072    0.016    false
[11/15 15:55:59   3707s]     -------------------------------------------------------------------------------
[11/15 15:55:59   3707s]     
[11/15 15:55:59   3707s]     Via selection for estimated routes (rule CTS_2W2S):
[11/15 15:55:59   3707s]     
[11/15 15:55:59   3707s]     -------------------------------------------------------------------------------
[11/15 15:55:59   3707s]     Layer    Via Cell                       Res.     Cap.     RC       Top of Stack
[11/15 15:55:59   3707s]     Range                                   (Ohm)    (fF)     (fs)     Only
[11/15 15:55:59   3707s]     -------------------------------------------------------------------------------
[11/15 15:55:59   3707s]     M1-M2    CTS_2W2S_via1Array_2x1_HV_C    0.750    0.065    0.049    false
[11/15 15:55:59   3707s]     M2-M3    CTS_2W2S_via2Array_1x2_HH_C    0.750    0.094    0.070    false
[11/15 15:55:59   3707s]     M3-M4    CTS_2W2S_via3Array_2x1_VV_C    0.750    0.094    0.070    false
[11/15 15:55:59   3707s]     M4-M5    CTS_2W2S_via4Array_1x2_HH_C    0.750    0.095    0.071    false
[11/15 15:55:59   3707s]     M5-M6    CTS_2W2S_via5Array_2x1_VV_C    0.750    0.095    0.071    false
[11/15 15:55:59   3707s]     M6-M7    CTS_2W2S_via6Array_2x1_VH_C    0.750    0.064    0.048    false
[11/15 15:55:59   3707s]     M7-M8    VIA7_X                         0.220    0.072    0.016    false
[11/15 15:55:59   3707s]     -------------------------------------------------------------------------------
[11/15 15:55:59   3707s]     
[11/15 15:55:59   3707s]     Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
[11/15 15:55:59   3707s]     No ideal or dont_touch nets found in the clock tree
[11/15 15:55:59   3707s]     No dont_touch hnets found in the clock tree
[11/15 15:55:59   3707s]     
[11/15 15:55:59   3707s]     Filtering reasons for cell type: buffer
[11/15 15:55:59   3707s]     =======================================
[11/15 15:55:59   3707s]     
[11/15 15:55:59   3707s]     --------------------------------------------------------------------------------------------------------------------------
[11/15 15:55:59   3707s]     Clock trees    Power domain    Reason              Library cells
[11/15 15:55:59   3707s]     --------------------------------------------------------------------------------------------------------------------------
[11/15 15:55:59   3707s]     all            auto-default    Library trimming    { BUFX0P8BA10TH BUFX1P2BA10TH BUFX1P4BA10TH BUFX1P7BA10TH BUFX2P5BA10TH
[11/15 15:55:59   3707s]                                                          BUFX3P5BA10TH }
[11/15 15:55:59   3707s]     --------------------------------------------------------------------------------------------------------------------------
[11/15 15:55:59   3707s]     
[11/15 15:55:59   3707s]     Filtering reasons for cell type: inverter
[11/15 15:55:59   3707s]     =========================================
[11/15 15:55:59   3707s]     
[11/15 15:55:59   3707s]     --------------------------------------------------------------------------------------------------------------------------
[11/15 15:55:59   3707s]     Clock trees    Power domain    Reason              Library cells
[11/15 15:55:59   3707s]     --------------------------------------------------------------------------------------------------------------------------
[11/15 15:55:59   3707s]     all            auto-default    Library trimming    { INVX0P5BA10TH INVX0P6BA10TH INVX0P7BA10TH INVX0P8BA10TH INVX1P2BA10TH
[11/15 15:55:59   3707s]                                                          INVX1P4BA10TH INVX1P7BA10TH INVX2P5BA10TH INVX3P5BA10TH }
[11/15 15:55:59   3707s]     --------------------------------------------------------------------------------------------------------------------------
[11/15 15:55:59   3707s]     
[11/15 15:55:59   3707s]     
[11/15 15:55:59   3707s]     Validating CTS configuration done. (took cpu=0:00:03.9 real=0:00:03.9)
[11/15 15:55:59   3707s]     CCOpt configuration status: all checks passed.
[11/15 15:55:59   3707s]   Reconstructing clock tree datastructures, skew aware done.
[11/15 15:55:59   3707s] Initializing clock structures done.
[11/15 15:55:59   3707s] PRO...
[11/15 15:55:59   3707s]   PRO active optimizations:
[11/15 15:55:59   3707s]    - DRV fixing with cell sizing
[11/15 15:55:59   3707s]   
[11/15 15:55:59   3707s]   Detected clock skew data from CTS
[11/15 15:55:59   3707s]   Clock tree timing engine global stage delay update for max_delay_corner:setup.late...
[11/15 15:55:59   3707s]   Clock tree timing engine global stage delay update for max_delay_corner:setup.late done. (took cpu=0:00:00.2 real=0:00:00.0)
[11/15 15:55:59   3707s]   Clock DAG stats PRO initial state:
[11/15 15:55:59   3707s]     cell counts      : b=3, i=159, icg=360, nicg=0, l=41, total=563
[11/15 15:55:59   3707s]     cell areas       : b=9.200um^2, i=373.200um^2, icg=2808.000um^2, nicg=0.000um^2, l=196.000um^2, total=3386.400um^2
[11/15 15:55:59   3707s]     cell capacitance : b=0.004pF, i=0.801pF, icg=1.128pF, nicg=0.000pF, l=0.130pF, total=2.063pF
[11/15 15:55:59   3707s]     sink capacitance : count=4550, total=7.811pF, avg=0.002pF, sd=0.022pF, min=0.000pF, max=0.600pF
[11/15 15:55:59   3707s]     wire capacitance : top=0.000pF, trunk=2.985pF, leaf=6.469pF, total=9.454pF
[11/15 15:55:59   3707s]     wire lengths     : top=0.000um, trunk=16434.320um, leaf=28611.840um, total=45046.160um
[11/15 15:55:59   3707s]     hp wire lengths  : top=0.000um, trunk=14111.800um, leaf=17362.980um, total=31474.780um
[11/15 15:55:59   3707s]   Clock DAG net violations PRO initial state:
[11/15 15:55:59   3707s]     Remaining Transition : {count=3, worst=[0.039ns, 0.034ns, 0.014ns]} avg=0.029ns sd=0.013ns sum=0.088ns
[11/15 15:55:59   3707s]   Clock DAG primary half-corner transition distribution PRO initial state:
[11/15 15:55:59   3707s]     Trunk : target=0.400ns count=206 avg=0.095ns sd=0.060ns min=0.028ns max=0.414ns {200 <= 0.240ns, 4 <= 0.320ns, 1 <= 0.360ns, 0 <= 0.380ns, 0 <= 0.400ns} {1 <= 0.420ns, 0 <= 0.440ns, 0 <= 0.480ns, 0 <= 0.600ns, 0 > 0.600ns}
[11/15 15:55:59   3707s]     Leaf  : target=0.400ns count=363 avg=0.167ns sd=0.080ns min=0.022ns max=0.439ns {294 <= 0.240ns, 46 <= 0.320ns, 19 <= 0.360ns, 2 <= 0.380ns, 0 <= 0.400ns} {0 <= 0.420ns, 2 <= 0.440ns, 0 <= 0.480ns, 0 <= 0.600ns, 0 > 0.600ns}
[11/15 15:55:59   3707s]   Clock DAG library cell distribution PRO initial state {count}:
[11/15 15:55:59   3707s]      Bufs: DLY4X0P5MA10TH: 1 DLY2X0P5MA10TH: 2 
[11/15 15:55:59   3707s]      Invs: INVX16BA10TH: 8 INVX13BA10TH: 3 INVX11BA10TH: 3 INVX9BA10TH: 2 INVX7P5BA10TH: 3 INVX6BA10TH: 4 INVX5BA10TH: 6 INVX4BA10TH: 11 INVX3BA10TH: 13 INVX2BA10TH: 21 INVX1BA10TH: 85 
[11/15 15:55:59   3707s]      ICGs: PREICGX16BA10TH: 1 PREICGX13BA10TH: 1 PREICGX11BA10TH: 3 PREICGX9BA10TH: 2 PREICGX7P5BA10TH: 5 PREICGX6BA10TH: 2 PREICGX5BA10TH: 8 PREICGX4BA10TH: 17 PREICGX3BA10TH: 54 PREICGX2BA10TH: 82 PREICGX1BA10TH: 133 PREICGX0P5BA10TH: 52 
[11/15 15:55:59   3707s]    Logics: AOI2XB1X8MA10TH: 1 AOI21X8MA10TH: 1 OAI21X8MA10TH: 2 OAI2XB1X6MA10TH: 2 AO22X3MA10TH: 1 XOR2X4MA10TH: 1 XOR2X3MA10TH: 1 OAI21X3MA10TH: 1 AOI221X3MA10TH: 2 OAI21X2MA10TH: 1 OR4X0P7MA10TH: 2 NAND2X0P5AA10TH: 14 AOI31X0P5MA10TH: 4 NOR2BX0P5MA10TH: 4 OAI21X0P5MA10TH: 4 
[11/15 15:55:59   3707s]   Primary reporting skew groups PRO initial state:
[11/15 15:55:59   3707s]     skew_group default.mclk/prelayout_constraint_mode: unconstrained
[11/15 15:55:59   3707s]         min path sink: core/cg_insret/CG1/CK
[11/15 15:55:59   3707s]         max path sink: core/datapath_inst/rf/registers_reg[30][27]/CK
[11/15 15:55:59   3707s]   Skew group summary PRO initial state:
[11/15 15:55:59   3707s]     skew_group clk_cpu/prelayout_constraint_mode: insertion delay [min=0.370, max=0.551, avg=0.508, sd=0.020], skew [0.181 vs 0.154*], 99.7% {0.452, 0.551} (wid=0.033 ws=0.029) (gid=0.545 gs=0.188)
[11/15 15:55:59   3707s]     skew_group clk_hfxt/prelayout_constraint_mode: insertion delay [min=0.674, max=0.807, avg=0.791, sd=0.033], skew [0.133 vs 0.154], 100% {0.674, 0.807} (wid=0.008 ws=0.008) (gid=0.799 gs=0.126)
[11/15 15:55:59   3707s]     skew_group clk_lfxt/prelayout_constraint_mode: insertion delay [min=0.663, max=0.821, avg=0.805, sd=0.038], skew [0.158 vs 0.154*], 94.6% {0.706, 0.821} (wid=0.008 ws=0.006) (gid=0.815 gs=0.154)
[11/15 15:55:59   3707s]     skew_group clk_sck0/prelayout_constraint_mode: insertion delay [min=0.427, max=0.434, avg=0.429, sd=0.002], skew [0.007 vs 0.154], 100% {0.427, 0.434} (wid=0.013 ws=0.004) (gid=0.424 gs=0.007)
[11/15 15:55:59   3707s]     skew_group clk_sck1/prelayout_constraint_mode: insertion delay [min=0.357, max=0.360, avg=0.358, sd=0.001], skew [0.003 vs 0.154], 100% {0.357, 0.360} (wid=0.007 ws=0.001) (gid=0.353 gs=0.003)
[11/15 15:55:59   3707s]     skew_group mclk/prelayout_constraint_mode: insertion delay [min=0.781, max=0.955, avg=0.907, sd=0.023], skew [0.174 vs 0.154*], 99.4% {0.805, 0.955} (wid=0.016 ws=0.014) (gid=0.941 gs=0.170)
[11/15 15:55:59   3707s]     skew_group smclk/prelayout_constraint_mode: insertion delay [min=0.679, max=0.858, avg=0.809, sd=0.036], skew [0.179 vs 0.154*], 96.9% {0.708, 0.858} (wid=0.008 ws=0.007) (gid=0.851 gs=0.175)
[11/15 15:55:59   3707s]   Recomputing CTS skew targets...
[11/15 15:55:59   3707s]   Resolving skew group constraints...
[11/15 15:55:59   3707s]     Solving LP: 7 skew groups; 35 fragments, 71 fraglets and 71 vertices; 479 variables and 1462 constraints; tolerance 1
[11/15 15:55:59   3707s]   Resolving skew group constraints done.
[11/15 15:55:59   3707s]   Recomputing CTS skew targets done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/15 15:55:59   3707s]   PRO Fixing DRVs...
[11/15 15:55:59   3707s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[11/15 15:55:59   3708s]     CCOpt-PRO: considered: 569, tested: 569, violation detected: 3, violation ignored (due to small violation): 0, cannot run: 0, attempted: 3, unsuccessful: 0, sized: 3
[11/15 15:55:59   3708s]     
[11/15 15:55:59   3708s]     PRO Statistics: Fix DRVs (cell sizing):
[11/15 15:55:59   3708s]     =======================================
[11/15 15:55:59   3708s]     
[11/15 15:55:59   3708s]     Cell changes by Net Type:
[11/15 15:55:59   3708s]     
[11/15 15:55:59   3708s]     ----------------------------------------------------------------------------------------------------------------------------
[11/15 15:55:59   3708s]     Net Type    Attempted            Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
[11/15 15:55:59   3708s]     ----------------------------------------------------------------------------------------------------------------------------
[11/15 15:55:59   3708s]     top                0                    0                    0            0                    0                    0
[11/15 15:55:59   3708s]     trunk              1 [33.3%]            1 (100.0%)           0            0                    1 (100.0%)           0 (0.0%)
[11/15 15:55:59   3708s]     leaf               2 [66.7%]            2 (100.0%)           0            0                    2 (100.0%)           0 (0.0%)
[11/15 15:55:59   3708s]     ----------------------------------------------------------------------------------------------------------------------------
[11/15 15:55:59   3708s]     Total              3 [100.0%]           3 (100.0%)           0            0                    3 (100.0%)           0 (0.0%)
[11/15 15:55:59   3708s]     ----------------------------------------------------------------------------------------------------------------------------
[11/15 15:55:59   3708s]     
[11/15 15:55:59   3708s]     Upsized: 3, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 2.000um^2 (0.059%)
[11/15 15:55:59   3708s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[11/15 15:55:59   3708s]     
[11/15 15:55:59   3708s]     Clock DAG stats after 'PRO Fixing DRVs':
[11/15 15:55:59   3708s]       cell counts      : b=3, i=159, icg=360, nicg=0, l=41, total=563
[11/15 15:55:59   3708s]       cell areas       : b=9.200um^2, i=375.200um^2, icg=2808.000um^2, nicg=0.000um^2, l=196.000um^2, total=3388.400um^2
[11/15 15:55:59   3708s]       cell capacitance : b=0.004pF, i=0.806pF, icg=1.128pF, nicg=0.000pF, l=0.130pF, total=2.068pF
[11/15 15:55:59   3708s]       sink capacitance : count=4550, total=7.811pF, avg=0.002pF, sd=0.022pF, min=0.000pF, max=0.600pF
[11/15 15:55:59   3708s]       wire capacitance : top=0.000pF, trunk=2.985pF, leaf=6.469pF, total=9.454pF
[11/15 15:55:59   3708s]       wire lengths     : top=0.000um, trunk=16434.320um, leaf=28611.840um, total=45046.160um
[11/15 15:55:59   3708s]       hp wire lengths  : top=0.000um, trunk=14111.800um, leaf=17362.980um, total=31474.780um
[11/15 15:55:59   3708s]     Clock DAG net violations after 'PRO Fixing DRVs': none
[11/15 15:55:59   3708s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[11/15 15:55:59   3708s]       Trunk : target=0.400ns count=206 avg=0.095ns sd=0.057ns min=0.028ns max=0.356ns {200 <= 0.240ns, 5 <= 0.320ns, 1 <= 0.360ns, 0 <= 0.380ns, 0 <= 0.400ns}
[11/15 15:55:59   3708s]       Leaf  : target=0.400ns count=363 avg=0.166ns sd=0.078ns min=0.022ns max=0.363ns {294 <= 0.240ns, 47 <= 0.320ns, 20 <= 0.360ns, 2 <= 0.380ns, 0 <= 0.400ns}
[11/15 15:55:59   3708s]     Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
[11/15 15:55:59   3708s]        Bufs: DLY4X0P5MA10TH: 1 DLY2X0P5MA10TH: 2 
[11/15 15:55:59   3708s]        Invs: INVX16BA10TH: 8 INVX13BA10TH: 3 INVX11BA10TH: 3 INVX9BA10TH: 2 INVX7P5BA10TH: 3 INVX6BA10TH: 4 INVX5BA10TH: 6 INVX4BA10TH: 12 INVX3BA10TH: 14 INVX2BA10TH: 19 INVX1BA10TH: 85 
[11/15 15:55:59   3708s]        ICGs: PREICGX16BA10TH: 1 PREICGX13BA10TH: 1 PREICGX11BA10TH: 3 PREICGX9BA10TH: 2 PREICGX7P5BA10TH: 5 PREICGX6BA10TH: 2 PREICGX5BA10TH: 8 PREICGX4BA10TH: 17 PREICGX3BA10TH: 54 PREICGX2BA10TH: 82 PREICGX1BA10TH: 133 PREICGX0P5BA10TH: 52 
[11/15 15:55:59   3708s]      Logics: AOI2XB1X8MA10TH: 1 AOI21X8MA10TH: 1 OAI21X8MA10TH: 2 OAI2XB1X6MA10TH: 2 AO22X3MA10TH: 1 XOR2X4MA10TH: 1 XOR2X3MA10TH: 1 OAI21X3MA10TH: 1 AOI221X3MA10TH: 2 OAI21X2MA10TH: 1 OR4X0P7MA10TH: 2 NAND2X0P5AA10TH: 14 AOI31X0P5MA10TH: 4 NOR2BX0P5MA10TH: 4 OAI21X0P5MA10TH: 4 
[11/15 15:55:59   3708s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[11/15 15:55:59   3708s]       skew_group default.mclk/prelayout_constraint_mode: unconstrained
[11/15 15:55:59   3708s]           min path sink: core/repeat_if_reg/CK
[11/15 15:55:59   3708s]           max path sink: core/datapath_inst/rf/registers_reg[30][27]/CK
[11/15 15:55:59   3708s]     Skew group summary after 'PRO Fixing DRVs':
[11/15 15:55:59   3708s]       skew_group clk_cpu/prelayout_constraint_mode: insertion delay [min=0.370, max=0.551, avg=0.508, sd=0.020], skew [0.181 vs 0.151*], 99.7% {0.452, 0.551} (wid=0.033 ws=0.029) (gid=0.545 gs=0.188)
[11/15 15:55:59   3708s]       skew_group clk_hfxt/prelayout_constraint_mode: insertion delay [min=0.674, max=0.807, avg=0.791, sd=0.033], skew [0.133 vs 0.151], 100% {0.674, 0.807} (wid=0.008 ws=0.008) (gid=0.799 gs=0.126)
[11/15 15:55:59   3708s]       skew_group clk_lfxt/prelayout_constraint_mode: insertion delay [min=0.663, max=0.821, avg=0.805, sd=0.038], skew [0.158 vs 0.151*], 94.6% {0.706, 0.821} (wid=0.008 ws=0.006) (gid=0.815 gs=0.154)
[11/15 15:55:59   3708s]       skew_group clk_sck0/prelayout_constraint_mode: insertion delay [min=0.427, max=0.434, avg=0.429, sd=0.002], skew [0.007 vs 0.151], 100% {0.427, 0.434} (wid=0.013 ws=0.004) (gid=0.424 gs=0.007)
[11/15 15:55:59   3708s]       skew_group clk_sck1/prelayout_constraint_mode: insertion delay [min=0.357, max=0.360, avg=0.358, sd=0.001], skew [0.003 vs 0.151], 100% {0.357, 0.360} (wid=0.007 ws=0.001) (gid=0.353 gs=0.003)
[11/15 15:55:59   3708s]       skew_group mclk/prelayout_constraint_mode: insertion delay [min=0.750, max=0.955, avg=0.907, sd=0.025], skew [0.205 vs 0.151*], 99% {0.817, 0.955} (wid=0.016 ws=0.014) (gid=0.941 gs=0.195)
[11/15 15:55:59   3708s]       skew_group smclk/prelayout_constraint_mode: insertion delay [min=0.679, max=0.850, avg=0.808, sd=0.036], skew [0.171 vs 0.151*], 96.9% {0.708, 0.850} (wid=0.008 ws=0.007) (gid=0.847 gs=0.171)
[11/15 15:55:59   3708s]     Legalizer API calls during this step: 29 succeeded with high effort: 29 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/15 15:55:59   3708s]   PRO Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/15 15:55:59   3708s]   
[11/15 15:55:59   3708s]   Slew Diagnostics: After DRV fixing
[11/15 15:55:59   3708s]   ==================================
[11/15 15:55:59   3708s]   
[11/15 15:55:59   3708s]   Global Causes:
[11/15 15:55:59   3708s]   
[11/15 15:55:59   3708s]   -------------------------------------
[11/15 15:55:59   3708s]   Cause
[11/15 15:55:59   3708s]   -------------------------------------
[11/15 15:55:59   3708s]   DRV fixing with buffering is disabled
[11/15 15:55:59   3708s]   -------------------------------------
[11/15 15:55:59   3708s]   
[11/15 15:55:59   3708s]   Top 5 overslews:
[11/15 15:55:59   3708s]   
[11/15 15:55:59   3708s]   ---------------------------------
[11/15 15:55:59   3708s]   Overslew    Causes    Driving Pin
[11/15 15:55:59   3708s]   ---------------------------------
[11/15 15:55:59   3708s]     (empty table)
[11/15 15:55:59   3708s]   ---------------------------------
[11/15 15:55:59   3708s]   
[11/15 15:55:59   3708s]   Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[11/15 15:55:59   3708s]   
[11/15 15:55:59   3708s]   -------------------
[11/15 15:55:59   3708s]   Cause    Occurences
[11/15 15:55:59   3708s]   -------------------
[11/15 15:55:59   3708s]     (empty table)
[11/15 15:55:59   3708s]   -------------------
[11/15 15:55:59   3708s]   
[11/15 15:55:59   3708s]   Violation diagnostics counts from the 0 nodes that have violations:
[11/15 15:55:59   3708s]   
[11/15 15:55:59   3708s]   -------------------
[11/15 15:55:59   3708s]   Cause    Occurences
[11/15 15:55:59   3708s]   -------------------
[11/15 15:55:59   3708s]     (empty table)
[11/15 15:55:59   3708s]   -------------------
[11/15 15:55:59   3708s]   
[11/15 15:55:59   3708s]   Reconnecting optimized routes...
[11/15 15:55:59   3708s]   Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/15 15:55:59   3708s]   Set dirty flag on 3 instances, 6 nets
[11/15 15:55:59   3708s]   Clock tree timing engine global stage delay update for max_delay_corner:setup.late...
[11/15 15:55:59   3708s] End AAE Lib Interpolated Model. (MEM=6655.6 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 15:56:00   3708s]   Clock tree timing engine global stage delay update for max_delay_corner:setup.late done. (took cpu=0:00:00.2 real=0:00:00.0)
[11/15 15:56:00   3708s]   Clock DAG stats PRO final:
[11/15 15:56:00   3708s]     cell counts      : b=3, i=159, icg=360, nicg=0, l=41, total=563
[11/15 15:56:00   3708s]     cell areas       : b=9.200um^2, i=375.200um^2, icg=2808.000um^2, nicg=0.000um^2, l=196.000um^2, total=3388.400um^2
[11/15 15:56:00   3708s]     cell capacitance : b=0.004pF, i=0.806pF, icg=1.128pF, nicg=0.000pF, l=0.130pF, total=2.068pF
[11/15 15:56:00   3708s]     sink capacitance : count=4550, total=7.811pF, avg=0.002pF, sd=0.022pF, min=0.000pF, max=0.600pF
[11/15 15:56:00   3708s]     wire capacitance : top=0.000pF, trunk=2.985pF, leaf=6.469pF, total=9.454pF
[11/15 15:56:00   3708s]     wire lengths     : top=0.000um, trunk=16434.320um, leaf=28611.840um, total=45046.160um
[11/15 15:56:00   3708s]     hp wire lengths  : top=0.000um, trunk=14111.800um, leaf=17362.980um, total=31474.780um
[11/15 15:56:00   3708s]   Clock DAG net violations PRO final: none
[11/15 15:56:00   3708s]   Clock DAG primary half-corner transition distribution PRO final:
[11/15 15:56:00   3708s]     Trunk : target=0.400ns count=206 avg=0.095ns sd=0.057ns min=0.028ns max=0.356ns {200 <= 0.240ns, 5 <= 0.320ns, 1 <= 0.360ns, 0 <= 0.380ns, 0 <= 0.400ns}
[11/15 15:56:00   3708s]     Leaf  : target=0.400ns count=363 avg=0.166ns sd=0.078ns min=0.022ns max=0.363ns {294 <= 0.240ns, 47 <= 0.320ns, 20 <= 0.360ns, 2 <= 0.380ns, 0 <= 0.400ns}
[11/15 15:56:00   3708s]   Clock DAG library cell distribution PRO final {count}:
[11/15 15:56:00   3708s]      Bufs: DLY4X0P5MA10TH: 1 DLY2X0P5MA10TH: 2 
[11/15 15:56:00   3708s]      Invs: INVX16BA10TH: 8 INVX13BA10TH: 3 INVX11BA10TH: 3 INVX9BA10TH: 2 INVX7P5BA10TH: 3 INVX6BA10TH: 4 INVX5BA10TH: 6 INVX4BA10TH: 12 INVX3BA10TH: 14 INVX2BA10TH: 19 INVX1BA10TH: 85 
[11/15 15:56:00   3708s]      ICGs: PREICGX16BA10TH: 1 PREICGX13BA10TH: 1 PREICGX11BA10TH: 3 PREICGX9BA10TH: 2 PREICGX7P5BA10TH: 5 PREICGX6BA10TH: 2 PREICGX5BA10TH: 8 PREICGX4BA10TH: 17 PREICGX3BA10TH: 54 PREICGX2BA10TH: 82 PREICGX1BA10TH: 133 PREICGX0P5BA10TH: 52 
[11/15 15:56:00   3708s]    Logics: AOI2XB1X8MA10TH: 1 AOI21X8MA10TH: 1 OAI21X8MA10TH: 2 OAI2XB1X6MA10TH: 2 AO22X3MA10TH: 1 XOR2X4MA10TH: 1 XOR2X3MA10TH: 1 OAI21X3MA10TH: 1 AOI221X3MA10TH: 2 OAI21X2MA10TH: 1 OR4X0P7MA10TH: 2 NAND2X0P5AA10TH: 14 AOI31X0P5MA10TH: 4 NOR2BX0P5MA10TH: 4 OAI21X0P5MA10TH: 4 
[11/15 15:56:00   3708s]   Primary reporting skew groups PRO final:
[11/15 15:56:00   3708s]     skew_group default.mclk/prelayout_constraint_mode: unconstrained
[11/15 15:56:00   3708s]         min path sink: core/repeat_if_reg/CK
[11/15 15:56:00   3708s]         max path sink: core/datapath_inst/rf/registers_reg[30][27]/CK
[11/15 15:56:00   3708s]   Skew group summary PRO final:
[11/15 15:56:00   3708s]     skew_group clk_cpu/prelayout_constraint_mode: insertion delay [min=0.370, max=0.551, avg=0.508, sd=0.020], skew [0.181 vs 0.151*], 99.7% {0.452, 0.551} (wid=0.033 ws=0.029) (gid=0.545 gs=0.188)
[11/15 15:56:00   3708s]     skew_group clk_hfxt/prelayout_constraint_mode: insertion delay [min=0.674, max=0.807, avg=0.791, sd=0.033], skew [0.133 vs 0.151], 100% {0.674, 0.807} (wid=0.008 ws=0.008) (gid=0.799 gs=0.126)
[11/15 15:56:00   3708s]     skew_group clk_lfxt/prelayout_constraint_mode: insertion delay [min=0.663, max=0.821, avg=0.805, sd=0.038], skew [0.158 vs 0.151*], 94.6% {0.706, 0.821} (wid=0.008 ws=0.006) (gid=0.815 gs=0.154)
[11/15 15:56:00   3708s]     skew_group clk_sck0/prelayout_constraint_mode: insertion delay [min=0.427, max=0.434, avg=0.429, sd=0.002], skew [0.007 vs 0.151], 100% {0.427, 0.434} (wid=0.013 ws=0.004) (gid=0.424 gs=0.007)
[11/15 15:56:00   3708s]     skew_group clk_sck1/prelayout_constraint_mode: insertion delay [min=0.357, max=0.360, avg=0.358, sd=0.001], skew [0.003 vs 0.151], 100% {0.357, 0.360} (wid=0.007 ws=0.001) (gid=0.353 gs=0.003)
[11/15 15:56:00   3708s]     skew_group mclk/prelayout_constraint_mode: insertion delay [min=0.750, max=0.955, avg=0.907, sd=0.025], skew [0.205 vs 0.151*], 99% {0.817, 0.955} (wid=0.016 ws=0.014) (gid=0.941 gs=0.195)
[11/15 15:56:00   3708s]     skew_group smclk/prelayout_constraint_mode: insertion delay [min=0.679, max=0.850, avg=0.808, sd=0.036], skew [0.171 vs 0.151*], 96.9% {0.708, 0.850} (wid=0.008 ws=0.007) (gid=0.847 gs=0.171)
[11/15 15:56:00   3708s] PRO done.
[11/15 15:56:00   3708s] Restoring CTS place status for unmodified clock tree cells and sinks.
[11/15 15:56:00   3708s] numClockCells = 577, numClockCellsFixed = 0, numClockCellsRestored = 560, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[11/15 15:56:00   3708s] Net route status summary:
[11/15 15:56:00   3708s]   Clock:       569 (unrouted=0, trialRouted=0, noStatus=0, routed=569, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/15 15:56:00   3708s]   Non-clock: 33200 (unrouted=1931, trialRouted=0, noStatus=0, routed=31269, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1931, (crossesIlmBoundary AND tooFewTerms=0)])
[11/15 15:56:00   3708s] Updating delays...
[11/15 15:56:00   3709s] Updating delays done.
[11/15 15:56:00   3709s] PRO done. (took cpu=0:00:06.3 real=0:00:05.3)
[11/15 15:56:00   3709s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:6997.4M
[11/15 15:56:00   3709s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.203, REAL:0.047, MEM:6998.8M
[11/15 15:56:01   3713s] skipped the cell partition in DRV
[11/15 15:56:01   3713s] Using only new drv cell pruning
[11/15 15:56:01   3713s] **INFO: Start fixing DRV (Mem = 6322.85M) ...
[11/15 15:56:01   3713s] Begin: GigaOpt DRV Optimization
[11/15 15:56:01   3713s] Glitch fixing enabled
[11/15 15:56:01   3713s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 8  -glitch
[11/15 15:56:01   3713s] *** DrvOpt #9 [begin] : totSession cpu/real = 1:01:53.4/0:19:00.8 (3.3), mem = 6322.8M
[11/15 15:56:01   3713s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[11/15 15:56:01   3713s] Info: 547 clock nets excluded from IPO operation.
[11/15 15:56:01   3713s] End AAE Lib Interpolated Model. (MEM=6322.85 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 15:56:01   3713s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.89100.24
[11/15 15:56:01   3713s]              0V	    VSS
[11/15 15:56:01   3713s]            0.9V	    VDD
[11/15 15:56:03   3715s] Processing average sequential pin duty cycle 
[11/15 15:56:03   3715s] Creating Cell Server ...(0, 0, 0, 0)
[11/15 15:56:03   3715s] Summary for sequential cells identification: 
[11/15 15:56:03   3715s]   Identified SBFF number: 148
[11/15 15:56:03   3715s]   Identified MBFF number: 0
[11/15 15:56:03   3715s]   Identified SB Latch number: 0
[11/15 15:56:03   3715s]   Identified MB Latch number: 0
[11/15 15:56:03   3715s]   Not identified SBFF number: 0
[11/15 15:56:03   3715s]   Not identified MBFF number: 0
[11/15 15:56:03   3715s]   Not identified SB Latch number: 0
[11/15 15:56:03   3715s]   Not identified MB Latch number: 0
[11/15 15:56:03   3715s]   Number of sequential cells which are not FFs: 106
[11/15 15:56:03   3715s]  Visiting view : setup_analysis_view
[11/15 15:56:03   3715s]    : PowerDomain = none : Weighted F : unweighted  = 21.30 (1.000) with rcCorner = 0
[11/15 15:56:03   3715s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[11/15 15:56:03   3715s]  Visiting view : hold_analysis_view
[11/15 15:56:03   3715s]    : PowerDomain = none : Weighted F : unweighted  = 8.80 (1.000) with rcCorner = 1
[11/15 15:56:03   3715s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[11/15 15:56:03   3715s]  Setting StdDelay to 21.30
[11/15 15:56:03   3715s] Creating Cell Server, finished. 
[11/15 15:56:03   3715s] 
[11/15 15:56:03   3715s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:56:03   3715s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:56:03   3715s] (I,S,L,T): setup_analysis_view: NA, NA, 0.363722, 0.363722
[11/15 15:56:03   3715s] (I,S,L) ClockInsts: setup_analysis_view: NA, NA, 0.00969462
[11/15 15:56:03   3715s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/15 15:56:03   3715s] ### Creating PhyDesignMc. totSessionCpu=1:01:56 mem=6613.6M
[11/15 15:56:03   3715s] OPERPROF: Starting DPlace-Init at level 1, MEM:6613.6M
[11/15 15:56:03   3715s] z: 2, totalTracks: 1
[11/15 15:56:03   3715s] z: 4, totalTracks: 1
[11/15 15:56:03   3715s] z: 6, totalTracks: 1
[11/15 15:56:03   3715s] z: 8, totalTracks: 1
[11/15 15:56:03   3715s] #spOpts: N=65 mergeVia=F 
[11/15 15:56:03   3715s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:6613.6M
[11/15 15:56:03   3715s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.052, REAL:0.052, MEM:6613.6M
[11/15 15:56:03   3715s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=6613.6MB).
[11/15 15:56:03   3715s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.081, REAL:0.081, MEM:6613.6M
[11/15 15:56:03   3715s] TotalInstCnt at PhyDesignMc Initialization: 29,722
[11/15 15:56:03   3715s] ### Creating PhyDesignMc, finished. totSessionCpu=1:01:56 mem=6613.6M
[11/15 15:56:03   3716s] ### Creating RouteCongInterface, started
[11/15 15:56:03   3716s] ### Creating LA Mngr. totSessionCpu=1:01:56 mem=6732.3M
[11/15 15:56:03   3716s] {RT worst_rc_corner 0 7 7 0}
[11/15 15:56:04   3716s] ### Creating LA Mngr, finished. totSessionCpu=1:01:57 mem=6732.3M
[11/15 15:56:04   3717s] ### Creating RouteCongInterface, finished
[11/15 15:56:04   3717s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/15 15:56:04   3717s] 
[11/15 15:56:04   3717s] Creating Lib Analyzer ...
[11/15 15:56:04   3717s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 8 threads.
[11/15 15:56:04   3717s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[11/15 15:56:04   3717s] Total number of usable buffers from Lib Analyzer: 40 ( BUFX1MA10TH BUFX1BA10TH BUFX0P8BA10TH BUFHX1MA10TH BUFHX0P8MA10TH BUFX2MA10TH BUFX2BA10TH BUFX1P7MA10TH BUFX1P7BA10TH BUFX1P2BA10TH BUFHX1P7MA10TH BUFX3MA10TH BUFX3BA10TH BUFX2P5MA10TH BUFHX2MA10TH BUFHX3MA10TH BUFX4MA10TH BUFX4BA10TH BUFX5MA10TH BUFX5BA10TH BUFHX4MA10TH BUFHX3P5MA10TH BUFX6MA10TH BUFX6BA10TH BUFHX5MA10TH BUFHX6MA10TH BUFX7P5MA10TH BUFX7P5BA10TH BUFX9MA10TH BUFX9BA10TH BUFX11MA10TH BUFX11BA10TH BUFHX9MA10TH BUFX13MA10TH BUFX13BA10TH BUFHX11MA10TH BUFX16MA10TH BUFX16BA10TH BUFHX13MA10TH BUFHX16MA10TH)
[11/15 15:56:04   3717s] Total number of usable inverters from Lib Analyzer: 27 ( INVX1MA10TH INVX1BA10TH INVX0P8BA10TH INVX0P7BA10TH INVX0P6BA10TH INVX2MA10TH INVX2BA10TH INVX1P7BA10TH INVX1P4BA10TH INVX1P2BA10TH INVX3MA10TH INVX3BA10TH INVX4MA10TH INVX4BA10TH INVX3P5BA10TH INVX5MA10TH INVX5BA10TH INVX6MA10TH INVX6BA10TH INVX7P5MA10TH INVX7P5BA10TH INVX9MA10TH INVX9BA10TH INVX11MA10TH INVX11BA10TH INVX13BA10TH INVX16BA10TH)
[11/15 15:56:04   3717s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TH DLY4X0P5MA10TH)
[11/15 15:56:04   3717s] 
[11/15 15:56:04   3717s] {RT worst_rc_corner 0 7 7 0}
[11/15 15:56:05   3718s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:01:58 mem=6732.3M
[11/15 15:56:05   3718s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:01:58 mem=6732.3M
[11/15 15:56:05   3718s] Creating Lib Analyzer, finished. 
[11/15 15:56:09   3721s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
[11/15 15:56:09   3721s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:6940.3M
[11/15 15:56:09   3721s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:6940.3M
[11/15 15:56:09   3721s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/15 15:56:09   3721s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[11/15 15:56:09   3721s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/15 15:56:09   3721s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[11/15 15:56:09   3721s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/15 15:56:09   3721s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[11/15 15:56:09   3722s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[11/15 15:56:09   3722s] Info: violation cost 437.632141 (cap = 11.624958, tran = 426.007263, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/15 15:56:09   3722s] |    35|   142|    -1.23|    32|    32|    -0.17|     0|     0|     0|     0|     0|     0|    -0.44|   -10.28|       0|       0|       0| 44.29%|          |         |
[11/15 15:56:10   3723s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[11/15 15:56:10   3723s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[11/15 15:56:10   3723s] Info: violation cost 437.112305 (cap = 11.624958, tran = 425.487427, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/15 15:56:10   3723s] |    32|   128|    -1.23|    32|    32|    -0.17|     0|     0|     0|     0|     0|     0|    -0.44|   -10.28|       0|       0|       3| 44.29%| 0:00:01.0|  7215.3M|
[11/15 15:56:10   3724s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[11/15 15:56:10   3724s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[11/15 15:56:10   3724s] Info: violation cost 422.610077 (cap = 10.752460, tran = 411.857544, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/15 15:56:10   3724s] |    32|   128|    -1.22|    32|    32|    -0.16|     0|     0|     0|     0|     0|     0|    -0.44|   -10.28|       0|       0|       0| 44.29%| 0:00:00.0|  7215.3M|
[11/15 15:56:10   3724s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/15 15:56:10   3724s] 
[11/15 15:56:10   3724s] ###############################################################################
[11/15 15:56:10   3724s] #
[11/15 15:56:10   3724s] #  Large fanout net report:  
[11/15 15:56:10   3724s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[11/15 15:56:10   3724s] #     - current density: 44.29
[11/15 15:56:10   3724s] #
[11/15 15:56:10   3724s] #  List of high fanout nets:
[11/15 15:56:10   3724s] #
[11/15 15:56:10   3724s] ###############################################################################
[11/15 15:56:10   3724s] 
[11/15 15:56:10   3724s] 
[11/15 15:56:10   3724s] =======================================================================
[11/15 15:56:10   3724s]                 Reasons for remaining drv violations
[11/15 15:56:10   3724s] =======================================================================
[11/15 15:56:10   3724s] *info: Total 32 net(s) have violations which can't be fixed by DRV optimization.
[11/15 15:56:10   3724s] 
[11/15 15:56:10   3724s] MultiBuffering failure reasons
[11/15 15:56:10   3724s] ------------------------------------------------
[11/15 15:56:10   3724s] *info:    32 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[11/15 15:56:10   3724s] 
[11/15 15:56:10   3724s] 
[11/15 15:56:10   3724s] *** Finish DRV Fixing (cpu=0:00:02.9 real=0:00:01.0 mem=7215.3M) ***
[11/15 15:56:10   3724s] 
[11/15 15:56:10   3724s] Begin: glitch net info
[11/15 15:56:10   3724s] glitch slack range: number of glitch nets
[11/15 15:56:10   3724s] glitch slack < -0.32 : 0
[11/15 15:56:10   3724s] -0.32 < glitch slack < -0.28 : 0
[11/15 15:56:10   3724s] -0.28 < glitch slack < -0.24 : 0
[11/15 15:56:10   3724s] -0.24 < glitch slack < -0.2 : 0
[11/15 15:56:10   3724s] -0.2 < glitch slack < -0.16 : 0
[11/15 15:56:10   3724s] -0.16 < glitch slack < -0.12 : 0
[11/15 15:56:10   3724s] -0.12 < glitch slack < -0.08 : 0
[11/15 15:56:10   3724s] -0.08 < glitch slack < -0.04 : 0
[11/15 15:56:10   3724s] -0.04 < glitch slack : 0
[11/15 15:56:10   3724s] End: glitch net info
[11/15 15:56:10   3724s] Total-nets :: 31838, Stn-nets :: 6, ratio :: 0.0188454 %
[11/15 15:56:10   3724s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:7005.9M
[11/15 15:56:10   3724s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.201, REAL:0.046, MEM:7007.4M
[11/15 15:56:10   3724s] TotalInstCnt at PhyDesignMc Destruction: 29,722
[11/15 15:56:10   3724s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:56:10   3724s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:56:10   3724s] (I,S,L,T): setup_analysis_view: NA, NA, 0.363726, 0.363726
[11/15 15:56:10   3724s] (I,S,L) ClockInsts: setup_analysis_view: NA, NA, 0.00969462
[11/15 15:56:10   3724s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.89100.24
[11/15 15:56:10   3724s] *** DrvOpt #9 [finish] : cpu/real = 0:00:11.5/0:00:09.2 (1.2), totSession cpu/real = 1:02:04.9/0:19:10.0 (3.2), mem = 7007.4M
[11/15 15:56:10   3724s] 
[11/15 15:56:10   3724s] =============================================================================================
[11/15 15:56:10   3724s]  Step TAT Report for DrvOpt #9                                                  20.12-s088_1
[11/15 15:56:10   3724s] =============================================================================================
[11/15 15:56:10   3724s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/15 15:56:10   3724s] ---------------------------------------------------------------------------------------------
[11/15 15:56:10   3724s] [ PropagateActivity      ]      1   0:00:01.7  (  18.2 % )     0:00:01.7 /  0:00:01.7    1.0
[11/15 15:56:10   3724s] [ SlackTraversorInit     ]      1   0:00:00.2  (   1.9 % )     0:00:00.2 /  0:00:00.2    1.1
[11/15 15:56:10   3724s] [ LibAnalyzerInit        ]      2   0:00:01.9  (  20.2 % )     0:00:01.9 /  0:00:01.9    1.0
[11/15 15:56:10   3724s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:56:10   3724s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   1.9 % )     0:00:00.2 /  0:00:00.2    1.1
[11/15 15:56:10   3724s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   2.0 % )     0:00:01.1 /  0:00:01.2    1.0
[11/15 15:56:10   3724s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (   2.3 % )     0:00:00.2 /  0:00:00.2    1.0
[11/15 15:56:10   3724s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.0 % )     0:00:00.4 /  0:00:01.8    4.4
[11/15 15:56:10   3724s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:56:10   3724s] [ OptEval                ]      2   0:00:00.2  (   2.7 % )     0:00:00.2 /  0:00:00.9    3.7
[11/15 15:56:10   3724s] [ OptCommit              ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:56:10   3724s] [ IncrTimingUpdate       ]      2   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.8    6.1
[11/15 15:56:10   3724s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:56:10   3724s] [ IncrDelayCalc          ]      5   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:56:10   3724s] [ AAESlewUpdate          ]      2   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.0
[11/15 15:56:10   3724s] [ DrvFindVioNets         ]      3   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.4    6.4
[11/15 15:56:10   3724s] [ DrvComputeSummary      ]      3   0:00:00.4  (   4.3 % )     0:00:00.4 /  0:00:00.4    1.0
[11/15 15:56:10   3724s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.1    1.1
[11/15 15:56:10   3724s] [ MISC                   ]          0:00:03.9  (  42.4 % )     0:00:03.9 /  0:00:04.4    1.1
[11/15 15:56:10   3724s] ---------------------------------------------------------------------------------------------
[11/15 15:56:10   3724s]  DrvOpt #9 TOTAL                    0:00:09.2  ( 100.0 % )     0:00:09.2 /  0:00:11.5    1.2
[11/15 15:56:10   3724s] ---------------------------------------------------------------------------------------------
[11/15 15:56:10   3724s] 
[11/15 15:56:10   3724s] Running refinePlace -preserveRouting true -hardFence false
[11/15 15:56:10   3724s] OPERPROF: Starting RefinePlace2 at level 1, MEM:7007.4M
[11/15 15:56:10   3724s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:7007.4M
[11/15 15:56:10   3724s] OPERPROF:     Starting DPlace-Init at level 3, MEM:7007.4M
[11/15 15:56:10   3724s] z: 2, totalTracks: 1
[11/15 15:56:10   3724s] z: 4, totalTracks: 1
[11/15 15:56:10   3724s] z: 6, totalTracks: 1
[11/15 15:56:10   3724s] z: 8, totalTracks: 1
[11/15 15:56:10   3724s] #spOpts: N=65 
[11/15 15:56:10   3724s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:7007.4M
[11/15 15:56:10   3725s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.061, REAL:0.061, MEM:7007.4M
[11/15 15:56:10   3725s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=7007.4MB).
[11/15 15:56:10   3725s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.091, REAL:0.091, MEM:7007.4M
[11/15 15:56:10   3725s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.091, REAL:0.091, MEM:7007.4M
[11/15 15:56:10   3725s] TDRefine: refinePlace mode spiral search
[11/15 15:56:10   3725s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.89100.21
[11/15 15:56:10   3725s] OPERPROF:   Starting RefinePlace at level 2, MEM:7007.4M
[11/15 15:56:10   3725s] *** Starting refinePlace (1:02:05 mem=7007.4M) ***
[11/15 15:56:10   3725s] Total net bbox length = 8.933e+05 (5.338e+05 3.595e+05) (ext = 5.223e+04)
[11/15 15:56:10   3725s] OPERPROF:     Starting CellHaloInit at level 3, MEM:7007.4M
[11/15 15:56:10   3725s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.002, REAL:0.002, MEM:7007.4M
[11/15 15:56:10   3725s] OPERPROF:     Starting CellHaloInit at level 3, MEM:7007.4M
[11/15 15:56:10   3725s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.002, REAL:0.002, MEM:7007.4M
[11/15 15:56:10   3725s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:7007.4M
[11/15 15:56:10   3725s] Starting refinePlace ...
[11/15 15:56:10   3725s] One DDP V2 for no tweak run.
[11/15 15:56:10   3725s]   Spread Effort: high, post-route mode, useDDP on.
[11/15 15:56:10   3725s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=7007.4MB) @(1:02:05 - 1:02:05).
[11/15 15:56:10   3725s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 15:56:10   3725s] wireLenOptFixPriorityInst 4543 inst fixed
[11/15 15:56:10   3725s] 
[11/15 15:56:10   3725s] Running Spiral MT with 8 threads  fetchWidth=493 
[11/15 15:56:11   3726s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 15:56:11   3726s] [CPU] RefinePlace/Legalization (cpu=0:00:00.8, real=0:00:01.0, mem=7007.4MB) @(1:02:05 - 1:02:06).
[11/15 15:56:11   3726s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 15:56:11   3726s] 	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 7007.4MB
[11/15 15:56:11   3726s] Statistics of distance of Instance movement in refine placement:
[11/15 15:56:11   3726s]   maximum (X+Y) =         0.00 um
[11/15 15:56:11   3726s]   mean    (X+Y) =         0.00 um
[11/15 15:56:11   3726s] Summary Report:
[11/15 15:56:11   3726s] Instances move: 0 (out of 29158 movable)
[11/15 15:56:11   3726s] Instances flipped: 0
[11/15 15:56:11   3726s] Mean displacement: 0.00 um
[11/15 15:56:11   3726s] Max displacement: 0.00 um 
[11/15 15:56:11   3726s] Total instances moved : 0
[11/15 15:56:11   3726s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.949, REAL:0.579, MEM:7007.4M
[11/15 15:56:11   3726s] Total net bbox length = 8.933e+05 (5.338e+05 3.595e+05) (ext = 5.223e+04)
[11/15 15:56:11   3726s] Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 7007.4MB
[11/15 15:56:11   3726s] [CPU] RefinePlace/total (cpu=0:00:01.0, real=0:00:01.0, mem=7007.4MB) @(1:02:05 - 1:02:06).
[11/15 15:56:11   3726s] *** Finished refinePlace (1:02:06 mem=7007.4M) ***
[11/15 15:56:11   3726s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.89100.21
[11/15 15:56:11   3726s] OPERPROF:   Finished RefinePlace at level 2, CPU:1.025, REAL:0.655, MEM:7007.4M
[11/15 15:56:11   3726s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:7007.4M
[11/15 15:56:11   3726s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.205, REAL:0.045, MEM:7007.4M
[11/15 15:56:11   3726s] OPERPROF: Finished RefinePlace2 at level 1, CPU:1.321, REAL:0.791, MEM:7007.4M
[11/15 15:56:11   3726s] End: GigaOpt DRV Optimization
[11/15 15:56:11   3726s] **optDesign ... cpu = 0:01:43, real = 0:00:40, mem = 5223.5M, totSessionCpu=1:02:06 **
[11/15 15:56:11   3726s] *info:
[11/15 15:56:11   3726s] **INFO: Completed fixing DRV (CPU Time = 0:00:13, Mem = 6692.40M).
[11/15 15:56:11   3726s] OPERPROF: Starting spInitSiteArr at level 1, MEM:6692.4M
[11/15 15:56:11   3726s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.065, REAL:0.065, MEM:6692.4M
[11/15 15:56:11   3727s] 
------------------------------------------------------------------
     SI Timing Summary (cpu=62.10min real=19.20min mem=6692.4M)
------------------------------------------------------------------

Setup views included:
 setup_analysis_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.444  | -0.408  | -0.444  | 12.942  |
|           TNS (ns):| -10.279 | -7.590  | -2.689  |  0.000  |
|    Violating Paths:|   41    |   32    |    9    |    0    |
|          All Paths:|  6054   |  5606   |   353   |   123   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     32 (32)      |   -0.161   |     32 (32)      |
|   max_tran     |     32 (96)      |   -1.221   |     32 (128)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 44.285%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:01:44, real = 0:00:40, mem = 5216.9M, totSessionCpu=1:02:07 **
[11/15 15:56:12   3728s]   DRV Snapshot: (REF)
[11/15 15:56:12   3728s]          Tran DRV: 32 (32)
[11/15 15:56:12   3728s]           Cap DRV: 32 (32)
[11/15 15:56:12   3728s]        Fanout DRV: 0 (0)
[11/15 15:56:12   3728s]            Glitch: 0 (0)
[11/15 15:56:12   3728s] *** Timing NOT met, worst failing slack is -0.444
[11/15 15:56:12   3728s] *** Check timing (0:00:00.0)
[11/15 15:56:12   3728s] #InfoCS: Num dontuse cells 95, Num usable cells 1272
[11/15 15:56:12   3728s] optDesignOneStep: Power Flow
[11/15 15:56:12   3728s] #InfoCS: Num dontuse cells 95, Num usable cells 1272
[11/15 15:56:12   3728s] Deleting Lib Analyzer.
[11/15 15:56:12   3728s] Begin: GigaOpt Optimization in WNS mode
[11/15 15:56:12   3728s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.96 -numThreads 8 -postRoute -usefulSkew -nativePathGroupFlow
[11/15 15:56:12   3728s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[11/15 15:56:12   3728s] Info: 547 clock nets excluded from IPO operation.
[11/15 15:56:12   3728s] End AAE Lib Interpolated Model. (MEM=6682.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 15:56:12   3728s] *** WnsOpt #3 [begin] : totSession cpu/real = 1:02:08.3/0:19:12.0 (3.2), mem = 6682.8M
[11/15 15:56:12   3728s] Processing average sequential pin duty cycle 
[11/15 15:56:12   3728s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.89100.25
[11/15 15:56:12   3728s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:56:12   3728s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:56:12   3728s] (I,S,L,T): setup_analysis_view: NA, NA, 0.363726, 0.363726
[11/15 15:56:12   3728s] (I,S,L) ClockInsts: setup_analysis_view: NA, NA, 0.00969462
[11/15 15:56:12   3728s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/15 15:56:12   3728s] ### Creating PhyDesignMc. totSessionCpu=1:02:09 mem=6684.3M
[11/15 15:56:12   3728s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/15 15:56:12   3728s] OPERPROF: Starting DPlace-Init at level 1, MEM:6684.3M
[11/15 15:56:12   3728s] z: 2, totalTracks: 1
[11/15 15:56:12   3728s] z: 4, totalTracks: 1
[11/15 15:56:12   3728s] z: 6, totalTracks: 1
[11/15 15:56:12   3728s] z: 8, totalTracks: 1
[11/15 15:56:12   3728s] #spOpts: N=65 mergeVia=F 
[11/15 15:56:12   3728s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:6684.3M
[11/15 15:56:12   3728s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.051, MEM:6684.3M
[11/15 15:56:12   3728s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=6684.3MB).
[11/15 15:56:12   3728s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.080, MEM:6684.3M
[11/15 15:56:12   3728s] TotalInstCnt at PhyDesignMc Initialization: 29,722
[11/15 15:56:12   3728s] ### Creating PhyDesignMc, finished. totSessionCpu=1:02:09 mem=6684.3M
[11/15 15:56:12   3728s] ### Creating RouteCongInterface, started
[11/15 15:56:12   3729s] ### Creating RouteCongInterface, finished
[11/15 15:56:12   3729s] 
[11/15 15:56:12   3729s] Creating Lib Analyzer ...
[11/15 15:56:13   3729s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 8 threads.
[11/15 15:56:13   3729s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[11/15 15:56:13   3729s] Total number of usable buffers from Lib Analyzer: 40 ( BUFX1MA10TH BUFX1BA10TH BUFX0P8BA10TH BUFHX1MA10TH BUFHX0P8MA10TH BUFX2MA10TH BUFX2BA10TH BUFX1P7MA10TH BUFX1P7BA10TH BUFX1P2BA10TH BUFHX1P7MA10TH BUFX3MA10TH BUFX3BA10TH BUFX2P5MA10TH BUFHX2MA10TH BUFHX3MA10TH BUFX4MA10TH BUFX4BA10TH BUFX5MA10TH BUFX5BA10TH BUFHX4MA10TH BUFHX3P5MA10TH BUFX6MA10TH BUFX6BA10TH BUFHX5MA10TH BUFHX6MA10TH BUFX7P5MA10TH BUFX7P5BA10TH BUFX9MA10TH BUFX9BA10TH BUFX11MA10TH BUFX11BA10TH BUFHX9MA10TH BUFX13MA10TH BUFX13BA10TH BUFHX11MA10TH BUFX16MA10TH BUFX16BA10TH BUFHX13MA10TH BUFHX16MA10TH)
[11/15 15:56:13   3729s] Total number of usable inverters from Lib Analyzer: 27 ( INVX1MA10TH INVX1BA10TH INVX0P8BA10TH INVX0P7BA10TH INVX0P6BA10TH INVX2MA10TH INVX2BA10TH INVX1P7BA10TH INVX1P4BA10TH INVX1P2BA10TH INVX3MA10TH INVX3BA10TH INVX4MA10TH INVX4BA10TH INVX3P5BA10TH INVX5MA10TH INVX5BA10TH INVX6MA10TH INVX6BA10TH INVX7P5MA10TH INVX7P5BA10TH INVX9MA10TH INVX9BA10TH INVX11MA10TH INVX11BA10TH INVX13BA10TH INVX16BA10TH)
[11/15 15:56:13   3729s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TH DLY4X0P5MA10TH)
[11/15 15:56:13   3729s] 
[11/15 15:56:13   3729s] {RT worst_rc_corner 0 7 7 0}
[11/15 15:56:13   3729s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:02:10 mem=6684.3M
[11/15 15:56:13   3729s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:02:10 mem=6684.3M
[11/15 15:56:13   3729s] Creating Lib Analyzer, finished. 
[11/15 15:56:23   3739s] *info: 1 don't touch net excluded
[11/15 15:56:23   3739s] *info: 547 clock nets excluded
[11/15 15:56:23   3739s] *info: 2 special nets excluded.
[11/15 15:56:23   3739s] *info: 1918 no-driver nets excluded.
[11/15 15:56:26   3742s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.89100.4
[11/15 15:56:26   3742s] PathGroup :  reg2cgate  TargetSlack : 0 
[11/15 15:56:26   3742s] PathGroup :  reg2reg  TargetSlack : 0 
[11/15 15:56:26   3742s] ** GigaOpt Optimizer WNS Slack -0.444 TNS Slack -10.279 Density 44.29
[11/15 15:56:26   3742s] Optimizer WNS Pass 0
[11/15 15:56:26   3742s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |12.942|  0.000|
|reg2cgate |-0.444| -2.689|
|reg2reg   |-0.408| -7.590|
|HEPG      |-0.444|-10.279|
|All Paths |-0.444|-10.279|
+----------+------+-------+

[11/15 15:56:26   3742s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:6892.2M
[11/15 15:56:26   3742s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:6892.2M
[11/15 15:56:26   3743s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[11/15 15:56:27   3743s] Info: End MT loop @oiCellDelayCachingJob.
[11/15 15:56:27   3743s] Active Path Group: reg2cgate reg2reg  
[11/15 15:56:27   3743s] +--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
[11/15 15:56:27   3743s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
[11/15 15:56:27   3743s] +--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
[11/15 15:56:27   3743s] |  -0.444|   -0.444| -10.279|  -10.279|   44.29%|   0:00:00.0| 6892.2M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:56:27   3744s] |  -0.412|   -0.412|  -9.066|   -9.066|   44.29%|   0:00:00.0| 7216.6M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:56:27   3745s] |  -0.376|   -0.376|  -7.943|   -7.943|   44.29%|   0:00:00.0| 7235.6M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:56:28   3746s] |  -0.355|   -0.355|  -7.308|   -7.308|   44.29%|   0:00:01.0| 7235.6M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:56:28   3746s] |  -0.333|   -0.333|  -6.786|   -6.786|   44.29%|   0:00:00.0| 7235.6M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:56:28   3747s] |  -0.319|   -0.319|  -6.148|   -6.148|   44.29%|   0:00:00.0| 7235.6M|setup_analysis_view|reg2cgate| saradc0/g2837/B                                    |
[11/15 15:56:28   3748s] |  -0.299|   -0.299|  -5.621|   -5.621|   44.29%|   0:00:00.0| 7235.6M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/15 15:56:28   3749s] |  -0.298|   -0.298|  -5.619|   -5.619|   44.29%|   0:00:00.0| 7243.6M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST6/RC_CGIC_INST/E            |
[11/15 15:56:29   3753s] |  -0.296|   -0.296|  -5.496|   -5.496|   44.30%|   0:00:01.0| 7275.6M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST6/RC_CGIC_INST/E            |
[11/15 15:56:30   3755s] |  -0.282|   -0.282|  -5.139|   -5.139|   44.29%|   0:00:01.0| 7275.6M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST6/RC_CGIC_INST/E            |
[11/15 15:56:30   3757s] |  -0.268|   -0.268|  -5.176|   -5.176|   44.30%|   0:00:00.0| 7275.6M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST5/RC_CGIC_INST/E            |
[11/15 15:56:31   3759s] |  -0.268|   -0.268|  -5.168|   -5.168|   44.30%|   0:00:01.0| 7275.6M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST5/RC_CGIC_INST/E            |
[11/15 15:56:31   3761s] |  -0.230|   -0.230|  -4.048|   -4.048|   44.30%|   0:00:00.0| 7275.6M|setup_analysis_view|reg2cgate| adddec0/RC_CG_HIER_INST5/RC_CGIC_INST/E            |
[11/15 15:56:32   3764s] |  -0.228|   -0.228|  -4.012|   -4.012|   44.30%|   0:00:01.0| 7275.6M|setup_analysis_view|reg2cgate| adddec0/gen_flash_clk.cg_flash/CG1/E               |
[11/15 15:56:32   3765s] |  -0.215|   -0.215|  -3.715|   -3.715|   44.30%|   0:00:00.0| 7275.6M|setup_analysis_view|reg2cgate| adddec0/gen_flash_clk.cg_flash/CG1/E               |
[11/15 15:56:32   3767s] |  -0.212|   -0.212|  -3.640|   -3.640|   44.30%|   0:00:00.0| 7275.6M|setup_analysis_view|reg2cgate| adddec0/gen_flash_clk.cg_flash/CG1/E               |
[11/15 15:56:33   3769s] |  -0.198|   -0.198|  -3.309|   -3.309|   44.31%|   0:00:01.0| 7275.6M|setup_analysis_view|reg2cgate| adddec0/gen_flash_clk.cg_flash/CG1/E               |
[11/15 15:56:33   3771s] |  -0.191|   -0.191|  -3.164|   -3.164|   44.31%|   0:00:00.0| 7275.6M|setup_analysis_view|reg2cgate| adddec0/gen_flash_clk.cg_flash/CG1/E               |
[11/15 15:56:33   3773s] |  -0.181|   -0.181|  -2.935|   -2.935|   44.31%|   0:00:00.0| 7275.6M|setup_analysis_view|reg2cgate| adddec0/gen_flash_clk.cg_flash/CG1/E               |
[11/15 15:56:34   3774s] |  -0.162|   -0.162|  -2.671|   -2.671|   44.31%|   0:00:01.0| 7275.6M|setup_analysis_view|reg2cgate| adddec0/gen_flash_clk.cg_flash/CG1/E               |
[11/15 15:56:34   3776s] |  -0.146|   -0.146|  -2.393|   -2.393|   44.32%|   0:00:00.0| 7283.6M|setup_analysis_view|reg2cgate| adddec0/gen_flash_clk.cg_flash/CG1/E               |
[11/15 15:56:34   3779s] |  -0.133|   -0.133|  -2.169|   -2.169|   44.32%|   0:00:00.0| 7283.6M|setup_analysis_view|reg2cgate| adddec0/gen_flash_clk.cg_flash/CG1/E               |
[11/15 15:56:35   3781s] |  -0.114|   -0.114|  -1.689|   -1.689|   44.33%|   0:00:01.0| 7283.6M|setup_analysis_view|reg2cgate| adddec0/gen_flash_clk.cg_flash/CG1/E               |
[11/15 15:56:35   3783s] |  -0.101|   -0.101|  -1.414|   -1.414|   44.34%|   0:00:00.0| 7283.6M|setup_analysis_view|reg2cgate| adddec0/gen_flash_clk.cg_flash/CG1/E               |
[11/15 15:56:35   3785s] |  -0.098|   -0.098|  -1.339|   -1.339|   44.35%|   0:00:00.0| 7291.6M|setup_analysis_view|reg2cgate| adddec0/gen_flash_clk.cg_flash/CG1/E               |
[11/15 15:56:36   3786s] |  -0.087|   -0.087|  -1.104|   -1.104|   44.35%|   0:00:01.0| 7291.6M|setup_analysis_view|reg2cgate| adddec0/gen_flash_clk.cg_flash/CG1/E               |
[11/15 15:56:36   3789s] |  -0.087|   -0.087|  -1.095|   -1.095|   44.36%|   0:00:00.0| 7281.6M|setup_analysis_view|reg2cgate| adddec0/gen_flash_clk.cg_flash/CG1/E               |
[11/15 15:56:36   3790s] |  -0.080|   -0.080|  -0.923|   -0.923|   44.36%|   0:00:00.0| 7281.6M|setup_analysis_view|reg2cgate| adddec0/gen_flash_clk.cg_flash/CG1/E               |
[11/15 15:56:37   3793s] |  -0.076|   -0.076|  -0.864|   -0.864|   44.36%|   0:00:01.0| 7281.6M|setup_analysis_view|reg2cgate| adddec0/gen_flash_clk.cg_flash/CG1/E               |
[11/15 15:56:37   3794s] |  -0.074|   -0.074|  -0.814|   -0.814|   44.37%|   0:00:00.0| 7281.6M|setup_analysis_view|reg2cgate| adddec0/gen_flash_clk.cg_flash/CG1/E               |
[11/15 15:56:37   3795s] |  -0.063|   -0.063|  -0.587|   -0.587|   44.37%|   0:00:00.0| 7281.6M|setup_analysis_view|reg2cgate| adddec0/gen_flash_clk.cg_flash/CG1/E               |
[11/15 15:56:38   3799s] |  -0.057|   -0.057|  -0.469|   -0.469|   44.38%|   0:00:01.0| 7281.6M|setup_analysis_view|reg2cgate| adddec0/gen_flash_clk.cg_flash/CG1/E               |
[11/15 15:56:38   3801s] |  -0.050|   -0.050|  -0.343|   -0.343|   44.38%|   0:00:00.0| 7281.6M|setup_analysis_view|reg2cgate| adddec0/gen_flash_clk.cg_flash/CG1/E               |
[11/15 15:56:39   3803s] |  -0.049|   -0.049|  -0.333|   -0.333|   44.39%|   0:00:01.0| 7281.6M|setup_analysis_view|reg2cgate| adddec0/gen_flash_clk.cg_flash/CG1/E               |
[11/15 15:56:39   3805s] |  -0.037|   -0.037|  -0.178|   -0.178|   44.40%|   0:00:00.0| 7281.6M|setup_analysis_view|reg2cgate| adddec0/gen_flash_clk.cg_flash/CG1/E               |
[11/15 15:56:40   3807s] |  -0.024|   -0.024|  -0.061|   -0.061|   44.41%|   0:00:01.0| 7281.6M|setup_analysis_view|reg2cgate| adddec0/gen_flash_clk.cg_flash/CG1/E               |
[11/15 15:56:41   3815s] |  -0.011|   -0.011|  -0.011|   -0.011|   44.43%|   0:00:01.0| 7281.6M|setup_analysis_view|reg2cgate| adddec0/gen_flash_clk.cg_flash/CG1/E               |
[11/15 15:56:41   3817s] |  -0.008|   -0.008|  -0.008|   -0.008|   44.43%|   0:00:00.0| 7281.6M|setup_analysis_view|reg2cgate| adddec0/gen_flash_clk.cg_flash/CG1/E               |
[11/15 15:56:41   3818s] |  -0.004|   -0.004|  -0.004|   -0.004|   44.43%|   0:00:00.0| 7281.6M|setup_analysis_view|reg2cgate| adddec0/gen_flash_clk.cg_flash/CG1/E               |
[11/15 15:56:42   3819s] |   0.000|    0.001|   0.000|    0.000|   44.43%|   0:00:01.0| 7281.6M|                 NA|       NA| NA                                                 |
[11/15 15:56:42   3819s] |   0.000|    0.001|   0.000|    0.000|   44.43%|   0:00:00.0| 7281.6M|setup_analysis_view|       NA| NA                                                 |
[11/15 15:56:42   3819s] +--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
[11/15 15:56:42   3819s] 
[11/15 15:56:42   3819s] *** Finish Core Optimize Step (cpu=0:01:16 real=0:00:15.0 mem=7281.6M) ***
[11/15 15:56:42   3819s] 
[11/15 15:56:42   3819s] *** Finished Optimize Step Cumulative (cpu=0:01:16 real=0:00:15.0 mem=7281.6M) ***
[11/15 15:56:42   3819s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-----+
|Path Group|   WNS|  TNS|
+----------+------+-----+
|default   |12.942|0.000|
|reg2cgate | 0.001|0.000|
|reg2reg   | 0.029|0.000|
|HEPG      | 0.001|0.000|
|All Paths | 0.001|0.000|
+----------+------+-----+

[11/15 15:56:42   3819s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 44.43
[11/15 15:56:42   3819s] Update Timing Windows (Threshold 0.021) ...
[11/15 15:56:42   3819s] Re Calculate Delays on 131 Nets
[11/15 15:56:42   3820s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:7281.6M
[11/15 15:56:42   3820s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:7281.6M
[11/15 15:56:42   3820s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[11/15 15:56:42   3820s] Info: End MT loop @oiCellDelayCachingJob.
[11/15 15:56:42   3820s] Active Path Group: reg2cgate reg2reg  
[11/15 15:56:42   3820s] +--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
[11/15 15:56:42   3820s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
[11/15 15:56:42   3820s] +--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
[11/15 15:56:42   3820s] |  -0.006|   -0.006|  -0.006|   -0.006|   44.43%|   0:00:00.0| 7281.6M|setup_analysis_view|reg2cgate| adddec0/gen_flash_clk.cg_flash/CG1/E               |
[11/15 15:56:42   3822s] |   0.000|    0.003|   0.000|    0.000|   44.43%|   0:00:00.0| 7281.6M|setup_analysis_view|       NA| NA                                                 |
[11/15 15:56:42   3822s] +--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
[11/15 15:56:42   3822s] 
[11/15 15:56:42   3822s] *** Finish Core Optimize Step (cpu=0:00:01.4 real=0:00:00.0 mem=7281.6M) ***
[11/15 15:56:42   3822s] 
[11/15 15:56:42   3822s] *** Finished Optimize Step Cumulative (cpu=0:00:01.4 real=0:00:00.0 mem=7281.6M) ***
[11/15 15:56:42   3822s] OptDebug: End of Setup Fixing:
+----------+------+-----+
|Path Group|   WNS|  TNS|
+----------+------+-----+
|default   |12.942|0.000|
|reg2cgate | 0.003|0.000|
|reg2reg   | 0.029|0.000|
|HEPG      | 0.003|0.000|
|All Paths | 0.003|0.000|
+----------+------+-----+

[11/15 15:56:42   3822s] 
[11/15 15:56:42   3822s] *** Finish Post Route Setup Fixing (cpu=0:01:20 real=0:00:16.0 mem=7281.6M) ***
[11/15 15:56:42   3822s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.89100.4
[11/15 15:56:42   3822s] Total-nets :: 31838, Stn-nets :: 6, ratio :: 0.0188454 %
[11/15 15:56:42   3822s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:7072.2M
[11/15 15:56:42   3822s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.205, REAL:0.047, MEM:7073.7M
[11/15 15:56:42   3822s] TotalInstCnt at PhyDesignMc Destruction: 29,722
[11/15 15:56:42   3822s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:56:43   3822s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:56:43   3822s] (I,S,L,T): setup_analysis_view: NA, NA, 0.366157, 0.366157
[11/15 15:56:43   3822s] (I,S,L) ClockInsts: setup_analysis_view: NA, NA, 0.00969462
[11/15 15:56:43   3822s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.89100.25
[11/15 15:56:43   3822s] *** WnsOpt #3 [finish] : cpu/real = 0:01:34.6/0:00:30.5 (3.1), totSession cpu/real = 1:03:42.8/0:19:42.5 (3.2), mem = 7073.7M
[11/15 15:56:43   3822s] 
[11/15 15:56:43   3822s] =============================================================================================
[11/15 15:56:43   3822s]  Step TAT Report for WnsOpt #3                                                  20.12-s088_1
[11/15 15:56:43   3822s] =============================================================================================
[11/15 15:56:43   3822s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/15 15:56:43   3822s] ---------------------------------------------------------------------------------------------
[11/15 15:56:43   3822s] [ SlackTraversorInit     ]      1   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.0
[11/15 15:56:43   3822s] [ LibAnalyzerInit        ]      1   0:00:00.9  (   3.1 % )     0:00:00.9 /  0:00:01.0    1.0
[11/15 15:56:43   3822s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[11/15 15:56:43   3822s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.0
[11/15 15:56:43   3822s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.3    1.4
[11/15 15:56:43   3822s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:56:43   3822s] [ TransformInit          ]      1   0:00:12.4  (  40.6 % )     0:00:13.3 /  0:00:13.3    1.0
[11/15 15:56:43   3822s] [ SpefRCNetCheck         ]      1   0:00:00.4  (   1.2 % )     0:00:00.4 /  0:00:00.4    1.0
[11/15 15:56:43   3822s] [ OptimizationStep       ]      2   0:00:00.6  (   2.1 % )     0:00:15.4 /  0:01:17.4    5.0
[11/15 15:56:43   3822s] [ OptSingleIteration     ]     50   0:00:00.1  (   0.2 % )     0:00:14.8 /  0:01:16.0    5.1
[11/15 15:56:43   3822s] [ OptGetWeight           ]     50   0:00:00.6  (   1.9 % )     0:00:00.6 /  0:00:00.5    0.9
[11/15 15:56:43   3822s] [ OptEval                ]     50   0:00:03.2  (  10.4 % )     0:00:03.2 /  0:00:19.5    6.1
[11/15 15:56:43   3822s] [ OptCommit              ]     50   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    0.9
[11/15 15:56:43   3822s] [ IncrTimingUpdate       ]     59   0:00:08.9  (  29.2 % )     0:00:08.9 /  0:00:48.5    5.4
[11/15 15:56:43   3822s] [ PostCommitDelayUpdate  ]     51   0:00:00.3  (   0.8 % )     0:00:01.0 /  0:00:04.8    4.7
[11/15 15:56:43   3822s] [ IncrDelayCalc          ]    325   0:00:00.8  (   2.5 % )     0:00:00.8 /  0:00:04.6    6.0
[11/15 15:56:43   3822s] [ AAESlewUpdate          ]      1   0:00:00.1  (   0.3 % )     0:00:00.3 /  0:00:01.6    4.7
[11/15 15:56:43   3822s] [ SetupOptGetWorkingSet  ]    115   0:00:01.1  (   3.5 % )     0:00:01.1 /  0:00:03.3    3.1
[11/15 15:56:43   3822s] [ SetupOptGetActiveNode  ]    115   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:56:43   3822s] [ SetupOptSlackGraph     ]     50   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.7    6.3
[11/15 15:56:43   3822s] [ MISC                   ]          0:00:00.5  (   1.6 % )     0:00:00.5 /  0:00:01.2    2.6
[11/15 15:56:43   3822s] ---------------------------------------------------------------------------------------------
[11/15 15:56:43   3822s]  WnsOpt #3 TOTAL                    0:00:30.5  ( 100.0 % )     0:00:30.5 /  0:01:34.6    3.1
[11/15 15:56:43   3822s] ---------------------------------------------------------------------------------------------
[11/15 15:56:43   3822s] 
[11/15 15:56:43   3822s] Running refinePlace -preserveRouting true -hardFence false
[11/15 15:56:43   3822s] OPERPROF: Starting RefinePlace2 at level 1, MEM:7073.7M
[11/15 15:56:43   3822s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:7073.7M
[11/15 15:56:43   3822s] OPERPROF:     Starting DPlace-Init at level 3, MEM:7073.7M
[11/15 15:56:43   3822s] z: 2, totalTracks: 1
[11/15 15:56:43   3822s] z: 4, totalTracks: 1
[11/15 15:56:43   3822s] z: 6, totalTracks: 1
[11/15 15:56:43   3822s] z: 8, totalTracks: 1
[11/15 15:56:43   3822s] #spOpts: N=65 
[11/15 15:56:43   3822s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:7073.7M
[11/15 15:56:43   3822s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.064, REAL:0.064, MEM:7073.7M
[11/15 15:56:43   3822s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=7073.7MB).
[11/15 15:56:43   3822s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.094, REAL:0.094, MEM:7073.7M
[11/15 15:56:43   3822s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.094, REAL:0.094, MEM:7073.7M
[11/15 15:56:43   3822s] TDRefine: refinePlace mode spiral search
[11/15 15:56:43   3822s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.89100.22
[11/15 15:56:43   3822s] OPERPROF:   Starting RefinePlace at level 2, MEM:7073.7M
[11/15 15:56:43   3822s] *** Starting refinePlace (1:03:43 mem=7073.7M) ***
[11/15 15:56:43   3822s] Total net bbox length = 8.938e+05 (5.341e+05 3.598e+05) (ext = 5.223e+04)
[11/15 15:56:43   3822s] OPERPROF:     Starting CellHaloInit at level 3, MEM:7073.7M
[11/15 15:56:43   3822s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.003, REAL:0.002, MEM:7073.7M
[11/15 15:56:43   3822s] OPERPROF:     Starting CellHaloInit at level 3, MEM:7073.7M
[11/15 15:56:43   3822s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.002, REAL:0.002, MEM:7073.7M
[11/15 15:56:43   3822s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:7073.7M
[11/15 15:56:43   3822s] Starting refinePlace ...
[11/15 15:56:43   3822s] One DDP V2 for no tweak run.
[11/15 15:56:43   3823s]   Spread Effort: high, post-route mode, useDDP on.
[11/15 15:56:43   3823s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=7073.7MB) @(1:03:43 - 1:03:43).
[11/15 15:56:43   3823s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 15:56:43   3823s] wireLenOptFixPriorityInst 4543 inst fixed
[11/15 15:56:43   3823s] 
[11/15 15:56:43   3823s] Running Spiral MT with 8 threads  fetchWidth=493 
[11/15 15:56:43   3824s] Move report: legalization moves 15 insts, mean move: 1.69 um, max move: 4.60 um
[11/15 15:56:43   3824s] 	Max move on inst (core/datapath_inst/mainalu/FE_RC_134_0): (936.20, 350.00) --> (938.80, 348.00)
[11/15 15:56:43   3824s] [CPU] RefinePlace/Legalization (cpu=0:00:01.0, real=0:00:00.0, mem=7073.7MB) @(1:03:43 - 1:03:44).
[11/15 15:56:43   3824s] Move report: Detail placement moves 15 insts, mean move: 1.69 um, max move: 4.60 um
[11/15 15:56:43   3824s] 	Max move on inst (core/datapath_inst/mainalu/FE_RC_134_0): (936.20, 350.00) --> (938.80, 348.00)
[11/15 15:56:43   3824s] 	Runtime: CPU: 0:00:01.1 REAL: 0:00:00.0 MEM: 7073.7MB
[11/15 15:56:43   3824s] Statistics of distance of Instance movement in refine placement:
[11/15 15:56:43   3824s]   maximum (X+Y) =         4.60 um
[11/15 15:56:43   3824s]   inst (core/datapath_inst/mainalu/FE_RC_134_0) with max move: (936.2, 350) -> (938.8, 348)
[11/15 15:56:43   3824s]   mean    (X+Y) =         1.69 um
[11/15 15:56:43   3824s] Summary Report:
[11/15 15:56:43   3824s] Instances move: 15 (out of 29158 movable)
[11/15 15:56:43   3824s] Instances flipped: 0
[11/15 15:56:43   3824s] Mean displacement: 1.69 um
[11/15 15:56:43   3824s] Max displacement: 4.60 um (Instance: core/datapath_inst/mainalu/FE_RC_134_0) (936.2, 350) -> (938.8, 348)
[11/15 15:56:43   3824s] 	Length: 4 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: NAND2X1MA10TH
[11/15 15:56:43   3824s] Total instances moved : 15
[11/15 15:56:43   3824s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.094, REAL:0.622, MEM:7073.7M
[11/15 15:56:43   3824s] Total net bbox length = 8.939e+05 (5.341e+05 3.598e+05) (ext = 5.223e+04)
[11/15 15:56:43   3824s] Runtime: CPU: 0:00:01.2 REAL: 0:00:00.0 MEM: 7073.7MB
[11/15 15:56:43   3824s] [CPU] RefinePlace/total (cpu=0:00:01.2, real=0:00:00.0, mem=7073.7MB) @(1:03:43 - 1:03:44).
[11/15 15:56:43   3824s] *** Finished refinePlace (1:03:44 mem=7073.7M) ***
[11/15 15:56:43   3824s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.89100.22
[11/15 15:56:43   3824s] OPERPROF:   Finished RefinePlace at level 2, CPU:1.171, REAL:0.700, MEM:7073.7M
[11/15 15:56:43   3824s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:7073.7M
[11/15 15:56:43   3824s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.212, REAL:0.046, MEM:7073.7M
[11/15 15:56:43   3824s] OPERPROF: Finished RefinePlace2 at level 1, CPU:1.477, REAL:0.840, MEM:7073.7M
[11/15 15:56:43   3824s] End: GigaOpt Optimization in WNS mode
[11/15 15:56:43   3824s] Skipping post route harden opt
[11/15 15:56:43   3824s] #InfoCS: Num dontuse cells 95, Num usable cells 1272
[11/15 15:56:43   3824s] optDesignOneStep: Power Flow
[11/15 15:56:43   3824s] #InfoCS: Num dontuse cells 95, Num usable cells 1272
[11/15 15:56:43   3824s] Deleting Lib Analyzer.
[11/15 15:56:43   3824s] GigaOpt: target slack met, skip TNS optimization
[11/15 15:56:44   3824s]   Timing Snapshot: (REF)
[11/15 15:56:44   3824s]      Weighted WNS: 0.000
[11/15 15:56:44   3824s]       All  PG WNS: 0.000
[11/15 15:56:44   3824s]       High PG WNS: 0.000
[11/15 15:56:44   3824s]       All  PG TNS: 0.000
[11/15 15:56:44   3824s]       High PG TNS: 0.000
[11/15 15:56:44   3824s]    Category Slack: { [L, 0.003] [H, 0.003] [H, 0.029] }
[11/15 15:56:44   3824s] 
[11/15 15:56:44   3824s] 
[11/15 15:56:44   3824s] Creating Lib Analyzer ...
[11/15 15:56:44   3824s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 8 threads.
[11/15 15:56:44   3824s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[11/15 15:56:44   3824s] Total number of usable buffers from Lib Analyzer: 40 ( BUFX1MA10TH BUFX1BA10TH BUFX0P8BA10TH BUFHX1MA10TH BUFHX0P8MA10TH BUFX2MA10TH BUFX2BA10TH BUFX1P7MA10TH BUFX1P7BA10TH BUFX1P2BA10TH BUFHX1P7MA10TH BUFX3MA10TH BUFX3BA10TH BUFX2P5MA10TH BUFHX2MA10TH BUFHX3MA10TH BUFX4MA10TH BUFX4BA10TH BUFX5MA10TH BUFX5BA10TH BUFHX4MA10TH BUFHX3P5MA10TH BUFX6MA10TH BUFX6BA10TH BUFHX5MA10TH BUFHX6MA10TH BUFX7P5MA10TH BUFX7P5BA10TH BUFX9MA10TH BUFX9BA10TH BUFX11MA10TH BUFX11BA10TH BUFHX9MA10TH BUFX13MA10TH BUFX13BA10TH BUFHX11MA10TH BUFX16MA10TH BUFX16BA10TH BUFHX13MA10TH BUFHX16MA10TH)
[11/15 15:56:44   3824s] Total number of usable inverters from Lib Analyzer: 27 ( INVX1MA10TH INVX1BA10TH INVX0P8BA10TH INVX0P7BA10TH INVX0P6BA10TH INVX2MA10TH INVX2BA10TH INVX1P7BA10TH INVX1P4BA10TH INVX1P2BA10TH INVX3MA10TH INVX3BA10TH INVX4MA10TH INVX4BA10TH INVX3P5BA10TH INVX5MA10TH INVX5BA10TH INVX6MA10TH INVX6BA10TH INVX7P5MA10TH INVX7P5BA10TH INVX9MA10TH INVX9BA10TH INVX11MA10TH INVX11BA10TH INVX13BA10TH INVX16BA10TH)
[11/15 15:56:44   3824s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TH DLY4X0P5MA10TH)
[11/15 15:56:44   3824s] 
[11/15 15:56:44   3824s] {RT worst_rc_corner 0 7 7 0}
[11/15 15:56:45   3825s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:03:46 mem=6749.7M
[11/15 15:56:45   3825s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:03:46 mem=6749.7M
[11/15 15:56:45   3825s] Creating Lib Analyzer, finished. 
[11/15 15:56:45   3825s] **optDesign ... cpu = 0:03:22, real = 0:01:14, mem = 5230.9M, totSessionCpu=1:03:46 **
[11/15 15:56:45   3825s] OPERPROF: Starting spInitSiteArr at level 1, MEM:6749.7M
[11/15 15:56:45   3825s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.060, MEM:6749.7M
[11/15 15:56:45   3826s] 
------------------------------------------------------------------
        Before Power Reclaim
------------------------------------------------------------------

Setup views included:
 setup_analysis_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.003  |  0.029  |  0.003  | 12.942  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  6054   |  5606   |   353   |   123   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     32 (32)      |   -0.162   |     32 (32)      |
|   max_tran     |     32 (96)      |   -1.222   |     32 (128)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 44.427%
Total number of glitch violations: 0
------------------------------------------------------------------
GigaOpt Checkpoint: Internal reclaim -useCPE -maxLocalDensity 0.98 -numThreads 8 -noViewPrune -noTimingUpdate -noRouting -useCPE -noDelbuf -noDeclone -total_power -noUpsize -noDownsize -skipAntennaRules -skipLegalCheckForLefsafeSwaps -postRoute -leakage -nativePathGroupFlow
[11/15 15:56:45   3826s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[11/15 15:56:45   3826s] Info: 547 clock nets excluded from IPO operation.
[11/15 15:56:45   3826s] ### Creating LA Mngr. totSessionCpu=1:03:47 mem=6827.7M
[11/15 15:56:45   3826s] ### Creating LA Mngr, finished. totSessionCpu=1:03:47 mem=6827.7M
[11/15 15:56:45   3826s] Deleting Lib Analyzer.
[11/15 15:56:45   3826s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/15 15:56:45   3826s] End AAE Lib Interpolated Model. (MEM=6827.67 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 15:56:45   3826s] 
[11/15 15:56:45   3826s] Begin: Leakage Power Optimization
[11/15 15:56:45   3826s] Processing average sequential pin duty cycle 
[11/15 15:56:45   3826s] 
[11/15 15:56:45   3826s] Begin Power Analysis
[11/15 15:56:45   3826s] 
[11/15 15:56:45   3826s]              0V	    VSS
[11/15 15:56:45   3826s]            0.9V	    VDD
[11/15 15:56:45   3826s] Begin Processing Timing Library for Power Calculation
[11/15 15:56:45   3826s] 
[11/15 15:56:45   3826s] Begin Processing Timing Library for Power Calculation
[11/15 15:56:45   3826s] 
[11/15 15:56:45   3826s] 
[11/15 15:56:45   3826s] 
[11/15 15:56:45   3826s] Begin Processing Power Net/Grid for Power Calculation
[11/15 15:56:45   3826s] 
[11/15 15:56:45   3826s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=5275.05MB/7964.39MB/5489.42MB)
[11/15 15:56:45   3826s] 
[11/15 15:56:45   3826s] Begin Processing Timing Window Data for Power Calculation
[11/15 15:56:45   3826s] 
[11/15 15:56:45   3826s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=5275.05MB/7964.39MB/5489.42MB)
[11/15 15:56:45   3826s] 
[11/15 15:56:46   3827s] Begin Processing User Attributes
[11/15 15:56:46   3827s] 
[11/15 15:56:46   3827s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=5275.05MB/7964.39MB/5489.42MB)
[11/15 15:56:46   3827s] 
[11/15 15:56:46   3827s] Begin Processing Signal Activity
[11/15 15:56:46   3827s] 
[11/15 15:56:47   3828s] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=5275.29MB/7964.39MB/5489.42MB)
[11/15 15:56:47   3828s] 
[11/15 15:56:47   3828s] Begin Power Computation
[11/15 15:56:47   3828s] 
[11/15 15:56:47   3828s]       ----------------------------------------------------------
[11/15 15:56:47   3828s]       # of cell(s) missing both power/leakage table: 0
[11/15 15:56:47   3828s]       # of cell(s) missing power table: 2
[11/15 15:56:47   3828s]       # of cell(s) missing leakage table: 0
[11/15 15:56:47   3828s]       # of MSMV cell(s) missing power_level: 0
[11/15 15:56:47   3828s]       ----------------------------------------------------------
[11/15 15:56:47   3828s] CellName                                  Missing Table(s)
[11/15 15:56:47   3828s] TIEHIX1MA10TH                             internal power, 
[11/15 15:56:47   3828s] TIELOX1MA10TH                             internal power, 
[11/15 15:56:47   3828s] 
[11/15 15:56:47   3828s] 
[11/15 15:56:47   3829s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=5280.47MB/7965.16MB/5489.42MB)
[11/15 15:56:47   3829s] 
[11/15 15:56:47   3829s] Begin Processing User Attributes
[11/15 15:56:47   3829s] 
[11/15 15:56:47   3829s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=5280.47MB/7965.16MB/5489.42MB)
[11/15 15:56:47   3829s] 
[11/15 15:56:47   3829s] Ended Power Analysis: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=5280.47MB/7965.16MB/5489.42MB)
[11/15 15:56:47   3829s] 
[11/15 15:56:47   3829s] *



[11/15 15:56:47   3829s] Total Power
[11/15 15:56:47   3829s] -----------------------------------------------------------------------------------------
[11/15 15:56:47   3829s] Total Leakage Power:         1.24250410
[11/15 15:56:47   3829s] -----------------------------------------------------------------------------------------
[11/15 15:56:48   3829s] Processing average sequential pin duty cycle 
[11/15 15:56:48   3830s]   Timing Snapshot: (REF)
[11/15 15:56:48   3830s]      Weighted WNS: 0.000
[11/15 15:56:48   3830s]       All  PG WNS: 0.000
[11/15 15:56:48   3830s]       High PG WNS: 0.000
[11/15 15:56:48   3830s]       All  PG TNS: 0.000
[11/15 15:56:48   3830s]       High PG TNS: 0.000
[11/15 15:56:48   3830s]    Category Slack: { [L, 0.003] [H, 0.003] [H, 0.029] }
[11/15 15:56:48   3830s] 
[11/15 15:56:48   3830s] 
[11/15 15:56:48   3830s] Creating Lib Analyzer ...
[11/15 15:56:48   3830s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 8 threads.
[11/15 15:56:48   3830s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[11/15 15:56:48   3830s] Total number of usable buffers from Lib Analyzer: 40 ( BUFX1MA10TH BUFX1BA10TH BUFX0P8BA10TH BUFHX1MA10TH BUFHX0P8MA10TH BUFX2MA10TH BUFX2BA10TH BUFX1P7MA10TH BUFX1P7BA10TH BUFX1P2BA10TH BUFHX1P7MA10TH BUFX3MA10TH BUFX3BA10TH BUFX2P5MA10TH BUFHX2MA10TH BUFHX3MA10TH BUFX4MA10TH BUFX4BA10TH BUFX5MA10TH BUFX5BA10TH BUFHX4MA10TH BUFHX3P5MA10TH BUFX6MA10TH BUFX6BA10TH BUFHX5MA10TH BUFHX6MA10TH BUFX7P5MA10TH BUFX7P5BA10TH BUFX9MA10TH BUFX9BA10TH BUFX11MA10TH BUFX11BA10TH BUFHX9MA10TH BUFX13MA10TH BUFX13BA10TH BUFHX11MA10TH BUFX16MA10TH BUFX16BA10TH BUFHX13MA10TH BUFHX16MA10TH)
[11/15 15:56:48   3830s] Total number of usable inverters from Lib Analyzer: 27 ( INVX1MA10TH INVX1BA10TH INVX0P8BA10TH INVX0P7BA10TH INVX0P6BA10TH INVX2MA10TH INVX2BA10TH INVX1P7BA10TH INVX1P4BA10TH INVX1P2BA10TH INVX3MA10TH INVX3BA10TH INVX4MA10TH INVX4BA10TH INVX3P5BA10TH INVX5MA10TH INVX5BA10TH INVX6MA10TH INVX6BA10TH INVX7P5MA10TH INVX7P5BA10TH INVX9MA10TH INVX9BA10TH INVX11MA10TH INVX11BA10TH INVX13BA10TH INVX16BA10TH)
[11/15 15:56:48   3830s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TH DLY4X0P5MA10TH)
[11/15 15:56:48   3830s] 
[11/15 15:56:48   3830s] {RT worst_rc_corner 0 7 7 0}
[11/15 15:56:49   3830s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:03:51 mem=7037.1M
[11/15 15:56:49   3830s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:03:51 mem=7037.1M
[11/15 15:56:49   3830s] Creating Lib Analyzer, finished. 
[11/15 15:56:49   3831s] OptDebug: Start of Power Reclaim:
+----------+------+-----+
|Path Group|   WNS|  TNS|
+----------+------+-----+
|default   |12.942|0.000|
|reg2cgate | 0.003|0.000|
|reg2reg   | 0.029|0.000|
|HEPG      | 0.003|0.000|
|All Paths | 0.003|0.000|
+----------+------+-----+

[11/15 15:56:49   3831s] Begin: Core Leakage Power Optimization
[11/15 15:56:49   3831s] *** PowerOpt #3 [begin] : totSession cpu/real = 1:03:51.2/0:19:49.2 (3.2), mem = 7037.1M
[11/15 15:56:49   3831s] Processing average sequential pin duty cycle 
[11/15 15:56:49   3831s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.89100.26
[11/15 15:56:49   3831s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:56:49   3831s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:56:49   3831s] (I,S,L,T): setup_analysis_view: NA, NA, 0.366157, 0.366157
[11/15 15:56:49   3831s] (I,S,L) ClockInsts: setup_analysis_view: NA, NA, 0.00969462
[11/15 15:56:49   3831s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/15 15:56:49   3831s] ### Creating PhyDesignMc. totSessionCpu=1:03:51 mem=7037.1M
[11/15 15:56:49   3831s] OPERPROF: Starting DPlace-Init at level 1, MEM:7037.1M
[11/15 15:56:49   3831s] z: 2, totalTracks: 1
[11/15 15:56:49   3831s] z: 4, totalTracks: 1
[11/15 15:56:49   3831s] z: 6, totalTracks: 1
[11/15 15:56:49   3831s] z: 8, totalTracks: 1
[11/15 15:56:49   3831s] #spOpts: N=65 mergeVia=F 
[11/15 15:56:49   3831s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:7037.1M
[11/15 15:56:49   3831s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.051, REAL:0.051, MEM:7037.1M
[11/15 15:56:49   3831s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=7037.1MB).
[11/15 15:56:49   3831s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.082, REAL:0.082, MEM:7037.1M
[11/15 15:56:49   3831s] TotalInstCnt at PhyDesignMc Initialization: 29,722
[11/15 15:56:49   3831s] ### Creating PhyDesignMc, finished. totSessionCpu=1:03:52 mem=7037.1M
[11/15 15:56:49   3831s] ### Creating RouteCongInterface, started
[11/15 15:56:50   3831s] ### Creating RouteCongInterface, finished
[11/15 15:56:50   3832s] Usable buffer cells for single buffer setup transform:
[11/15 15:56:50   3832s] BUFX1MA10TH BUFX1BA10TH BUFX0P8BA10TH BUFHX1MA10TH BUFHX0P8MA10TH BUFX2MA10TH BUFX2BA10TH BUFX1P7MA10TH BUFX1P7BA10TH BUFX1P2BA10TH BUFHX1P7MA10TH BUFX3MA10TH BUFX3BA10TH BUFX2P5MA10TH BUFHX2MA10TH BUFHX3MA10TH BUFX4MA10TH BUFX4BA10TH BUFX5MA10TH BUFX5BA10TH BUFHX4MA10TH BUFHX3P5MA10TH BUFX6MA10TH BUFX6BA10TH BUFHX5MA10TH BUFHX6MA10TH BUFX7P5MA10TH BUFX7P5BA10TH BUFX9MA10TH BUFX9BA10TH BUFX11MA10TH BUFX11BA10TH BUFHX9MA10TH BUFX13MA10TH BUFX13BA10TH BUFHX11MA10TH BUFX16MA10TH BUFX16BA10TH BUFHX13MA10TH BUFHX16MA10TH 
[11/15 15:56:50   3832s] Number of usable buffer cells above: 40
[11/15 15:56:51   3833s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:7037.1M
[11/15 15:56:51   3833s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:7037.1M
[11/15 15:56:51   3833s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[11/15 15:56:52   3834s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[11/15 15:56:52   3834s] Info: violation cost 422.835907 (cap = 10.766273, tran = 412.069550, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/15 15:56:52   3834s] Begin: glitch net info
[11/15 15:56:52   3834s] glitch slack range: number of glitch nets
[11/15 15:56:52   3834s] glitch slack < -0.32 : 0
[11/15 15:56:52   3834s] -0.32 < glitch slack < -0.28 : 0
[11/15 15:56:52   3834s] -0.28 < glitch slack < -0.24 : 0
[11/15 15:56:52   3834s] -0.24 < glitch slack < -0.2 : 0
[11/15 15:56:52   3834s] -0.2 < glitch slack < -0.16 : 0
[11/15 15:56:52   3834s] -0.16 < glitch slack < -0.12 : 0
[11/15 15:56:52   3834s] -0.12 < glitch slack < -0.08 : 0
[11/15 15:56:52   3834s] -0.08 < glitch slack < -0.04 : 0
[11/15 15:56:52   3834s] -0.04 < glitch slack : 0
[11/15 15:56:52   3834s] End: glitch net info
[11/15 15:56:52   3834s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 44.43
[11/15 15:56:52   3834s] +---------+---------+--------+--------+------------+--------+
[11/15 15:56:52   3834s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/15 15:56:52   3834s] +---------+---------+--------+--------+------------+--------+
[11/15 15:56:52   3834s] |   44.43%|        -|   0.000|   0.000|   0:00:00.0| 7037.1M|
[11/15 15:56:52   3834s] #optDebug: <stH: 2.0000 MiSeL: 33.7880>
[11/15 15:56:52   3834s] Running power reclaim iteration with 0.02577 cutoff 
[11/15 15:56:52   3837s] |   44.43%|        0|   0.000|   0.000|   0:00:00.0| 7151.6M|
[11/15 15:56:52   3837s] Running power reclaim iteration with 0.02577 cutoff 
[11/15 15:56:53   3839s] |   44.43%|        0|   0.000|   0.000|   0:00:01.0| 7151.6M|
[11/15 15:56:53   3839s] +---------+---------+--------+--------+------------+--------+
[11/15 15:56:53   3839s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 44.43
[11/15 15:56:53   3839s] 
[11/15 15:56:53   3839s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[11/15 15:56:53   3839s] --------------------------------------------------------------
[11/15 15:56:53   3839s] |                                   | Total     | Sequential |
[11/15 15:56:53   3839s] --------------------------------------------------------------
[11/15 15:56:53   3839s] | Num insts resized                 |       0  |       0    |
[11/15 15:56:53   3839s] | Num insts undone                  |       0  |       0    |
[11/15 15:56:53   3839s] | Num insts Downsized               |       0  |       0    |
[11/15 15:56:53   3839s] | Num insts Samesized               |       0  |       0    |
[11/15 15:56:53   3839s] | Num insts Upsized                 |       0  |       0    |
[11/15 15:56:53   3839s] | Num multiple commits+uncommits    |       0  |       -    |
[11/15 15:56:53   3839s] --------------------------------------------------------------
[11/15 15:56:53   3839s] 
[11/15 15:56:53   3839s] 
[11/15 15:56:53   3839s] =======================================================================
[11/15 15:56:53   3839s]                 Reasons for not reclaiming further
[11/15 15:56:53   3839s] =======================================================================
[11/15 15:56:53   3839s] *info: Total 3585 instance(s) which couldn't be reclaimed.
[11/15 15:56:53   3839s] 
[11/15 15:56:53   3839s] Resizing failure reasons
[11/15 15:56:53   3839s] ------------------------------------------------
[11/15 15:56:53   3839s] *info:  3078 instance(s): Could not be reclaimed because of internal reason: SkipHighFanoutNetReclaimResize.
[11/15 15:56:53   3839s] *info:   507 instance(s): Could not be reclaimed because instance not ok to be resized.
[11/15 15:56:53   3839s] 
[11/15 15:56:53   3839s] 
[11/15 15:56:53   3839s] Number of insts committed for which the initial cell was dont use = 0
[11/15 15:56:53   3839s] End: Core Leakage Power Optimization (cpu = 0:00:08.1) (real = 0:00:04.0) **
[11/15 15:56:53   3839s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:7151.6M
[11/15 15:56:53   3839s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.207, REAL:0.047, MEM:7151.6M
[11/15 15:56:53   3839s] TotalInstCnt at PhyDesignMc Destruction: 29,722
[11/15 15:56:53   3839s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:56:53   3839s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:56:53   3839s] (I,S,L,T): setup_analysis_view: NA, NA, 0.366157, 0.366157
[11/15 15:56:53   3839s] (I,S,L) ClockInsts: setup_analysis_view: NA, NA, 0.00969462
[11/15 15:56:53   3839s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.89100.26
[11/15 15:56:53   3839s] *** PowerOpt #3 [finish] : cpu/real = 0:00:08.6/0:00:03.7 (2.3), totSession cpu/real = 1:03:59.8/0:19:52.9 (3.2), mem = 7151.6M
[11/15 15:56:53   3839s] 
[11/15 15:56:53   3839s] =============================================================================================
[11/15 15:56:53   3839s]  Step TAT Report for PowerOpt #3                                                20.12-s088_1
[11/15 15:56:53   3839s] =============================================================================================
[11/15 15:56:53   3839s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/15 15:56:53   3839s] ---------------------------------------------------------------------------------------------
[11/15 15:56:53   3839s] [ SlackTraversorInit     ]      1   0:00:00.2  (   4.8 % )     0:00:00.2 /  0:00:00.2    1.0
[11/15 15:56:53   3839s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.5
[11/15 15:56:53   3839s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   4.8 % )     0:00:00.2 /  0:00:00.2    1.0
[11/15 15:56:53   3839s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   4.6 % )     0:00:00.2 /  0:00:00.2    1.3
[11/15 15:56:53   3839s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:56:53   3839s] [ BottleneckAnalyzerInit ]      2   0:00:00.8  (  20.4 % )     0:00:00.8 /  0:00:03.9    5.1
[11/15 15:56:53   3839s] [ OptSingleIteration     ]      4   0:00:00.0  (   0.5 % )     0:00:00.1 /  0:00:01.0    7.1
[11/15 15:56:53   3839s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:56:53   3839s] [ OptEval                ]      2   0:00:00.1  (   3.4 % )     0:00:00.1 /  0:00:01.0    7.8
[11/15 15:56:53   3839s] [ OptCommit              ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:56:53   3839s] [ DrvFindVioNets         ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.3    6.6
[11/15 15:56:53   3839s] [ ReportGlitchViolation  ]      1   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.1    1.1
[11/15 15:56:53   3839s] [ MISC                   ]          0:00:02.2  (  58.1 % )     0:00:02.2 /  0:00:02.7    1.2
[11/15 15:56:53   3839s] ---------------------------------------------------------------------------------------------
[11/15 15:56:53   3839s]  PowerOpt #3 TOTAL                  0:00:03.7  ( 100.0 % )     0:00:03.7 /  0:00:08.6    2.3
[11/15 15:56:53   3839s] ---------------------------------------------------------------------------------------------
[11/15 15:56:53   3839s] 
[11/15 15:56:53   3839s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[11/15 15:56:53   3840s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[11/15 15:56:53   3840s] Info: violation cost 422.835907 (cap = 10.766273, tran = 412.069550, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/15 15:56:53   3840s] Begin: glitch net info
[11/15 15:56:53   3840s] glitch slack range: number of glitch nets
[11/15 15:56:53   3840s] glitch slack < -0.32 : 0
[11/15 15:56:53   3840s] -0.32 < glitch slack < -0.28 : 0
[11/15 15:56:53   3840s] -0.28 < glitch slack < -0.24 : 0
[11/15 15:56:53   3840s] -0.24 < glitch slack < -0.2 : 0
[11/15 15:56:53   3840s] -0.2 < glitch slack < -0.16 : 0
[11/15 15:56:53   3840s] -0.16 < glitch slack < -0.12 : 0
[11/15 15:56:53   3840s] -0.12 < glitch slack < -0.08 : 0
[11/15 15:56:53   3840s] -0.08 < glitch slack < -0.04 : 0
[11/15 15:56:53   3840s] -0.04 < glitch slack : 0
[11/15 15:56:53   3840s] End: glitch net info
[11/15 15:56:53   3840s]   Timing Snapshot: (TGT)
[11/15 15:56:53   3840s]      Weighted WNS: 0.000
[11/15 15:56:53   3840s]       All  PG WNS: 0.000
[11/15 15:56:53   3840s]       High PG WNS: 0.000
[11/15 15:56:53   3840s]       All  PG TNS: 0.000
[11/15 15:56:53   3840s]       High PG TNS: 0.000
[11/15 15:56:53   3840s]    Category Slack: { [L, 0.003] [H, 0.003] [H, 0.029] }
[11/15 15:56:53   3840s] 
[11/15 15:56:53   3840s] Checking setup slack degradation ...
[11/15 15:56:53   3840s] 
[11/15 15:56:53   3840s] Recovery Manager:
[11/15 15:56:53   3840s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.150) - Skip
[11/15 15:56:53   3840s]   High Effort WNS Jump: 0.000 (REF: { 0.000, 0.000 }, TGT: { 0.000, 0.000 }, Threshold: 0.075) - Skip
[11/15 15:56:53   3840s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 10.000) - Skip
[11/15 15:56:53   3840s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 5.000) - Skip
[11/15 15:56:53   3840s] 
[11/15 15:56:54   3841s] OptDebug: End of Power Reclaim:
+----------+------+-----+
|Path Group|   WNS|  TNS|
+----------+------+-----+
|default   |12.942|0.000|
|reg2cgate | 0.003|0.000|
|reg2reg   | 0.029|0.000|
|HEPG      | 0.003|0.000|
|All Paths | 0.003|0.000|
+----------+------+-----+

[11/15 15:56:54   3841s] End: Leakage Power Optimization (cpu=0:00:10, real=0:00:05, mem=6750.14M, totSessionCpu=1:04:01).
[11/15 15:56:54   3841s] Deleting Lib Analyzer.
[11/15 15:56:54   3841s] **optDesign ... cpu = 0:03:37, real = 0:01:23, mem = 5238.2M, totSessionCpu=1:04:01 **
[11/15 15:56:54   3841s] Running refinePlace -preserveRouting true -hardFence false
[11/15 15:56:54   3841s] OPERPROF: Starting RefinePlace2 at level 1, MEM:6746.1M
[11/15 15:56:54   3841s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:6746.1M
[11/15 15:56:54   3841s] OPERPROF:     Starting DPlace-Init at level 3, MEM:6746.1M
[11/15 15:56:54   3841s] z: 2, totalTracks: 1
[11/15 15:56:54   3841s] z: 4, totalTracks: 1
[11/15 15:56:54   3841s] z: 6, totalTracks: 1
[11/15 15:56:54   3841s] z: 8, totalTracks: 1
[11/15 15:56:54   3841s] #spOpts: N=65 
[11/15 15:56:54   3841s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:6746.1M
[11/15 15:56:54   3841s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.062, REAL:0.062, MEM:6746.1M
[11/15 15:56:54   3841s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=6746.1MB).
[11/15 15:56:54   3841s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.092, REAL:0.092, MEM:6746.1M
[11/15 15:56:54   3841s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.092, REAL:0.092, MEM:6746.1M
[11/15 15:56:54   3841s] TDRefine: refinePlace mode spiral search
[11/15 15:56:54   3841s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.89100.23
[11/15 15:56:54   3841s] OPERPROF:   Starting RefinePlace at level 2, MEM:6746.1M
[11/15 15:56:54   3841s] *** Starting refinePlace (1:04:01 mem=6746.1M) ***
[11/15 15:56:54   3841s] Total net bbox length = 8.939e+05 (5.341e+05 3.598e+05) (ext = 5.223e+04)
[11/15 15:56:54   3841s] OPERPROF:     Starting CellHaloInit at level 3, MEM:6746.1M
[11/15 15:56:54   3841s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.002, REAL:0.002, MEM:6746.1M
[11/15 15:56:54   3841s] OPERPROF:     Starting CellHaloInit at level 3, MEM:6746.1M
[11/15 15:56:54   3841s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.002, REAL:0.002, MEM:6746.1M
[11/15 15:56:54   3841s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:6746.1M
[11/15 15:56:54   3841s] Starting refinePlace ...
[11/15 15:56:54   3841s] One DDP V2 for no tweak run.
[11/15 15:56:54   3841s]   Spread Effort: high, post-route mode, useDDP on.
[11/15 15:56:54   3841s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=6752.2MB) @(1:04:01 - 1:04:01).
[11/15 15:56:54   3841s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 15:56:54   3841s] wireLenOptFixPriorityInst 4543 inst fixed
[11/15 15:56:54   3841s] 
[11/15 15:56:54   3841s] Running Spiral MT with 8 threads  fetchWidth=493 
[11/15 15:56:55   3842s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 15:56:55   3842s] [CPU] RefinePlace/Legalization (cpu=0:00:00.9, real=0:00:01.0, mem=6760.2MB) @(1:04:01 - 1:04:02).
[11/15 15:56:55   3842s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 15:56:55   3842s] 	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 6760.2MB
[11/15 15:56:55   3842s] Statistics of distance of Instance movement in refine placement:
[11/15 15:56:55   3842s]   maximum (X+Y) =         0.00 um
[11/15 15:56:55   3842s]   mean    (X+Y) =         0.00 um
[11/15 15:56:55   3842s] Summary Report:
[11/15 15:56:55   3842s] Instances move: 0 (out of 29158 movable)
[11/15 15:56:55   3842s] Instances flipped: 0
[11/15 15:56:55   3842s] Mean displacement: 0.00 um
[11/15 15:56:55   3842s] Max displacement: 0.00 um 
[11/15 15:56:55   3842s] Total instances moved : 0
[11/15 15:56:55   3842s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.007, REAL:0.592, MEM:6760.2M
[11/15 15:56:55   3842s] Total net bbox length = 8.939e+05 (5.341e+05 3.598e+05) (ext = 5.223e+04)
[11/15 15:56:55   3842s] Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 6760.2MB
[11/15 15:56:55   3842s] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:01.0, mem=6760.2MB) @(1:04:01 - 1:04:02).
[11/15 15:56:55   3842s] *** Finished refinePlace (1:04:02 mem=6760.2M) ***
[11/15 15:56:55   3842s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.89100.23
[11/15 15:56:55   3842s] OPERPROF:   Finished RefinePlace at level 2, CPU:1.082, REAL:0.668, MEM:6760.2M
[11/15 15:56:55   3842s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:6760.2M
[11/15 15:56:55   3842s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.205, REAL:0.045, MEM:6753.6M
[11/15 15:56:55   3842s] OPERPROF: Finished RefinePlace2 at level 1, CPU:1.380, REAL:0.805, MEM:6753.6M
[11/15 15:56:55   3843s]   Timing/DRV Snapshot: (REF)
[11/15 15:56:55   3843s]      Weighted WNS: 0.000
[11/15 15:56:55   3843s]       All  PG WNS: 0.000
[11/15 15:56:55   3843s]       High PG WNS: 0.000
[11/15 15:56:55   3843s]       All  PG TNS: 0.000
[11/15 15:56:55   3843s]       High PG TNS: 0.000
[11/15 15:56:55   3843s]          Tran DRV: 32 (32)
[11/15 15:56:55   3843s]           Cap DRV: 32 (32)
[11/15 15:56:55   3843s]        Fanout DRV: 0 (0)
[11/15 15:56:55   3843s]            Glitch: 0 (0)
[11/15 15:56:55   3843s]    Category Slack: { [L, 0.003] [H, 0.003] [H, 0.029] }
[11/15 15:56:55   3843s] 
[11/15 15:56:55   3843s] 
[11/15 15:56:55   3843s] Creating Lib Analyzer ...
[11/15 15:56:55   3843s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 8 threads.
[11/15 15:56:55   3843s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[11/15 15:56:55   3843s] Total number of usable buffers from Lib Analyzer: 40 ( BUFX1MA10TH BUFX1BA10TH BUFX0P8BA10TH BUFHX1MA10TH BUFHX0P8MA10TH BUFX2MA10TH BUFX2BA10TH BUFX1P7MA10TH BUFX1P7BA10TH BUFX1P2BA10TH BUFHX1P7MA10TH BUFX3MA10TH BUFX3BA10TH BUFX2P5MA10TH BUFHX2MA10TH BUFHX3MA10TH BUFX4MA10TH BUFX4BA10TH BUFX5MA10TH BUFX5BA10TH BUFHX4MA10TH BUFHX3P5MA10TH BUFX6MA10TH BUFX6BA10TH BUFHX5MA10TH BUFHX6MA10TH BUFX7P5MA10TH BUFX7P5BA10TH BUFX9MA10TH BUFX9BA10TH BUFX11MA10TH BUFX11BA10TH BUFHX9MA10TH BUFX13MA10TH BUFX13BA10TH BUFHX11MA10TH BUFX16MA10TH BUFX16BA10TH BUFHX13MA10TH BUFHX16MA10TH)
[11/15 15:56:55   3843s] Total number of usable inverters from Lib Analyzer: 27 ( INVX1MA10TH INVX1BA10TH INVX0P8BA10TH INVX0P7BA10TH INVX0P6BA10TH INVX2MA10TH INVX2BA10TH INVX1P7BA10TH INVX1P4BA10TH INVX1P2BA10TH INVX3MA10TH INVX3BA10TH INVX4MA10TH INVX4BA10TH INVX3P5BA10TH INVX5MA10TH INVX5BA10TH INVX6MA10TH INVX6BA10TH INVX7P5MA10TH INVX7P5BA10TH INVX9MA10TH INVX9BA10TH INVX11MA10TH INVX11BA10TH INVX13BA10TH INVX16BA10TH)
[11/15 15:56:55   3843s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TH DLY4X0P5MA10TH)
[11/15 15:56:55   3843s] 
[11/15 15:56:55   3843s] {RT worst_rc_corner 0 7 7 0}
[11/15 15:56:56   3844s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:04:04 mem=6753.6M
[11/15 15:56:56   3844s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:04:04 mem=6753.6M
[11/15 15:56:56   3844s] Creating Lib Analyzer, finished. 
[11/15 15:56:56   3844s] Deleting Cell Server ...
[11/15 15:56:56   3844s] Deleting Lib Analyzer.
[11/15 15:56:56   3844s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/15 15:56:56   3844s] Creating Cell Server ...(0, 0, 0, 0)
[11/15 15:56:56   3844s] Summary for sequential cells identification: 
[11/15 15:56:56   3844s]   Identified SBFF number: 148
[11/15 15:56:56   3844s]   Identified MBFF number: 0
[11/15 15:56:56   3844s]   Identified SB Latch number: 0
[11/15 15:56:56   3844s]   Identified MB Latch number: 0
[11/15 15:56:56   3844s]   Not identified SBFF number: 0
[11/15 15:56:56   3844s]   Not identified MBFF number: 0
[11/15 15:56:56   3844s]   Not identified SB Latch number: 0
[11/15 15:56:56   3844s]   Not identified MB Latch number: 0
[11/15 15:56:56   3844s]   Number of sequential cells which are not FFs: 106
[11/15 15:56:56   3844s]  Visiting view : setup_analysis_view
[11/15 15:56:56   3844s]    : PowerDomain = none : Weighted F : unweighted  = 21.30 (1.000) with rcCorner = 0
[11/15 15:56:56   3844s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[11/15 15:56:56   3844s]  Visiting view : hold_analysis_view
[11/15 15:56:56   3844s]    : PowerDomain = none : Weighted F : unweighted  = 8.80 (1.000) with rcCorner = 1
[11/15 15:56:56   3844s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[11/15 15:56:56   3844s]  Setting StdDelay to 21.30
[11/15 15:56:56   3844s] Creating Cell Server, finished. 
[11/15 15:56:56   3844s] 
[11/15 15:56:56   3844s] Deleting Cell Server ...
[11/15 15:56:56   3844s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:6753.6M
[11/15 15:56:56   3844s] Deleted 0 physical inst  (cell FILLTIE128A10TH / prefix FILLER).
[11/15 15:56:56   3844s] Deleted 0 physical inst  (cell FILLTIE64A10TH / prefix FILLER).
[11/15 15:56:56   3844s] Deleted 0 physical inst  (cell FILLTIE32A10TH / prefix FILLER).
[11/15 15:56:56   3844s] Deleted 0 physical inst  (cell FILLTIE16A10TH / prefix FILLER).
[11/15 15:56:56   3844s] Deleted 0 physical inst  (cell FILLTIE8A10TH / prefix FILLER).
[11/15 15:56:56   3844s] Deleted 0 physical inst  (cell FILLTIE4A10TH / prefix FILLER).
[11/15 15:56:56   3844s] Deleted 0 physical inst  (cell FILLTIE2A10TH / prefix FILLER).
[11/15 15:56:56   3844s] Deleted 0 physical inst  (cell FILL128A10TH / prefix FILLER).
[11/15 15:56:56   3844s] Deleted 0 physical inst  (cell FILL64A10TH / prefix FILLER).
[11/15 15:56:56   3844s] Deleted 0 physical inst  (cell FILL32A10TH / prefix FILLER).
[11/15 15:56:56   3844s] Deleted 0 physical inst  (cell FILL16A10TH / prefix FILLER).
[11/15 15:56:56   3844s] Deleted 0 physical inst  (cell FILL8A10TH / prefix FILLER).
[11/15 15:56:56   3844s] Deleted 0 physical inst  (cell FILL4A10TH / prefix FILLER).
[11/15 15:56:56   3844s] Deleted 0 physical inst  (cell FILL2A10TH / prefix FILLER).
[11/15 15:56:56   3844s] Deleted 0 physical inst  (cell FILL1A10TH / prefix FILLER).
[11/15 15:56:56   3844s] Did not delete 6495 physical insts as they did not match the given prefix <FILLER>.
[11/15 15:56:56   3844s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.005, REAL:0.005, MEM:6753.6M
[11/15 15:56:56   3844s] OPERPROF: Starting spInitSiteArr at level 1, MEM:6753.6M
[11/15 15:56:57   3844s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.057, REAL:0.057, MEM:6753.6M
[11/15 15:56:57   3844s] GigaOpt Hold Optimizer is used
[11/15 15:56:57   3844s] #InfoCS: Num dontuse cells 84, Num usable cells 1283
[11/15 15:56:57   3844s] optDesignOneStep: Power Flow
[11/15 15:56:57   3844s] #InfoCS: Num dontuse cells 84, Num usable cells 1283
[11/15 15:56:57   3844s] *** HoldOpt #2 [begin] : totSession cpu/real = 1:04:04.5/0:19:56.5 (3.2), mem = 6753.6M
[11/15 15:56:57   3844s] End AAE Lib Interpolated Model. (MEM=6753.63 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 15:56:57   3844s] 
[11/15 15:56:57   3844s] Creating Lib Analyzer ...
[11/15 15:56:57   3844s] Creating Cell Server ...(0, 0, 0, 0)
[11/15 15:56:57   3844s] Summary for sequential cells identification: 
[11/15 15:56:57   3844s]   Identified SBFF number: 148
[11/15 15:56:57   3844s]   Identified MBFF number: 0
[11/15 15:56:57   3844s]   Identified SB Latch number: 0
[11/15 15:56:57   3844s]   Identified MB Latch number: 0
[11/15 15:56:57   3844s]   Not identified SBFF number: 0
[11/15 15:56:57   3844s]   Not identified MBFF number: 0
[11/15 15:56:57   3844s]   Not identified SB Latch number: 0
[11/15 15:56:57   3844s]   Not identified MB Latch number: 0
[11/15 15:56:57   3844s]   Number of sequential cells which are not FFs: 106
[11/15 15:56:57   3844s]  Visiting view : setup_analysis_view
[11/15 15:56:57   3844s]    : PowerDomain = none : Weighted F : unweighted  = 21.30 (1.000) with rcCorner = 0
[11/15 15:56:57   3844s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[11/15 15:56:57   3844s]  Visiting view : hold_analysis_view
[11/15 15:56:57   3844s]    : PowerDomain = none : Weighted F : unweighted  = 8.80 (1.000) with rcCorner = 1
[11/15 15:56:57   3844s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[11/15 15:56:57   3844s]  Setting StdDelay to 21.30
[11/15 15:56:57   3844s] Creating Cell Server, finished. 
[11/15 15:56:57   3844s] 
[11/15 15:56:57   3844s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 8 threads.
[11/15 15:56:57   3844s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[11/15 15:56:57   3844s] Total number of usable buffers from Lib Analyzer: 38 ( BUFHX1MA10TH BUFX2MA10TH BUFX2BA10TH BUFX1P4MA10TH BUFX1P4BA10TH BUFX1P2MA10TH BUFHX1P4MA10TH BUFX3MA10TH BUFX3BA10TH BUFX2P5MA10TH BUFX2P5BA10TH BUFHX2MA10TH FRICGX1BA10TH BUFHX2P5MA10TH FRICGX2BA10TH FRICGX1P7BA10TH FRICGX1P4BA10TH BUFX4MA10TH BUFX4BA10TH BUFX3P5MA10TH BUFX3P5BA10TH BUFX5MA10TH BUFHX5MA10TH FRICGX3P5BA10TH BUFHX6MA10TH FRICGX5BA10TH BUFX7P5MA10TH BUFX7P5BA10TH FRICGX6BA10TH BUFX9BA10TH BUFHX7P5MA10TH FRICGX7P5BA10TH BUFX11MA10TH BUFHX9MA10TH BUFHX11MA10TH FRICGX11BA10TH BUFHX13MA10TH BUFHX16MA10TH)
[11/15 15:56:57   3844s] Total number of usable inverters from Lib Analyzer: 40 ( INVX1MA10TH INVX1BA10TH INVX0P8MA10TH INVX0P8BA10TH INVX0P7MA10TH INVX0P7BA10TH INVX0P6MA10TH INVX0P6BA10TH INVX0P5MA10TH INVX0P5BA10TH INVX2MA10TH INVX2BA10TH INVX1P7MA10TH INVX1P7BA10TH INVX1P4MA10TH INVX1P4BA10TH INVX1P2MA10TH INVX1P2BA10TH INVX3MA10TH INVX3BA10TH INVX2P5MA10TH INVX2P5BA10TH INVX4MA10TH INVX4BA10TH INVX3P5MA10TH INVX3P5BA10TH INVX5MA10TH INVX5BA10TH INVX6MA10TH INVX6BA10TH INVX7P5MA10TH INVX7P5BA10TH INVX9MA10TH INVX9BA10TH INVX11MA10TH INVX11BA10TH INVX13MA10TH INVX13BA10TH INVX16MA10TH INVX16BA10TH)
[11/15 15:56:57   3844s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TH DLY4X0P5MA10TH)
[11/15 15:56:57   3844s] 
[11/15 15:56:57   3844s] {RT worst_rc_corner 0 7 7 0}
[11/15 15:56:57   3845s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:04:05 mem=6753.6M
[11/15 15:56:58   3845s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:04:05 mem=6753.6M
[11/15 15:56:58   3845s] Creating Lib Analyzer, finished. 
[11/15 15:56:58   3845s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:04:05 mem=6753.6M ***
[11/15 15:56:58   3845s] Processing average sequential pin duty cycle 
[11/15 15:56:58   3845s] Running 'saveTimingGraph -compress -file /tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/opt_timing_graph_ntc0sU/timingGraph.tgz -dir /tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/opt_timing_graph_ntc0sU -prefix timingGraph'
[11/15 15:56:58   3846s] Done saveTimingGraph
[11/15 15:56:58   3846s] Latch borrow mode reset to max_borrow
[11/15 15:56:59   3848s] Starting delay calculation for Hold views
[11/15 15:56:59   3849s] Starting SI iteration 1 using Infinite Timing Windows
[11/15 15:56:59   3849s] #################################################################################
[11/15 15:56:59   3849s] # Design Stage: PostRoute
[11/15 15:56:59   3849s] # Design Name: MCU
[11/15 15:56:59   3849s] # Design Mode: 65nm
[11/15 15:56:59   3849s] # Analysis Mode: MMMC OCV 
[11/15 15:56:59   3849s] # Parasitics Mode: SPEF/RCDB 
[11/15 15:56:59   3849s] # Signoff Settings: SI On 
[11/15 15:56:59   3849s] #################################################################################
[11/15 15:56:59   3849s] Topological Sorting (REAL = 0:00:00.0, MEM = 6926.6M, InitMEM = 6926.6M)
[11/15 15:56:59   3850s] Setting infinite Tws ...
[11/15 15:56:59   3850s] First Iteration Infinite Tw... 
[11/15 15:56:59   3850s] Calculate late delays in OCV mode...
[11/15 15:56:59   3850s] Calculate early delays in OCV mode...
[11/15 15:56:59   3850s] Start delay calculation (fullDC) (8 T). (MEM=6926.61)
[11/15 15:56:59   3850s] *** Calculating scaling factor for min_library_set libraries using the default operating condition of each library.
[11/15 15:57:00   3850s] End AAE Lib Interpolated Model. (MEM=6938.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 15:57:01   3859s] Total number of fetched objects 32339
[11/15 15:57:01   3859s] AAE_INFO-618: Total number of nets in the design is 33769,  96.6 percent of the nets selected for SI analysis
[11/15 15:57:01   3859s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[11/15 15:57:01   3859s] End delay calculation. (MEM=6963.45 CPU=0:00:08.6 REAL=0:00:01.0)
[11/15 15:57:01   3859s] End delay calculation (fullDC). (MEM=6963.45 CPU=0:00:09.4 REAL=0:00:02.0)
[11/15 15:57:01   3859s] *** CDM Built up (cpu=0:00:10.5  real=0:00:02.0  mem= 6963.4M) ***
[11/15 15:57:02   3863s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 6963.4M)
[11/15 15:57:02   3863s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/15 15:57:02   3863s] Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 6963.4M)
[11/15 15:57:02   3863s] 
[11/15 15:57:02   3863s] Executing IPO callback for view pruning ..
[11/15 15:57:02   3863s] 
[11/15 15:57:02   3863s] Active hold views:
[11/15 15:57:02   3863s]  hold_analysis_view
[11/15 15:57:02   3863s]   Dominating endpoints: 0
[11/15 15:57:02   3863s]   Dominating TNS: -0.000
[11/15 15:57:02   3863s] 
[11/15 15:57:02   3863s] Starting SI iteration 2
[11/15 15:57:02   3863s] Calculate late delays in OCV mode...
[11/15 15:57:02   3864s] Calculate early delays in OCV mode...
[11/15 15:57:02   3864s] Start delay calculation (fullDC) (8 T). (MEM=6658.1)
[11/15 15:57:02   3864s] End AAE Lib Interpolated Model. (MEM=6658.1 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 15:57:03   3864s] Glitch Analysis: View hold_analysis_view -- Total Number of Nets Skipped = 4. 
[11/15 15:57:03   3864s] Glitch Analysis: View hold_analysis_view -- Total Number of Nets Analyzed = 32339. 
[11/15 15:57:03   3864s] Total number of fetched objects 32339
[11/15 15:57:03   3864s] AAE_INFO-618: Total number of nets in the design is 33769,  3.2 percent of the nets selected for SI analysis
[11/15 15:57:03   3864s] End delay calculation. (MEM=6932.82 CPU=0:00:00.5 REAL=0:00:01.0)
[11/15 15:57:03   3864s] End delay calculation (fullDC). (MEM=6932.82 CPU=0:00:00.6 REAL=0:00:01.0)
[11/15 15:57:03   3864s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 6932.8M) ***
[11/15 15:57:03   3867s] *** Done Building Timing Graph (cpu=0:00:18.4 real=0:00:04.0 totSessionCpu=1:04:27 mem=6930.8M)
[11/15 15:57:03   3867s] Done building cte hold timing graph (fixHold) cpu=0:00:21.9 real=0:00:05.0 totSessionCpu=1:04:27 mem=6930.8M ***
[11/15 15:57:04   3869s] Done building hold timer [194 node(s), 191 edge(s), 1 view(s)] (fixHold) cpu=0:00:23.8 real=0:00:06.0 totSessionCpu=1:04:29 mem=6961.3M ***
[11/15 15:57:05   3869s] Running 'restoreTimingGraph -file /tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/opt_timing_graph_ntc0sU/timingGraph.tgz -dir /tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/opt_timing_graph_ntc0sU -prefix timingGraph'
[11/15 15:57:05   3870s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view hold_analysis_view.
[11/15 15:57:05   3870s] Type 'man IMPCTE-290' for more detail.
[11/15 15:57:05   3870s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view hold_analysis_view.
[11/15 15:57:05   3870s] Type 'man IMPCTE-290' for more detail.
[11/15 15:57:05   3870s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view hold_analysis_view.
[11/15 15:57:05   3870s] Type 'man IMPCTE-290' for more detail.
[11/15 15:57:05   3870s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view hold_analysis_view.
[11/15 15:57:05   3870s] Type 'man IMPCTE-290' for more detail.
[11/15 15:57:05   3870s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view hold_analysis_view.
[11/15 15:57:05   3870s] Type 'man IMPCTE-290' for more detail.
[11/15 15:57:05   3870s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view hold_analysis_view.
[11/15 15:57:05   3870s] Type 'man IMPCTE-290' for more detail.
[11/15 15:57:05   3870s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view hold_analysis_view.
[11/15 15:57:05   3870s] Type 'man IMPCTE-290' for more detail.
[11/15 15:57:05   3870s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view hold_analysis_view.
[11/15 15:57:05   3870s] Type 'man IMPCTE-290' for more detail.
[11/15 15:57:05   3870s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view hold_analysis_view.
[11/15 15:57:05   3870s] Type 'man IMPCTE-290' for more detail.
[11/15 15:57:05   3870s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view hold_analysis_view.
[11/15 15:57:05   3870s] Type 'man IMPCTE-290' for more detail.
[11/15 15:57:05   3870s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view hold_analysis_view.
[11/15 15:57:05   3870s] Type 'man IMPCTE-290' for more detail.
[11/15 15:57:05   3870s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view hold_analysis_view.
[11/15 15:57:05   3870s] Type 'man IMPCTE-290' for more detail.
[11/15 15:57:05   3870s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view hold_analysis_view.
[11/15 15:57:05   3870s] Type 'man IMPCTE-290' for more detail.
[11/15 15:57:05   3870s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view hold_analysis_view.
[11/15 15:57:05   3870s] Type 'man IMPCTE-290' for more detail.
[11/15 15:57:05   3870s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view hold_analysis_view.
[11/15 15:57:05   3870s] Type 'man IMPCTE-290' for more detail.
[11/15 15:57:05   3870s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view hold_analysis_view.
[11/15 15:57:05   3870s] Type 'man IMPCTE-290' for more detail.
[11/15 15:57:05   3870s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view hold_analysis_view.
[11/15 15:57:05   3870s] Type 'man IMPCTE-290' for more detail.
[11/15 15:57:05   3870s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view hold_analysis_view.
[11/15 15:57:05   3870s] Type 'man IMPCTE-290' for more detail.
[11/15 15:57:05   3870s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view hold_analysis_view.
[11/15 15:57:05   3870s] Type 'man IMPCTE-290' for more detail.
[11/15 15:57:05   3870s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view hold_analysis_view.
[11/15 15:57:05   3870s] Type 'man IMPCTE-290' for more detail.
[11/15 15:57:05   3870s] **WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
[11/15 15:57:05   3870s] To increase the message display limit, refer to the product command reference manual.
[11/15 15:57:05   3870s] Done restoreTimingGraph
[11/15 15:57:05   3870s] Done building cte setup timing graph (fixHold) cpu=0:00:25.0 real=0:00:07.0 totSessionCpu=1:04:31 mem=7081.4M ***
[11/15 15:57:05   3870s] *info: category slack lower bound [L 0.0] default
[11/15 15:57:05   3870s] *info: category slack lower bound [H 0.0] reg2cgate 
[11/15 15:57:05   3870s] *info: category slack lower bound [H 0.0] reg2reg 
[11/15 15:57:05   3870s] --------------------------------------------------- 
[11/15 15:57:05   3870s]    Setup Violation Summary with Target Slack (0.000 ns)
[11/15 15:57:05   3870s] --------------------------------------------------- 
[11/15 15:57:05   3870s]          WNS    reg2regWNS
[11/15 15:57:05   3870s]     0.003 ns      0.003 ns
[11/15 15:57:05   3870s] --------------------------------------------------- 
[11/15 15:57:05   3870s] Setting latch borrow mode to budget during optimization.
[11/15 15:57:05   3870s] Deleting Cell Server ...
[11/15 15:57:05   3870s] Deleting Lib Analyzer.
[11/15 15:57:05   3870s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/15 15:57:05   3870s] Creating Cell Server ...(0, 0, 0, 0)
[11/15 15:57:06   3870s] Summary for sequential cells identification: 
[11/15 15:57:06   3870s]   Identified SBFF number: 148
[11/15 15:57:06   3870s]   Identified MBFF number: 0
[11/15 15:57:06   3870s]   Identified SB Latch number: 0
[11/15 15:57:06   3870s]   Identified MB Latch number: 0
[11/15 15:57:06   3870s]   Not identified SBFF number: 0
[11/15 15:57:06   3870s]   Not identified MBFF number: 0
[11/15 15:57:06   3870s]   Not identified SB Latch number: 0
[11/15 15:57:06   3870s]   Not identified MB Latch number: 0
[11/15 15:57:06   3870s]   Number of sequential cells which are not FFs: 106
[11/15 15:57:06   3870s]  Visiting view : setup_analysis_view
[11/15 15:57:06   3870s]    : PowerDomain = none : Weighted F : unweighted  = 21.30 (1.000) with rcCorner = 0
[11/15 15:57:06   3870s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[11/15 15:57:06   3870s]  Visiting view : hold_analysis_view
[11/15 15:57:06   3870s]    : PowerDomain = none : Weighted F : unweighted  = 8.80 (1.000) with rcCorner = 1
[11/15 15:57:06   3870s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[11/15 15:57:06   3870s]  Setting StdDelay to 21.30
[11/15 15:57:06   3870s] Creating Cell Server, finished. 
[11/15 15:57:06   3870s] 
[11/15 15:57:06   3870s] Deleting Cell Server ...
[11/15 15:57:06   3870s] 
[11/15 15:57:06   3870s] Creating Lib Analyzer ...
[11/15 15:57:06   3870s] Creating Cell Server ...(0, 0, 0, 0)
[11/15 15:57:06   3870s] Summary for sequential cells identification: 
[11/15 15:57:06   3870s]   Identified SBFF number: 148
[11/15 15:57:06   3870s]   Identified MBFF number: 0
[11/15 15:57:06   3870s]   Identified SB Latch number: 0
[11/15 15:57:06   3870s]   Identified MB Latch number: 0
[11/15 15:57:06   3870s]   Not identified SBFF number: 0
[11/15 15:57:06   3870s]   Not identified MBFF number: 0
[11/15 15:57:06   3870s]   Not identified SB Latch number: 0
[11/15 15:57:06   3870s]   Not identified MB Latch number: 0
[11/15 15:57:06   3870s]   Number of sequential cells which are not FFs: 106
[11/15 15:57:06   3870s]  Visiting view : setup_analysis_view
[11/15 15:57:06   3870s]    : PowerDomain = none : Weighted F : unweighted  = 21.30 (1.000) with rcCorner = 0
[11/15 15:57:06   3870s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[11/15 15:57:06   3870s]  Visiting view : hold_analysis_view
[11/15 15:57:06   3870s]    : PowerDomain = none : Weighted F : unweighted  = 8.80 (1.000) with rcCorner = 1
[11/15 15:57:06   3870s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[11/15 15:57:06   3870s]  Setting StdDelay to 21.30
[11/15 15:57:06   3870s] Creating Cell Server, finished. 
[11/15 15:57:06   3870s] 
[11/15 15:57:06   3871s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 8 threads.
[11/15 15:57:06   3871s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[11/15 15:57:06   3871s] Total number of usable buffers from Lib Analyzer: 38 ( BUFHX1MA10TH BUFX2MA10TH BUFX2BA10TH BUFX1P4MA10TH BUFX1P4BA10TH BUFX1P2MA10TH BUFHX1P4MA10TH BUFX3MA10TH BUFX3BA10TH BUFX2P5MA10TH BUFX2P5BA10TH BUFHX2MA10TH FRICGX1BA10TH BUFHX2P5MA10TH FRICGX2BA10TH FRICGX1P7BA10TH FRICGX1P4BA10TH BUFX4MA10TH BUFX4BA10TH BUFX3P5MA10TH BUFX3P5BA10TH BUFX5MA10TH BUFHX5MA10TH FRICGX3P5BA10TH BUFHX6MA10TH FRICGX5BA10TH BUFX7P5MA10TH BUFX7P5BA10TH FRICGX6BA10TH BUFX9BA10TH BUFHX7P5MA10TH FRICGX7P5BA10TH BUFX11MA10TH BUFHX9MA10TH BUFHX11MA10TH FRICGX11BA10TH BUFHX13MA10TH BUFHX16MA10TH)
[11/15 15:57:06   3871s] Total number of usable inverters from Lib Analyzer: 40 ( INVX1MA10TH INVX1BA10TH INVX0P8MA10TH INVX0P8BA10TH INVX0P7MA10TH INVX0P7BA10TH INVX0P6MA10TH INVX0P6BA10TH INVX0P5MA10TH INVX0P5BA10TH INVX2MA10TH INVX2BA10TH INVX1P7MA10TH INVX1P7BA10TH INVX1P4MA10TH INVX1P4BA10TH INVX1P2MA10TH INVX1P2BA10TH INVX3MA10TH INVX3BA10TH INVX2P5MA10TH INVX2P5BA10TH INVX4MA10TH INVX4BA10TH INVX3P5MA10TH INVX3P5BA10TH INVX5MA10TH INVX5BA10TH INVX6MA10TH INVX6BA10TH INVX7P5MA10TH INVX7P5BA10TH INVX9MA10TH INVX9BA10TH INVX11MA10TH INVX11BA10TH INVX13MA10TH INVX13BA10TH INVX16MA10TH INVX16BA10TH)
[11/15 15:57:06   3871s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TH DLY4X0P5MA10TH)
[11/15 15:57:06   3871s] 
[11/15 15:57:06   3871s] {RT worst_rc_corner 0 7 7 0}
[11/15 15:57:06   3871s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:04:32 mem=7082.9M
[11/15 15:57:06   3871s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:04:32 mem=7082.9M
[11/15 15:57:06   3871s] Creating Lib Analyzer, finished. 
[11/15 15:57:06   3871s] 
[11/15 15:57:06   3871s] *Info: minBufDelay = 53.2 ps, libStdDelay = 21.3 ps, minBufSize = 6400000 (4.0)
[11/15 15:57:06   3871s] *Info: worst delay setup view: setup_analysis_view
[11/15 15:57:06   3871s] Footprint list for hold buffering (delay unit: ps)
[11/15 15:57:06   3871s] =================================================================
[11/15 15:57:06   3871s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[11/15 15:57:06   3871s] ------------------------------------------------------------------
[11/15 15:57:06   3871s] *Info:       25.7       2.76    4.0  38.74 BUFHX1MA10TH (A,Y)
[11/15 15:57:06   3871s] *Info:       23.2       2.54    6.0  18.42 BUFX2MA10TH (A,Y)
[11/15 15:57:06   3871s] *Info:       24.4       2.79    6.0  21.70 BUFX2BA10TH (A,Y)
[11/15 15:57:06   3871s] *Info:       23.9       2.72    6.0  26.08 BUFHX1P4MA10TH (A,Y)
[11/15 15:57:06   3871s] *Info:       24.2       2.81    6.0  26.48 BUFX1P4MA10TH (A,Y)
[11/15 15:57:06   3871s] *Info:       26.7       2.91    6.0  30.82 BUFX1P4BA10TH (A,Y)
[11/15 15:57:06   3871s] *Info:       25.1       2.87    6.0  30.96 BUFX1P2MA10TH (A,Y)
[11/15 15:57:06   3871s] *Info:       56.2       3.19    6.0  78.95 DLY2X0P5MA10TH (A,Y)
[11/15 15:57:06   3871s] *Info:       22.3       2.65    7.0  12.21 BUFX3MA10TH (A,Y)
[11/15 15:57:06   3871s] *Info:       25.1       2.59    7.0  14.42 BUFX3BA10TH (A,Y)
[11/15 15:57:06   3871s] *Info:       23.7       2.56    7.0  14.66 BUFX2P5MA10TH (A,Y)
[11/15 15:57:06   3871s] *Info:       24.8       2.74    7.0  17.35 BUFX2P5BA10TH (A,Y)
[11/15 15:57:06   3871s] *Info:       21.9       2.74    7.0  18.20 BUFHX2MA10TH (A,Y)
[11/15 15:57:06   3871s] *Info:       22.7       2.57    8.0  14.49 BUFHX2P5MA10TH (A,Y)
[11/15 15:57:06   3871s] *Info:       32.5       2.72    8.0  44.78 FRICGX1BA10TH (CK,ECK)
[11/15 15:57:06   3871s] *Info:       21.5       2.68   10.0   9.04 BUFX4MA10TH (A,Y)
[11/15 15:57:06   3871s] *Info:       22.4       2.60   10.0  10.29 BUFX3P5MA10TH (A,Y)
[11/15 15:57:06   3871s] *Info:       23.6       2.65   10.0  10.66 BUFX4BA10TH (A,Y)
[11/15 15:57:06   3871s] *Info:       23.0       2.79   10.0  12.22 BUFX3P5BA10TH (A,Y)
[11/15 15:57:06   3871s] *Info:       30.1       2.77   10.0  21.65 FRICGX2BA10TH (CK,ECK)
[11/15 15:57:06   3871s] *Info:       28.9       2.81   10.0  25.64 FRICGX1P7BA10TH (CK,ECK)
[11/15 15:57:06   3871s] *Info:       30.2       2.88   10.0  30.62 FRICGX1P4BA10TH (CK,ECK)
[11/15 15:57:06   3871s] *Info:       21.7       2.57   11.0   7.21 BUFX5MA10TH (A,Y)
[11/15 15:57:06   3871s] *Info:      116.9       3.34   11.0  78.29 DLY4X0P5MA10TH (A,Y)
[11/15 15:57:06   3871s] *Info:       21.5       2.55   12.0   7.13 BUFHX5MA10TH (A,Y)
[11/15 15:57:06   3871s] *Info:       21.2       2.56   15.0   5.90 BUFHX6MA10TH (A,Y)
[11/15 15:57:06   3871s] *Info:       28.9       2.66   15.0  12.18 FRICGX3P5BA10TH (CK,ECK)
[11/15 15:57:06   3871s] *Info:       22.1       2.57   16.0   4.73 BUFX7P5MA10TH (A,Y)
[11/15 15:57:06   3871s] *Info:       24.1       2.63   16.0   5.60 BUFX7P5BA10TH (A,Y)
[11/15 15:57:06   3871s] *Info:       28.3       2.61   16.0   8.45 FRICGX5BA10TH (CK,ECK)
[11/15 15:57:06   3871s] *Info:       23.8       2.56   17.0   4.68 BUFX9BA10TH (A,Y)
[11/15 15:57:06   3871s] *Info:       28.1       2.58   17.0   7.05 FRICGX6BA10TH (CK,ECK)
[11/15 15:57:06   3871s] *Info:       21.6       2.52   19.0   4.68 BUFHX7P5MA10TH (A,Y)
[11/15 15:57:06   3871s] *Info:       27.5       2.64   20.0   5.58 FRICGX7P5BA10TH (CK,ECK)
[11/15 15:57:06   3871s] *Info:       21.5       2.58   21.0   3.23 BUFX11MA10TH (A,Y)
[11/15 15:57:06   3871s] *Info:       21.7       2.51   21.0   3.93 BUFHX9MA10TH (A,Y)
[11/15 15:57:06   3871s] *Info:       21.5       2.53   25.0   3.20 BUFHX11MA10TH (A,Y)
[11/15 15:57:06   3871s] *Info:       27.6       2.59   26.0   3.78 FRICGX11BA10TH (CK,ECK)
[11/15 15:57:06   3871s] *Info:       21.2       2.52   29.0   2.70 BUFHX13MA10TH (A,Y)
[11/15 15:57:06   3871s] *Info:       21.2       2.51   36.0   2.21 BUFHX16MA10TH (A,Y)
[11/15 15:57:06   3871s] =================================================================
[11/15 15:57:06   3871s] Deleting Cell Server ...
[11/15 15:57:06   3871s] Deleting Lib Analyzer.
[11/15 15:57:06   3871s] 
[11/15 15:57:06   3871s] Creating Lib Analyzer ...
[11/15 15:57:06   3871s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/15 15:57:06   3871s] Creating Cell Server ...(0, 0, 0, 0)
[11/15 15:57:06   3871s] Summary for sequential cells identification: 
[11/15 15:57:06   3871s]   Identified SBFF number: 148
[11/15 15:57:06   3871s]   Identified MBFF number: 0
[11/15 15:57:06   3871s]   Identified SB Latch number: 0
[11/15 15:57:06   3871s]   Identified MB Latch number: 0
[11/15 15:57:06   3871s]   Not identified SBFF number: 0
[11/15 15:57:06   3871s]   Not identified MBFF number: 0
[11/15 15:57:06   3871s]   Not identified SB Latch number: 0
[11/15 15:57:06   3871s]   Not identified MB Latch number: 0
[11/15 15:57:06   3871s]   Number of sequential cells which are not FFs: 106
[11/15 15:57:06   3871s]  Visiting view : setup_analysis_view
[11/15 15:57:06   3871s]    : PowerDomain = none : Weighted F : unweighted  = 21.30 (1.000) with rcCorner = 0
[11/15 15:57:06   3871s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[11/15 15:57:06   3871s]  Visiting view : hold_analysis_view
[11/15 15:57:06   3871s]    : PowerDomain = none : Weighted F : unweighted  = 8.80 (1.000) with rcCorner = 1
[11/15 15:57:06   3871s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[11/15 15:57:06   3871s]  Setting StdDelay to 21.30
[11/15 15:57:06   3871s] Creating Cell Server, finished. 
[11/15 15:57:06   3871s] 
[11/15 15:57:07   3871s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 8 threads.
[11/15 15:57:07   3871s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[11/15 15:57:07   3871s] Total number of usable buffers from Lib Analyzer: 74 ( BUFX1MA10TH BUFX1BA10TH BUFX0P8MA10TH BUFX0P8BA10TH BUFX0P7MA10TH BUFX0P7BA10TH BUFHX1MA10TH BUFHX0P8MA10TH BUFHX0P7MA10TH BUFX2MA10TH BUFX2BA10TH BUFX1P7MA10TH BUFX1P7BA10TH BUFX1P4MA10TH BUFX1P4BA10TH BUFX1P2MA10TH BUFX1P2BA10TH BUFHX1P7MA10TH BUFHX1P4MA10TH BUFHX1P2MA10TH BUFX3MA10TH BUFX3BA10TH BUFX2P5MA10TH BUFX2P5BA10TH BUFHX2MA10TH FRICGX1BA10TH FRICGX0P8BA10TH FRICGX0P7BA10TH FRICGX0P6BA10TH FRICGX0P5BA10TH BUFHX3MA10TH BUFHX2P5MA10TH FRICGX2BA10TH FRICGX1P7BA10TH FRICGX1P4BA10TH FRICGX1P2BA10TH BUFX4MA10TH BUFX4BA10TH BUFX3P5MA10TH BUFX3P5BA10TH FRICGX3BA10TH FRICGX2P5BA10TH BUFX5MA10TH BUFX5BA10TH BUFHX4MA10TH BUFHX3P5MA10TH BUFX6MA10TH BUFX6BA10TH BUFHX5MA10TH FRICGX4BA10TH FRICGX3P5BA10TH BUFHX6MA10TH FRICGX5BA10TH BUFX7P5MA10TH BUFX7P5BA10TH FRICGX6BA10TH BUFX9MA10TH BUFX9BA10TH BUFHX7P5MA10TH FRICGX7P5BA10TH BUFX11MA10TH BUFX11BA10TH BUFHX9MA10TH FRICGX9BA10TH BUFX13MA10TH BUFX13BA10TH BUFHX11MA10TH FRICGX11BA10TH FRICGX13BA10TH BUFX16MA10TH BUFX16BA10TH BUFHX13MA10TH FRICGX16BA10TH BUFHX16MA10TH)
[11/15 15:57:07   3871s] Total number of usable inverters from Lib Analyzer: 40 ( INVX1MA10TH INVX1BA10TH INVX0P8MA10TH INVX0P8BA10TH INVX0P7MA10TH INVX0P7BA10TH INVX0P6MA10TH INVX0P6BA10TH INVX0P5MA10TH INVX0P5BA10TH INVX2MA10TH INVX2BA10TH INVX1P7MA10TH INVX1P7BA10TH INVX1P4MA10TH INVX1P4BA10TH INVX1P2MA10TH INVX1P2BA10TH INVX3MA10TH INVX3BA10TH INVX2P5MA10TH INVX2P5BA10TH INVX4MA10TH INVX4BA10TH INVX3P5MA10TH INVX3P5BA10TH INVX5MA10TH INVX5BA10TH INVX6MA10TH INVX6BA10TH INVX7P5MA10TH INVX7P5BA10TH INVX9MA10TH INVX9BA10TH INVX11MA10TH INVX11BA10TH INVX13MA10TH INVX13BA10TH INVX16MA10TH INVX16BA10TH)
[11/15 15:57:07   3871s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TH DLY4X0P5MA10TH)
[11/15 15:57:07   3871s] 
[11/15 15:57:07   3871s] {RT worst_rc_corner 0 7 7 0}
[11/15 15:57:08   3873s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:04:33 mem=7082.9M
[11/15 15:57:08   3873s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:04:33 mem=7082.9M
[11/15 15:57:08   3873s] Creating Lib Analyzer, finished. 
[11/15 15:57:08   3873s] Hold Timer stdDelay = 21.3ps
[11/15 15:57:08   3873s]  Visiting view : hold_analysis_view
[11/15 15:57:08   3873s]    : PowerDomain = none : Weighted F : unweighted  = 8.80 (1.000) with rcCorner = 1
[11/15 15:57:08   3873s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[11/15 15:57:08   3873s] OPERPROF: Starting spInitSiteArr at level 1, MEM:7082.9M
[11/15 15:57:08   3873s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.049, REAL:0.049, MEM:7082.9M
[11/15 15:57:08   3873s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 setup_analysis_view
Hold views included:
 hold_analysis_view

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.003  |  0.029  |  0.003  | 12.942  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  6054   |  5606   |   353   |   123   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -6.138  |  0.059  | -6.138  |  0.076  |
|           TNS (ns):| -6.138  |  0.000  | -6.138  |  0.000  |
|    Violating Paths:|    1    |    0    |    1    |    0    |
|          All Paths:|  6054   |  5606   |   353   |   123   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     32 (32)      |   -0.162   |     32 (32)      |
|   max_tran     |     32 (96)      |   -1.222   |     32 (128)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 44.427%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:04:10, real = 0:01:37, mem = 5262.6M, totSessionCpu=1:04:34 **
[11/15 15:57:08   3873s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.89100.27
[11/15 15:57:08   3873s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:57:08   3873s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:57:08   3873s] (I,S,L,T): setup_analysis_view: NA, NA, 0.366157, 0.366157
[11/15 15:57:08   3873s] (I,S,L) ClockInsts: setup_analysis_view: NA, NA, 0.00969462
[11/15 15:57:08   3873s] *info: Run optDesign holdfix with 8 threads.
[11/15 15:57:08   3874s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[11/15 15:57:08   3874s] Info: 547 clock nets excluded from IPO operation.
[11/15 15:57:08   3874s] --------------------------------------------------- 
[11/15 15:57:08   3874s]    Hold Timing Summary  - Initial 
[11/15 15:57:08   3874s] --------------------------------------------------- 
[11/15 15:57:08   3874s]  Target slack:       0.0000 ns
[11/15 15:57:08   3874s]  View: hold_analysis_view 
[11/15 15:57:08   3874s]    WNS:      -6.1376
[11/15 15:57:08   3874s]    TNS:      -6.1376
[11/15 15:57:08   3874s]    VP :            1
[11/15 15:57:08   3874s]    Worst hold path end point: saradc0/g2837/B 
[11/15 15:57:08   3874s] --------------------------------------------------- 
[11/15 15:57:08   3874s] Info: Do not create the CCOpt slew target map as it already exists.
[11/15 15:57:08   3874s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/15 15:57:08   3874s] ### Creating PhyDesignMc. totSessionCpu=1:04:34 mem=6894.3M
[11/15 15:57:08   3874s] OPERPROF: Starting DPlace-Init at level 1, MEM:6894.3M
[11/15 15:57:08   3874s] z: 2, totalTracks: 1
[11/15 15:57:08   3874s] z: 4, totalTracks: 1
[11/15 15:57:08   3874s] z: 6, totalTracks: 1
[11/15 15:57:08   3874s] z: 8, totalTracks: 1
[11/15 15:57:08   3874s] #spOpts: N=65 mergeVia=F 
[11/15 15:57:08   3874s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:6894.3M
[11/15 15:57:08   3874s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.050, MEM:6894.3M
[11/15 15:57:08   3874s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=6894.3MB).
[11/15 15:57:08   3874s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.080, MEM:6894.3M
[11/15 15:57:09   3874s] TotalInstCnt at PhyDesignMc Initialization: 29,722
[11/15 15:57:09   3874s] ### Creating PhyDesignMc, finished. totSessionCpu=1:04:34 mem=6926.3M
[11/15 15:57:09   3874s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:6926.3M
[11/15 15:57:09   3874s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:6926.3M
[11/15 15:57:09   3874s] 
[11/15 15:57:09   3874s] *** Starting Core Fixing (fixHold) cpu=0:00:29.1 real=0:00:11.0 totSessionCpu=1:04:35 mem=6926.3M density=44.427% ***
[11/15 15:57:09   3874s] Optimizer Target Slack 0.000 StdDelay is 0.02130  
[11/15 15:57:09   3874s] ### Creating RouteCongInterface, started
[11/15 15:57:09   3874s] ### Creating RouteCongInterface, finished

------------------------------------------------------------------
     Phase Initial Timing Summary
------------------------------------------------------------------

Setup views included:
 setup_analysis_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.003  |  0.029  |  0.003  | 12.942  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  6054   |  5606   |   353   |   123   |
+--------------------+---------+---------+---------+---------+

Density: 44.427%
------------------------------------------------------------------
[11/15 15:57:09   3875s] *info: Hold Batch Commit is enabled
[11/15 15:57:09   3875s] *info: Levelized Batch Commit is enabled
[11/15 15:57:09   3875s] 
[11/15 15:57:09   3875s] Phase I ......
[11/15 15:57:09   3875s] Executing transform: ECO Safe Resize
[11/15 15:57:09   3875s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[11/15 15:57:09   3875s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[11/15 15:57:09   3875s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[11/15 15:57:09   3875s] Worst hold path end point:
[11/15 15:57:09   3875s]   saradc0/g2837/B
[11/15 15:57:09   3875s]     net: saradc0/FE_PHN8069_n_163 (nrTerm=2)
[11/15 15:57:09   3875s] |   0|  -6.138|    -6.14|       1|          0|       0(     0)|   44.43%|   0:00:00.0|  7005.8M|
[11/15 15:57:09   3875s] Worst hold path end point:
[11/15 15:57:09   3875s]   saradc0/g2837/B
[11/15 15:57:09   3875s]     net: saradc0/FE_PHN8069_n_163 (nrTerm=2)
[11/15 15:57:09   3875s] |   1|  -6.138|    -6.14|       1|          0|       0(     0)|   44.43%|   0:00:00.0|  7120.2M|
[11/15 15:57:09   3875s] 
[11/15 15:57:09   3875s] Capturing REF for hold ...
[11/15 15:57:09   3875s]    Hold Timing Snapshot: (REF)
[11/15 15:57:09   3875s]              All PG WNS: -6.138
[11/15 15:57:09   3875s]              All PG TNS: -6.138
[11/15 15:57:09   3875s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[11/15 15:57:09   3875s] Executing transform: AddBuffer + LegalResize
[11/15 15:57:09   3875s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[11/15 15:57:09   3875s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[11/15 15:57:09   3875s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[11/15 15:57:09   3875s] Worst hold path end point:
[11/15 15:57:09   3875s]   saradc0/g2837/B
[11/15 15:57:09   3875s]     net: saradc0/FE_PHN8069_n_163 (nrTerm=2)
[11/15 15:57:09   3875s] |   0|  -6.138|    -6.14|       1|          0|       0(     0)|   44.43%|   0:00:00.0|  7120.2M|
[11/15 15:57:09   3875s] Worst hold path end point:
[11/15 15:57:09   3875s]   saradc0/g2837/B
[11/15 15:57:09   3875s]     net: saradc0/FE_PHN8069_n_163 (nrTerm=2)
[11/15 15:57:09   3875s] |   1|  -6.131|    -6.13|       1|          0|       1(     0)|   44.43%|   0:00:00.0|  7261.8M|
[11/15 15:57:09   3875s] Worst hold path end point:
[11/15 15:57:09   3875s]   saradc0/g2837/B
[11/15 15:57:09   3875s]     net: saradc0/FE_PHN8069_n_163 (nrTerm=2)
[11/15 15:57:09   3875s] |   2|  -6.129|    -6.13|       1|          0|       1(     0)|   44.43%|   0:00:00.0|  7280.9M|
[11/15 15:57:09   3875s] Worst hold path end point:
[11/15 15:57:09   3875s]   saradc0/g2837/B
[11/15 15:57:09   3875s]     net: saradc0/FE_PHN8069_n_163 (nrTerm=2)
[11/15 15:57:09   3875s] |   3|  -6.129|    -6.13|       1|          0|       0(     0)|   44.43%|   0:00:00.0|  7280.9M|
[11/15 15:57:09   3875s] 
[11/15 15:57:09   3875s] Capturing REF for hold ...
[11/15 15:57:09   3875s]    Hold Timing Snapshot: (REF)
[11/15 15:57:09   3875s]              All PG WNS: -6.129
[11/15 15:57:09   3875s]              All PG TNS: -6.129
[11/15 15:57:09   3875s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[11/15 15:57:09   3875s] *info:    Total 2 instances resized for Phase I
[11/15 15:57:09   3875s] *info:        in which 0 FF resizing 
[11/15 15:57:09   3875s] --------------------------------------------------- 
[11/15 15:57:09   3875s]    Hold Timing Summary  - Phase I 
[11/15 15:57:09   3875s] --------------------------------------------------- 
[11/15 15:57:09   3875s]  Target slack:       0.0000 ns
[11/15 15:57:09   3875s]  View: hold_analysis_view 
[11/15 15:57:09   3875s]    WNS:      -6.1292
[11/15 15:57:09   3875s]    TNS:      -6.1292
[11/15 15:57:09   3875s]    VP :            1
[11/15 15:57:09   3875s]    Worst hold path end point: saradc0/g2837/B 
[11/15 15:57:09   3875s] --------------------------------------------------- 

------------------------------------------------------------------
      Phase I Timing Summary
------------------------------------------------------------------

Setup views included:
 setup_analysis_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.003  |  0.029  |  0.003  | 12.942  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  6054   |  5606   |   353   |   123   |
+--------------------+---------+---------+---------+---------+

Density: 44.427%
------------------------------------------------------------------
[11/15 15:57:09   3876s] *info: Hold Batch Commit is enabled
[11/15 15:57:09   3876s] *info: Levelized Batch Commit is enabled
[11/15 15:57:09   3876s] 
[11/15 15:57:09   3876s] Phase II ......
[11/15 15:57:09   3876s] Executing transform: AddBuffer
[11/15 15:57:09   3876s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[11/15 15:57:09   3876s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[11/15 15:57:09   3876s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[11/15 15:57:09   3876s] Worst hold path end point:
[11/15 15:57:09   3876s]   saradc0/g2837/B
[11/15 15:57:09   3876s]     net: saradc0/FE_PHN8069_n_163 (nrTerm=2)
[11/15 15:57:09   3876s] |   0|  -6.129|    -6.13|       1|          0|       0(     0)|   44.43%|   0:00:00.0|  7326.7M|
[11/15 15:57:09   3876s] Worst hold path end point:
[11/15 15:57:09   3876s]   saradc0/g2837/B
[11/15 15:57:09   3876s]     net: saradc0/FE_PHN8069_n_163 (nrTerm=2)
[11/15 15:57:09   3876s] |   1|  -6.129|    -6.13|       1|          0|       0(     0)|   44.43%|   0:00:00.0|  7326.7M|
[11/15 15:57:09   3876s] 
[11/15 15:57:09   3876s] Capturing REF for hold ...
[11/15 15:57:09   3876s]    Hold Timing Snapshot: (REF)
[11/15 15:57:09   3876s]              All PG WNS: -6.129
[11/15 15:57:09   3876s]              All PG TNS: -6.129
[11/15 15:57:09   3876s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[11/15 15:57:10   3876s] --------------------------------------------------- 
[11/15 15:57:10   3876s]    Hold Timing Summary  - Phase II 
[11/15 15:57:10   3876s] --------------------------------------------------- 
[11/15 15:57:10   3876s]  Target slack:       0.0000 ns
[11/15 15:57:10   3876s]  View: hold_analysis_view 
[11/15 15:57:10   3876s]    WNS:      -6.1292
[11/15 15:57:10   3876s]    TNS:      -6.1292
[11/15 15:57:10   3876s]    VP :            1
[11/15 15:57:10   3876s]    Worst hold path end point: saradc0/g2837/B 
[11/15 15:57:10   3876s] --------------------------------------------------- 

------------------------------------------------------------------
     Phase II Timing Summary
------------------------------------------------------------------

Setup views included:
 setup_analysis_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.003  |  0.029  |  0.003  | 12.942  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  6054   |  5606   |   353   |   123   |
+--------------------+---------+---------+---------+---------+

Density: 44.427%
------------------------------------------------------------------
[11/15 15:57:10   3876s] 
[11/15 15:57:10   3876s] 
[11/15 15:57:10   3876s] =======================================================================
[11/15 15:57:10   3876s]                 Reasons for remaining hold violations
[11/15 15:57:10   3876s] =======================================================================
[11/15 15:57:10   3876s] *info: Total 78 net(s) have violated hold timing slacks.
[11/15 15:57:10   3876s] 
[11/15 15:57:10   3876s] Buffering failure reasons
[11/15 15:57:10   3876s] ------------------------------------------------
[11/15 15:57:10   3876s] *info:    78 net(s): Could not be fixed because of setup WNS degradation on specific instance.
[11/15 15:57:10   3876s] 
[11/15 15:57:10   3876s] Resizing failure reasons
[11/15 15:57:10   3876s] ------------------------------------------------
[11/15 15:57:10   3876s] *info:     2 net(s): Could not be fixed because of no legal loc.
[11/15 15:57:10   3876s] *info:     1 net(s): Could not be fixed because of setup WNS degradation on specific instance.
[11/15 15:57:10   3876s] *info:    71 net(s): Could not be fixed because of hold slack degradation.
[11/15 15:57:10   3876s] *info:     2 net(s): Could not be fixed because all the cells are filtered.
[11/15 15:57:10   3876s] 
[11/15 15:57:10   3876s] 
[11/15 15:57:10   3876s] *** Finished Core Fixing (fixHold) cpu=0:00:31.1 real=0:00:12.0 totSessionCpu=1:04:37 mem=7326.7M density=44.427% ***
[11/15 15:57:10   3876s] 
[11/15 15:57:10   3876s] *info:
[11/15 15:57:10   3876s] *info: Total 2 instances resized
[11/15 15:57:10   3876s] *info:       in which 0 FF resizing
[11/15 15:57:10   3876s] *info:
[11/15 15:57:10   3876s] 
[11/15 15:57:10   3876s] *** Finish Post Route Hold Fixing (cpu=0:00:31.1 real=0:00:12.0 totSessionCpu=1:04:37 mem=7326.7M density=44.427%) ***
[11/15 15:57:10   3876s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:57:10   3876s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:57:10   3876s] (I,S,L,T): setup_analysis_view: NA, NA, 0.366147, 0.366147
[11/15 15:57:10   3876s] (I,S,L) ClockInsts: setup_analysis_view: NA, NA, 0.00969462
[11/15 15:57:10   3876s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.89100.27
[11/15 15:57:10   3876s] **INFO: total 2 insts, 0 nets marked don't touch
[11/15 15:57:10   3876s] **INFO: total 2 insts, 0 nets marked don't touch DB property
[11/15 15:57:10   3876s] **INFO: total 2 insts, 0 nets unmarked don't touch

[11/15 15:57:10   3876s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:7117.2M
[11/15 15:57:10   3876s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.189, REAL:0.043, MEM:7117.2M
[11/15 15:57:10   3876s] TotalInstCnt at PhyDesignMc Destruction: 29,722
[11/15 15:57:10   3876s] Running refinePlace -preserveRouting true -hardFence false
[11/15 15:57:10   3876s] OPERPROF: Starting RefinePlace2 at level 1, MEM:7117.2M
[11/15 15:57:10   3876s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:7117.2M
[11/15 15:57:10   3876s] OPERPROF:     Starting DPlace-Init at level 3, MEM:7117.2M
[11/15 15:57:10   3876s] z: 2, totalTracks: 1
[11/15 15:57:10   3876s] z: 4, totalTracks: 1
[11/15 15:57:10   3876s] z: 6, totalTracks: 1
[11/15 15:57:10   3876s] z: 8, totalTracks: 1
[11/15 15:57:10   3876s] #spOpts: N=65 
[11/15 15:57:10   3876s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:7117.2M
[11/15 15:57:10   3876s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.060, REAL:0.060, MEM:7117.2M
[11/15 15:57:10   3876s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=7117.2MB).
[11/15 15:57:10   3876s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.088, REAL:0.088, MEM:7117.2M
[11/15 15:57:10   3876s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.088, REAL:0.088, MEM:7117.2M
[11/15 15:57:10   3876s] TDRefine: refinePlace mode spiral search
[11/15 15:57:10   3876s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.89100.24
[11/15 15:57:10   3876s] OPERPROF:   Starting RefinePlace at level 2, MEM:7117.2M
[11/15 15:57:10   3876s] *** Starting refinePlace (1:04:37 mem=7117.2M) ***
[11/15 15:57:10   3876s] Total net bbox length = 8.939e+05 (5.341e+05 3.598e+05) (ext = 5.223e+04)
[11/15 15:57:10   3876s] OPERPROF:     Starting CellHaloInit at level 3, MEM:7117.2M
[11/15 15:57:10   3876s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.002, REAL:0.002, MEM:7117.2M
[11/15 15:57:10   3876s] OPERPROF:     Starting CellHaloInit at level 3, MEM:7117.2M
[11/15 15:57:10   3876s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.002, REAL:0.002, MEM:7117.2M
[11/15 15:57:10   3876s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:7117.2M
[11/15 15:57:10   3876s] Starting refinePlace ...
[11/15 15:57:10   3876s] One DDP V2 for no tweak run.
[11/15 15:57:10   3877s]   Spread Effort: high, post-route mode, useDDP on.
[11/15 15:57:10   3877s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=7117.2MB) @(1:04:37 - 1:04:37).
[11/15 15:57:10   3877s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 15:57:10   3877s] wireLenOptFixPriorityInst 4543 inst fixed
[11/15 15:57:10   3877s] 
[11/15 15:57:10   3877s] Running Spiral MT with 8 threads  fetchWidth=493 
[11/15 15:57:10   3878s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 15:57:10   3878s] [CPU] RefinePlace/Legalization (cpu=0:00:01.0, real=0:00:00.0, mem=7117.2MB) @(1:04:37 - 1:04:38).
[11/15 15:57:10   3878s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 15:57:10   3878s] 	Runtime: CPU: 0:00:01.1 REAL: 0:00:00.0 MEM: 7117.2MB
[11/15 15:57:10   3878s] Statistics of distance of Instance movement in refine placement:
[11/15 15:57:10   3878s]   maximum (X+Y) =         0.00 um
[11/15 15:57:10   3878s]   mean    (X+Y) =         0.00 um
[11/15 15:57:10   3878s] Summary Report:
[11/15 15:57:10   3878s] Instances move: 0 (out of 29158 movable)
[11/15 15:57:10   3878s] Instances flipped: 0
[11/15 15:57:10   3878s] Mean displacement: 0.00 um
[11/15 15:57:10   3878s] Max displacement: 0.00 um 
[11/15 15:57:10   3878s] Total instances moved : 0
[11/15 15:57:10   3878s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.124, REAL:0.596, MEM:7117.2M
[11/15 15:57:10   3878s] Total net bbox length = 8.939e+05 (5.341e+05 3.598e+05) (ext = 5.223e+04)
[11/15 15:57:10   3878s] Runtime: CPU: 0:00:01.2 REAL: 0:00:00.0 MEM: 7117.2MB
[11/15 15:57:10   3878s] [CPU] RefinePlace/total (cpu=0:00:01.2, real=0:00:00.0, mem=7117.2MB) @(1:04:37 - 1:04:38).
[11/15 15:57:10   3878s] *** Finished refinePlace (1:04:38 mem=7117.2M) ***
[11/15 15:57:10   3878s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.89100.24
[11/15 15:57:10   3878s] OPERPROF:   Finished RefinePlace at level 2, CPU:1.194, REAL:0.666, MEM:7117.2M
[11/15 15:57:10   3878s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:7117.2M
[11/15 15:57:11   3878s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.203, REAL:0.045, MEM:7117.2M
[11/15 15:57:11   3878s] OPERPROF: Finished RefinePlace2 at level 1, CPU:1.485, REAL:0.800, MEM:7117.2M
[11/15 15:57:11   3878s] *** HoldOpt #2 [finish] : cpu/real = 0:00:33.7/0:00:14.0 (2.4), totSession cpu/real = 1:04:38.3/0:20:10.5 (3.2), mem = 7117.2M
[11/15 15:57:11   3878s] 
[11/15 15:57:11   3878s] =============================================================================================
[11/15 15:57:11   3878s]  Step TAT Report for HoldOpt #2                                                 20.12-s088_1
[11/15 15:57:11   3878s] =============================================================================================
[11/15 15:57:11   3878s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/15 15:57:11   3878s] ---------------------------------------------------------------------------------------------
[11/15 15:57:11   3878s] [ ViewPruning            ]     10   0:00:00.4  (   3.1 % )     0:00:00.4 /  0:00:00.4    1.0
[11/15 15:57:11   3878s] [ RefinePlace            ]      1   0:00:00.8  (   5.8 % )     0:00:00.8 /  0:00:01.5    1.8
[11/15 15:57:11   3878s] [ TimingUpdate           ]      8   0:00:00.6  (   4.4 % )     0:00:04.4 /  0:00:18.4    4.2
[11/15 15:57:11   3878s] [ FullDelayCalc          ]      1   0:00:03.4  (  24.5 % )     0:00:03.8 /  0:00:15.7    4.1
[11/15 15:57:11   3878s] [ OptSummaryReport       ]      4   0:00:00.1  (   0.9 % )     0:00:00.7 /  0:00:01.6    2.2
[11/15 15:57:11   3878s] [ TimingReport           ]      5   0:00:00.5  (   3.2 % )     0:00:00.5 /  0:00:01.3    2.8
[11/15 15:57:11   3878s] [ DrvReport              ]      1   0:00:00.2  (   1.7 % )     0:00:00.2 /  0:00:00.6    2.5
[11/15 15:57:11   3878s] [ SlackTraversorInit     ]      3   0:00:00.8  (   5.8 % )     0:00:00.8 /  0:00:01.6    1.9
[11/15 15:57:11   3878s] [ CellServerInit         ]      4   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[11/15 15:57:11   3878s] [ LibAnalyzerInit        ]      3   0:00:03.1  (  21.9 % )     0:00:03.1 /  0:00:03.1    1.0
[11/15 15:57:11   3878s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[11/15 15:57:11   3878s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   1.2 % )     0:00:00.2 /  0:00:00.2    1.1
[11/15 15:57:11   3878s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   1.3 % )     0:00:00.2 /  0:00:00.2    1.3
[11/15 15:57:11   3878s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:57:11   3878s] [ OptimizationStep       ]      3   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.6    4.6
[11/15 15:57:11   3878s] [ OptSingleIteration     ]      5   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.6    5.7
[11/15 15:57:11   3878s] [ OptGetWeight           ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:57:11   3878s] [ OptEval                ]      5   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.5    7.3
[11/15 15:57:11   3878s] [ OptCommit              ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.9
[11/15 15:57:11   3878s] [ IncrTimingUpdate       ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:57:11   3878s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:57:11   3878s] [ IncrDelayCalc          ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:57:11   3878s] [ BuildHoldTimer         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:57:11   3878s] [ HoldTimerCalcSummary   ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:57:11   3878s] [ HoldTimerNodeList      ]      1   0:00:00.4  (   2.8 % )     0:00:00.4 /  0:00:00.4    1.0
[11/15 15:57:11   3878s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:57:11   3878s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:57:11   3878s] [ HoldDelayCalc          ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:57:11   3878s] [ HoldRefreshTiming      ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:57:11   3878s] [ HoldValidateSetup      ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:57:11   3878s] [ HoldValidateHold       ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:57:11   3878s] [ HoldCollectNode        ]      9   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:57:11   3878s] [ HoldSortNodeList       ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:57:11   3878s] [ HoldBottleneckCount    ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:57:11   3878s] [ HoldCacheNodeWeight    ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:57:11   3878s] [ HoldBuildSlackGraph    ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:57:11   3878s] [ HoldDBCommit           ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:57:11   3878s] [ MISC                   ]          0:00:03.1  (  21.9 % )     0:00:03.1 /  0:00:05.6    1.8
[11/15 15:57:11   3878s] ---------------------------------------------------------------------------------------------
[11/15 15:57:11   3878s]  HoldOpt #2 TOTAL                   0:00:14.0  ( 100.0 % )     0:00:14.0 /  0:00:33.7    2.4
[11/15 15:57:11   3878s] ---------------------------------------------------------------------------------------------
[11/15 15:57:11   3878s] 
[11/15 15:57:11   3878s] OPERPROF: Starting spInitSiteArr at level 1, MEM:6665.2M
[11/15 15:57:11   3878s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.061, REAL:0.061, MEM:6665.2M
[11/15 15:57:11   3878s] Deleting Cell Server ...
[11/15 15:57:11   3878s] Deleting Lib Analyzer.
[11/15 15:57:11   3878s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/15 15:57:11   3878s] Creating Cell Server ...(0, 0, 0, 0)
[11/15 15:57:11   3878s] Summary for sequential cells identification: 
[11/15 15:57:11   3878s]   Identified SBFF number: 148
[11/15 15:57:11   3878s]   Identified MBFF number: 0
[11/15 15:57:11   3878s]   Identified SB Latch number: 0
[11/15 15:57:11   3878s]   Identified MB Latch number: 0
[11/15 15:57:11   3878s]   Not identified SBFF number: 0
[11/15 15:57:11   3878s]   Not identified MBFF number: 0
[11/15 15:57:11   3878s]   Not identified SB Latch number: 0
[11/15 15:57:11   3878s]   Not identified MB Latch number: 0
[11/15 15:57:11   3878s]   Number of sequential cells which are not FFs: 106
[11/15 15:57:11   3878s]  Visiting view : setup_analysis_view
[11/15 15:57:11   3878s]    : PowerDomain = none : Weighted F : unweighted  = 21.30 (1.000) with rcCorner = 0
[11/15 15:57:11   3878s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[11/15 15:57:11   3878s]  Visiting view : hold_analysis_view
[11/15 15:57:11   3878s]    : PowerDomain = none : Weighted F : unweighted  = 8.80 (1.000) with rcCorner = 1
[11/15 15:57:11   3878s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[11/15 15:57:11   3878s]  Setting StdDelay to 21.30
[11/15 15:57:11   3878s] Creating Cell Server, finished. 
[11/15 15:57:11   3878s] 
[11/15 15:57:11   3878s] Deleting Cell Server ...
[11/15 15:57:11   3878s] Running postRoute recovery in preEcoRoute mode
[11/15 15:57:11   3878s] **optDesign ... cpu = 0:04:15, real = 0:01:40, mem = 5200.9M, totSessionCpu=1:04:39 **
[11/15 15:57:11   3879s]   DRV Snapshot: (TGT)
[11/15 15:57:11   3879s]          Tran DRV: 32 (32)
[11/15 15:57:11   3879s]           Cap DRV: 32 (32)
[11/15 15:57:11   3879s]        Fanout DRV: 0 (0)
[11/15 15:57:11   3879s]            Glitch: 0 (0)
[11/15 15:57:11   3879s] 
[11/15 15:57:11   3879s] Creating Lib Analyzer ...
[11/15 15:57:11   3879s] Creating Cell Server ...(0, 0, 0, 0)
[11/15 15:57:11   3879s] Summary for sequential cells identification: 
[11/15 15:57:11   3879s]   Identified SBFF number: 148
[11/15 15:57:11   3879s]   Identified MBFF number: 0
[11/15 15:57:11   3879s]   Identified SB Latch number: 0
[11/15 15:57:11   3879s]   Identified MB Latch number: 0
[11/15 15:57:11   3879s]   Not identified SBFF number: 0
[11/15 15:57:11   3879s]   Not identified MBFF number: 0
[11/15 15:57:11   3879s]   Not identified SB Latch number: 0
[11/15 15:57:11   3879s]   Not identified MB Latch number: 0
[11/15 15:57:11   3879s]   Number of sequential cells which are not FFs: 106
[11/15 15:57:11   3879s]  Visiting view : setup_analysis_view
[11/15 15:57:11   3879s]    : PowerDomain = none : Weighted F : unweighted  = 21.30 (1.000) with rcCorner = 0
[11/15 15:57:11   3879s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[11/15 15:57:11   3879s]  Visiting view : hold_analysis_view
[11/15 15:57:11   3879s]    : PowerDomain = none : Weighted F : unweighted  = 8.80 (1.000) with rcCorner = 1
[11/15 15:57:11   3879s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[11/15 15:57:11   3879s]  Setting StdDelay to 21.30
[11/15 15:57:11   3879s] Creating Cell Server, finished. 
[11/15 15:57:11   3879s] 
[11/15 15:57:11   3879s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 8 threads.
[11/15 15:57:11   3879s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[11/15 15:57:11   3879s] Total number of usable buffers from Lib Analyzer: 29 ( BUFX1MA10TH BUFX1BA10TH BUFHX1MA10TH BUFX2MA10TH BUFX2BA10TH BUFX1P7BA10TH BUFX1P2BA10TH BUFHX1P7MA10TH BUFX3MA10TH BUFX3BA10TH BUFHX3MA10TH BUFX4MA10TH BUFX5MA10TH BUFX5BA10TH BUFHX4MA10TH BUFX6MA10TH BUFX6BA10TH BUFHX5MA10TH BUFX7P5MA10TH BUFX7P5BA10TH BUFX9MA10TH BUFX9BA10TH BUFX11MA10TH BUFX11BA10TH BUFX13MA10TH BUFX13BA10TH BUFX16MA10TH BUFX16BA10TH BUFHX16MA10TH)
[11/15 15:57:11   3879s] Total number of usable inverters from Lib Analyzer: 20 ( INVX1MA10TH INVX1BA10TH INVX0P8BA10TH INVX0P7BA10TH INVX0P6BA10TH INVX2MA10TH INVX2BA10TH INVX1P7BA10TH INVX1P4BA10TH INVX3MA10TH INVX3BA10TH INVX4BA10TH INVX5BA10TH INVX6BA10TH INVX7P5BA10TH INVX9BA10TH INVX11MA10TH INVX11BA10TH INVX13BA10TH INVX16BA10TH)
[11/15 15:57:11   3879s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TH DLY4X0P5MA10TH)
[11/15 15:57:11   3879s] 
[11/15 15:57:11   3879s] {RT worst_rc_corner 0 7 7 0}
[11/15 15:57:12   3880s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:04:40 mem=6667.2M
[11/15 15:57:12   3880s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:04:40 mem=6667.2M
[11/15 15:57:12   3880s] Creating Lib Analyzer, finished. 
[11/15 15:57:12   3880s] Checking DRV degradation...
[11/15 15:57:12   3880s] 
[11/15 15:57:12   3880s] Recovery Manager:
[11/15 15:57:12   3880s]     Tran DRV degradation : 0 (32 -> 32, Margin 10) - Skip
[11/15 15:57:12   3880s]      Cap DRV degradation : 0 (32 -> 32, Margin 10) - Skip
[11/15 15:57:12   3880s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[11/15 15:57:12   3880s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[11/15 15:57:12   3880s] 
[11/15 15:57:12   3880s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[11/15 15:57:12   3880s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:02, real=0:00:01, mem=6665.25M, totSessionCpu=1:04:40).
[11/15 15:57:12   3880s] **optDesign ... cpu = 0:04:16, real = 0:01:41, mem = 5205.1M, totSessionCpu=1:04:40 **
[11/15 15:57:12   3880s] 
[11/15 15:57:12   3880s]   DRV Snapshot: (REF)
[11/15 15:57:12   3880s]          Tran DRV: 32 (32)
[11/15 15:57:12   3880s]           Cap DRV: 32 (32)
[11/15 15:57:12   3880s]        Fanout DRV: 0 (0)
[11/15 15:57:12   3880s]            Glitch: 0 (0)
[11/15 15:57:12   3880s] Skipping post route harden opt
[11/15 15:57:12   3880s] ### Creating LA Mngr. totSessionCpu=1:04:41 mem=6663.8M
[11/15 15:57:12   3880s] ### Creating LA Mngr, finished. totSessionCpu=1:04:41 mem=6663.8M
[11/15 15:57:13   3880s] Default Rule : ""
[11/15 15:57:13   3880s] Non Default Rules : "CTS_2W2S" "CTS_2W1S"
[11/15 15:57:13   3881s] Worst Slack : 0.003 ns
[11/15 15:57:13   3881s] 
[11/15 15:57:13   3881s] Start Layer Assignment ...
[11/15 15:57:13   3881s] WNS(0.003ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)
[11/15 15:57:13   3881s] 
[11/15 15:57:13   3881s] Select 0 cadidates out of 33769.
[11/15 15:57:13   3881s] No critical nets selected. Skipped !
[11/15 15:57:13   3881s] GigaOpt: setting up router preferences
[11/15 15:57:13   3881s] GigaOpt: 78 nets assigned router directives
[11/15 15:57:13   3881s] 
[11/15 15:57:13   3881s] Start Assign Priority Nets ...
[11/15 15:57:13   3881s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[11/15 15:57:13   3881s] Existing Priority Nets 0 (0.0%)
[11/15 15:57:13   3881s] Total Assign Priority Nets 747 (2.3%)
[11/15 15:57:13   3881s] ### Creating LA Mngr. totSessionCpu=1:04:41 mem=6663.8M
[11/15 15:57:13   3881s] ### Creating LA Mngr, finished. totSessionCpu=1:04:41 mem=6663.8M
[11/15 15:57:13   3881s] Default Rule : ""
[11/15 15:57:13   3881s] Non Default Rules : "CTS_2W2S" "CTS_2W1S"
[11/15 15:57:13   3881s] Worst Slack : 0.003 ns
[11/15 15:57:13   3881s] 
[11/15 15:57:13   3881s] Start Layer Assignment ...
[11/15 15:57:13   3881s] WNS(0.003ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)
[11/15 15:57:13   3881s] 
[11/15 15:57:13   3881s] Select 0 cadidates out of 33769.
[11/15 15:57:13   3881s] No critical nets selected. Skipped !
[11/15 15:57:13   3881s] GigaOpt: setting up router preferences
[11/15 15:57:13   3881s] GigaOpt: 0 nets assigned router directives
[11/15 15:57:13   3881s] 
[11/15 15:57:13   3881s] Start Assign Priority Nets ...
[11/15 15:57:13   3881s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[11/15 15:57:13   3881s] Existing Priority Nets 0 (0.0%)
[11/15 15:57:13   3881s] Total Assign Priority Nets 747 (2.3%)
[11/15 15:57:14   3881s] OPERPROF: Starting spInitSiteArr at level 1, MEM:6726.3M
[11/15 15:57:14   3881s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.049, REAL:0.049, MEM:6726.3M
[11/15 15:57:14   3882s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 setup_analysis_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.003  |  0.029  |  0.003  | 12.942  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  6054   |  5606   |   353   |   123   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     32 (32)      |   -0.162   |     32 (32)      |
|   max_tran     |     32 (96)      |   -1.222   |     32 (128)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 44.427%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:04:19, real = 0:01:43, mem = 5146.4M, totSessionCpu=1:04:43 **
[11/15 15:57:14   3882s] -routeWithEco false                       # bool, default=false
[11/15 15:57:14   3882s] -routeWithEco true                        # bool, default=false, user setting
[11/15 15:57:14   3882s] -routeSelectedNetOnly false               # bool, default=false
[11/15 15:57:14   3882s] -routeWithTimingDriven false              # bool, default=false
[11/15 15:57:14   3882s] -routeWithSiDriven false                  # bool, default=false
[11/15 15:57:14   3882s] Existing Dirty Nets : 6
[11/15 15:57:14   3882s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[11/15 15:57:14   3882s] Reset Dirty Nets : 6
[11/15 15:57:14   3882s] *** EcoRoute #1 [begin] : totSession cpu/real = 1:04:42.9/0:20:13.9 (3.2), mem = 6614.3M
[11/15 15:57:14   3882s] 
[11/15 15:57:14   3882s] globalDetailRoute
[11/15 15:57:14   3882s] 
[11/15 15:57:14   3882s] ### Time Record (globalDetailRoute) is installed.
[11/15 15:57:14   3882s] #Start globalDetailRoute on Sat Nov 15 15:57:14 2025
[11/15 15:57:14   3882s] #
[11/15 15:57:14   3882s] ### Time Record (Pre Callback) is installed.
[11/15 15:57:14   3882s] Closing parasitic data file '/tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/MCU_89100_6DxYRn.rcdb.d/MCU.rcdb.d': 126540 access done (mem: 6662.270M)
[11/15 15:57:14   3882s] ### Time Record (Pre Callback) is uninstalled.
[11/15 15:57:14   3882s] ### Time Record (DB Import) is installed.
[11/15 15:57:14   3882s] ### Time Record (Timing Data Generation) is installed.
[11/15 15:57:14   3882s] ### Time Record (Timing Data Generation) is uninstalled.
[11/15 15:57:14   3883s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[31] of net a0[31] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:57:14   3883s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[30] of net a0[30] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:57:14   3883s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[29] of net a0[29] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:57:14   3883s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[28] of net a0[28] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:57:14   3883s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[27] of net a0[27] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:57:14   3883s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[26] of net a0[26] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:57:14   3883s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[25] of net a0[25] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:57:14   3883s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[24] of net a0[24] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:57:14   3883s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[23] of net a0[23] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:57:14   3883s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[22] of net a0[22] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:57:14   3883s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[21] of net a0[21] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:57:14   3883s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[20] of net a0[20] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:57:14   3883s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[19] of net a0[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:57:14   3883s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[18] of net a0[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:57:14   3883s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[17] of net a0[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:57:14   3883s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[16] of net a0[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:57:14   3883s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[15] of net a0[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:57:14   3883s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[14] of net a0[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:57:14   3883s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[13] of net a0[13] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:57:14   3883s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[12] of net a0[12] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:57:14   3883s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[11/15 15:57:14   3883s] #To increase the message display limit, refer to the product command reference manual.
[11/15 15:57:14   3883s] ### Net info: total nets: 33769
[11/15 15:57:14   3883s] ### Net info: dirty nets: 0
[11/15 15:57:14   3883s] ### Net info: marked as disconnected nets: 0
[11/15 15:57:15   3884s] #num needed restored net=0
[11/15 15:57:15   3884s] #need_extraction net=0 (total=33769)
[11/15 15:57:15   3884s] ### Net info: fully routed nets: 31838
[11/15 15:57:15   3884s] ### Net info: trivial (< 2 pins) nets: 1931
[11/15 15:57:15   3884s] ### Net info: unrouted nets: 0
[11/15 15:57:15   3884s] ### Net info: re-extraction nets: 0
[11/15 15:57:15   3884s] ### Net info: ignored nets: 0
[11/15 15:57:15   3884s] ### Net info: skip routing nets: 0
[11/15 15:57:15   3884s] #Processed 473/0 dirty instances, 14/156 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(343 insts marked dirty, reset pre-exisiting dirty flag on 350 insts, 989 nets marked need extraction)
[11/15 15:57:15   3884s] ### import design signature (239): route=1840094819 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1854351965 net_attr=1384837628 dirty_area=478951437 del_dirty_area=0 cell=1591926327 placement=2070985046 pin_access=677543423 halo=0
[11/15 15:57:15   3885s] ### Time Record (DB Import) is uninstalled.
[11/15 15:57:15   3885s] #NanoRoute Version 20.12-s088_1 NR201104-1900/20_12-UB
[11/15 15:57:15   3885s] #RTESIG:78da8d944b6f9c3010c77beea718911cb65243668cf1e3b84d376aa47453ad36bd2212cc
[11/15 15:57:15   3885s] #       ca128f0a8cd2e4d3d769aa0aa25d0cb7b17ff39fa7393bffb9d941c4302676d1a35219c1
[11/15 15:57:15   3885s] #       76c79008f90569c44b8699bfbaff127d3c3bbffbb1d70a5c3718583db46df51986de74d0
[11/15 15:57:15   3885s] #       1be76c73f8f44650421075bfdce5f7abfbb86b0767be9ade1e9ab8b06d61fad8fd7611ac
[11/15 15:57:15   3885s] #       7ad77997a3024c129479d5ff0f523c37796d1fa130653e54ee1d9e709ce24724d35486d2
[11/15 15:57:15   3885s] #       160c21aabdbcbd1a02098a94826a69ead54c61877a5e4b72024258d9c69983e98e334a82
[11/15 15:57:15   3885s] #       667e3889d6f3a4923e6cf798d5bed355fc609bf9e04acb60eb88a306467182af1faccaaa
[11/15 15:57:15   3885s] #       cddd0932e10be4b80e4329a6614878285a6ff79bed76cdd684fb6ff3d592d002a2dee54d
[11/15 15:57:15   3885s] #       917785674d33d4a7480951d53ecd42d2b723f416a4082e1e295cc008bf9dd737b7b79b5d
[11/15 15:57:15   3885s] #       a0482558b8754a2c1882922c9c97e46146a9b7dcf7371b62eaefa4e09f2df8c44cd8c424
[11/15 15:57:15   3885s] #       3131a7ae53cf91e324c638c0587d2c3dc247f4185eb25d4a2de8a9e612e4fc1b269d86ff
[11/15 15:57:15   3885s] #       b1da0f30c030440e51ec6cedcfb2d25626539a10fd49191f5e4e56f3e10f62b7d341
[11/15 15:57:15   3885s] #
[11/15 15:57:15   3885s] #Skip comparing routing design signature in db-snapshot flow
[11/15 15:57:15   3885s] ### Time Record (Data Preparation) is installed.
[11/15 15:57:15   3885s] #RTESIG:78da8d94c96edb3010867bee530c981c1ca05166288acbd14d5d3440ea0686d3aba044b4
[11/15 15:57:15   3885s] #       41404b2151e8f2f46593a2900a5b946e437ef3cf4a5d5c7eddec80714c885ff7a8754eb0
[11/15 15:57:15   3885s] #       dd712442714d06f186631eae1edfb3b717975f1ef64683ef060baba7b6addec1d0db0e7a
[11/15 15:57:15   3885s] #       ebbd6b8e57af04a504acfbe66f3edf3e265d3b78fbc1f6eed824a56b4bdb27fe8767b0ea
[11/15 15:57:15   3885s] #       7d175c4e0a70457028aafe5f90f26753d4ee194a7b2886caff87a702a7f809c92c53b1b4
[11/15 15:57:15   3885s] #       254760759077b74324419951542dcb829a2ddd50cf6b294140082bd7787bb4dd69462b30
[11/15 15:57:15   3885s] #       3c0c2735669ed42a84ed9ef33a74ba4a9e5c331f5c1b156d1d0934c02949f1cf07ab43d5
[11/15 15:57:15   3885s] #       16fe0c998a0572c2c4a10cb3382403c4d6dbfd66bb5df335e1fed37cb5248d04d6fba229
[11/15 15:57:15   3885s] #       8bae0cac6d86fa1ca98055edf759488576c4de824a39b0974a22b92919dd50d2b8809161
[11/15 15:57:15   3885s] #       8d3fdedddf6f7691885af2788fb55c302dad783c2f25e28cd6afb9efef36c4f5cb48e1af
[11/15 15:57:15   3885s] #       2dc5c44cf9c4243931a7ae53cf91e324c638c0587d2c3dc247f4185eb2865a2fe8a9110a
[11/15 15:57:15   3885s] #       d4fc632793c57fc6260c30c27044012cf1ae0e67f9c15536d78610c3c92139fe3a5bcd9b
[11/15 15:57:15   3885s] #       df149cdff2
[11/15 15:57:15   3885s] #
[11/15 15:57:15   3885s] ### Time Record (Data Preparation) is uninstalled.
[11/15 15:57:15   3885s] ### Time Record (Global Routing) is installed.
[11/15 15:57:15   3885s] ### Time Record (Global Routing) is uninstalled.
[11/15 15:57:15   3885s] #Total number of trivial nets (e.g. < 2 pins) = 1931 (skipped).
[11/15 15:57:15   3885s] #Total number of routable nets = 31838.
[11/15 15:57:15   3885s] #Total number of nets in the design = 33769.
[11/15 15:57:15   3885s] #647 routable nets do not have any wires.
[11/15 15:57:15   3885s] #31191 routable nets have routed wires.
[11/15 15:57:15   3885s] #647 nets will be global routed.
[11/15 15:57:15   3885s] #67 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[11/15 15:57:15   3885s] #839 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[11/15 15:57:15   3885s] #Using multithreading with 8 threads.
[11/15 15:57:15   3885s] ### Time Record (Data Preparation) is installed.
[11/15 15:57:15   3885s] #Start routing data preparation on Sat Nov 15 15:57:15 2025
[11/15 15:57:15   3885s] #
[11/15 15:57:15   3885s] #Minimum voltage of a net in the design = 0.000.
[11/15 15:57:15   3885s] #Maximum voltage of a net in the design = 1.100.
[11/15 15:57:15   3885s] #Voltage range [0.000 - 1.100] has 33765 nets.
[11/15 15:57:15   3885s] #Voltage range [0.900 - 1.100] has 1 net.
[11/15 15:57:15   3885s] #Voltage range [0.000 - 0.000] has 3 nets.
[11/15 15:57:15   3885s] ### Time Record (Cell Pin Access) is installed.
[11/15 15:57:15   3885s] #Initial pin access analysis.
[11/15 15:57:16   3888s] #Detail pin access analysis.
[11/15 15:57:16   3888s] ### Time Record (Cell Pin Access) is uninstalled.
[11/15 15:57:16   3888s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[11/15 15:57:16   3888s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[11/15 15:57:16   3888s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[11/15 15:57:16   3888s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[11/15 15:57:16   3888s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[11/15 15:57:16   3888s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[11/15 15:57:16   3888s] # M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[11/15 15:57:16   3888s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[11/15 15:57:16   3888s] #Monitoring time of adding inner blkg by smac
[11/15 15:57:16   3888s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 5132.09 (MB), peak = 5676.85 (MB)
[11/15 15:57:17   3889s] #Regenerating Ggrids automatically.
[11/15 15:57:17   3889s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[11/15 15:57:17   3889s] #Using automatically generated G-grids.
[11/15 15:57:17   3889s] #Done routing data preparation.
[11/15 15:57:17   3889s] #cpu time = 00:00:04, elapsed time = 00:00:02, memory = 5142.75 (MB), peak = 5676.85 (MB)
[11/15 15:57:17   3889s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 981.47500 359.09500 ) on M1 for NET core/datapath_inst/mainalu/FE_OFN1448_n_240. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[11/15 15:57:17   3889s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 545.10000 449.10000 ) on M1 for NET FE_OFN970_resetn. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[11/15 15:57:17   3889s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 830.02000 367.08500 ) on M1 for NET core/datapath_inst/mainalu/FE_OFN1590_ALU_B_29. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[11/15 15:57:17   3889s] #WARNING (NRDB-1005) Cannot establish connection to PIN C0 at ( 615.42000 475.20000 ) on M1 for NET core/FE_OFN4105_n_8700_BAR. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[11/15 15:57:17   3889s] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 608.38000 451.09000 ) on M1 for NET core/FE_OFN4105_n_8700_BAR. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[11/15 15:57:17   3889s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 824.28000 400.91500 ) on M1 for NET core/datapath_inst/mainalu/FE_OFN1515_ALU_B_28. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[11/15 15:57:17   3889s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 940.47000 299.10000 ) on M1 for NET core/datapath_inst/n_228. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[11/15 15:57:17   3889s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 794.68000 420.91500 ) on M1 for NET core/datapath_inst/mainalu/FE_OFN1469_n_233. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[11/15 15:57:17   3889s] #WARNING (NRDB-1005) Cannot establish connection to PIN A0 at ( 909.66000 340.89500 ) on M1 for NET core/datapath_inst/mainalu/FE_OFN1598_ALU_B_14. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[11/15 15:57:17   3889s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 755.82000 396.91500 ) on M1 for NET core/datapath_inst/mainalu/FE_OFN1595_ALU_B_21. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[11/15 15:57:17   3889s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 981.63000 359.08500 ) on M1 for NET core/datapath_inst/mainalu/FE_OFN1477_mul_260_70_Y_mul_251_62_Y_mul_257_64_n_45. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[11/15 15:57:17   3889s] #WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 958.50000 305.05500 ) on M1 for NET core/datapath_inst/mainalu/mul_260_70_Y_mul_251_62_Y_mul_257_64_n_422. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[11/15 15:57:17   3889s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 898.34000 299.10000 ) on M1 for NET core/datapath_inst/mainalu/FE_OFN4073_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[11/15 15:57:17   3889s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 899.97000 301.03500 ) on M1 for NET core/datapath_inst/mainalu/mul_260_70_Y_mul_251_62_Y_mul_257_64_n_766. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[11/15 15:57:17   3889s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 907.08000 303.08500 ) on M1 for NET core/datapath_inst/mainalu/FE_OFN3479_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[11/15 15:57:17   3889s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 899.96000 296.96000 ) on M1 for NET core/datapath_inst/mainalu/mul_260_70_Y_mul_251_62_Y_mul_257_64_n_771. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[11/15 15:57:17   3889s] #WARNING (NRDB-1005) Cannot establish connection to PIN B0 at ( 899.90000 292.93500 ) on M1 for NET core/datapath_inst/mainalu/FE_OFN1835_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[11/15 15:57:17   3889s] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 610.98000 475.09000 ) on M1 for NET core/FE_OFN840_n_146. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[11/15 15:57:17   3889s] #WARNING (NRDB-1005) Cannot establish connection to PIN B0 at ( 610.46000 451.20000 ) on M1 for NET core/FE_OFN840_n_146. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[11/15 15:57:17   3889s] #WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 391.34000 443.09000 ) on M1 for NET adddec0/n_153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[11/15 15:57:17   3889s] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[11/15 15:57:17   3889s] #To increase the message display limit, refer to the product command reference manual.
[11/15 15:57:17   3890s] #
[11/15 15:57:17   3890s] #Connectivity extraction summary:
[11/15 15:57:17   3890s] #987 routed nets are extracted.
[11/15 15:57:17   3890s] #    639 (1.89%) extracted nets are partially routed.
[11/15 15:57:17   3890s] #30851 routed net(s) are imported.
[11/15 15:57:17   3890s] #1931 nets are fixed|skipped|trivial (not extracted).
[11/15 15:57:17   3890s] #Total number of nets = 33769.
[11/15 15:57:17   3890s] #
[11/15 15:57:17   3890s] #Found 0 nets for post-route si or timing fixing.
[11/15 15:57:18   3890s] #
[11/15 15:57:18   3890s] #Finished routing data preparation on Sat Nov 15 15:57:18 2025
[11/15 15:57:18   3890s] #
[11/15 15:57:18   3890s] #Cpu time = 00:00:05
[11/15 15:57:18   3890s] #Elapsed time = 00:00:03
[11/15 15:57:18   3890s] #Increased memory = 24.45 (MB)
[11/15 15:57:18   3890s] #Total memory = 5143.77 (MB)
[11/15 15:57:18   3890s] #Peak memory = 5676.85 (MB)
[11/15 15:57:18   3890s] #
[11/15 15:57:18   3890s] ### Time Record (Data Preparation) is uninstalled.
[11/15 15:57:18   3890s] ### Time Record (Global Routing) is installed.
[11/15 15:57:18   3890s] #
[11/15 15:57:18   3890s] #Start global routing on Sat Nov 15 15:57:18 2025
[11/15 15:57:18   3890s] #
[11/15 15:57:18   3890s] #
[11/15 15:57:18   3890s] #Start global routing initialization on Sat Nov 15 15:57:18 2025
[11/15 15:57:18   3890s] #
[11/15 15:57:18   3890s] #Number of eco nets is 639
[11/15 15:57:18   3890s] #
[11/15 15:57:18   3890s] #Start global routing data preparation on Sat Nov 15 15:57:18 2025
[11/15 15:57:18   3890s] #
[11/15 15:57:18   3890s] ### build_merged_routing_blockage_rect_list starts on Sat Nov 15 15:57:18 2025 with memory = 5145.05 (MB), peak = 5676.85 (MB)
[11/15 15:57:18   3890s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:5.0 GB, peak:5.5 GB --1.00 [8]--
[11/15 15:57:18   3890s] #Start routing resource analysis on Sat Nov 15 15:57:18 2025
[11/15 15:57:18   3890s] #
[11/15 15:57:18   3890s] ### init_is_bin_blocked starts on Sat Nov 15 15:57:18 2025 with memory = 5145.05 (MB), peak = 5676.85 (MB)
[11/15 15:57:18   3890s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:5.0 GB, peak:5.5 GB --1.00 [8]--
[11/15 15:57:18   3890s] ### PDHT_Row_Thread::compute_flow_cap starts on Sat Nov 15 15:57:18 2025 with memory = 5154.89 (MB), peak = 5676.85 (MB)
[11/15 15:57:18   3892s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:02, real:00:00:00, mem:5.0 GB, peak:5.5 GB --7.40 [8]--
[11/15 15:57:18   3892s] ### adjust_flow_cap starts on Sat Nov 15 15:57:18 2025 with memory = 5159.15 (MB), peak = 5676.85 (MB)
[11/15 15:57:18   3892s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:5.0 GB, peak:5.5 GB --1.95 [8]--
[11/15 15:57:18   3892s] ### adjust_partial_route_blockage starts on Sat Nov 15 15:57:18 2025 with memory = 5160.80 (MB), peak = 5676.85 (MB)
[11/15 15:57:18   3892s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:5.0 GB, peak:5.5 GB --1.00 [8]--
[11/15 15:57:18   3892s] ### set_via_blocked starts on Sat Nov 15 15:57:18 2025 with memory = 5160.80 (MB), peak = 5676.85 (MB)
[11/15 15:57:18   3892s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:5.0 GB, peak:5.5 GB --0.69 [8]--
[11/15 15:57:18   3892s] ### copy_flow starts on Sat Nov 15 15:57:18 2025 with memory = 5160.82 (MB), peak = 5676.85 (MB)
[11/15 15:57:18   3892s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:5.0 GB, peak:5.5 GB --0.75 [8]--
[11/15 15:57:18   3892s] #Routing resource analysis is done on Sat Nov 15 15:57:18 2025
[11/15 15:57:18   3892s] #
[11/15 15:57:18   3892s] ### report_flow_cap starts on Sat Nov 15 15:57:18 2025 with memory = 5158.74 (MB), peak = 5676.85 (MB)
[11/15 15:57:18   3892s] #  Resource Analysis:
[11/15 15:57:18   3892s] #
[11/15 15:57:18   3892s] #               Routing  #Avail      #Track     #Total     %Gcell
[11/15 15:57:18   3892s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[11/15 15:57:18   3892s] #  --------------------------------------------------------------
[11/15 15:57:18   3892s] #  M1             H        1391        2039       91080    79.98%
[11/15 15:57:18   3892s] #  M2             V        2395        3535       91080    65.29%
[11/15 15:57:18   3892s] #  M3             H        1386        2044       91080    59.40%
[11/15 15:57:18   3892s] #  M4             V        2995        2935       91080    65.07%
[11/15 15:57:18   3892s] #  M5             H        2713         717       91080    19.38%
[11/15 15:57:18   3892s] #  M6             V        4782        1148       91080    26.25%
[11/15 15:57:18   3892s] #  M7             H        2343        1087       91080    43.89%
[11/15 15:57:18   3892s] #  --------------------------------------------------------------
[11/15 15:57:18   3892s] #  Total                  18006      42.87%      637560    51.32%
[11/15 15:57:18   3892s] #
[11/15 15:57:18   3892s] #  487 nets (1.44%) with 1 preferred extra spacing.
[11/15 15:57:18   3892s] #
[11/15 15:57:18   3892s] #
[11/15 15:57:18   3892s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:5.0 GB, peak:5.5 GB --1.03 [8]--
[11/15 15:57:18   3892s] ### analyze_m2_tracks starts on Sat Nov 15 15:57:18 2025 with memory = 5158.93 (MB), peak = 5676.85 (MB)
[11/15 15:57:18   3892s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:5.0 GB, peak:5.5 GB --1.00 [8]--
[11/15 15:57:18   3892s] ### report_initial_resource starts on Sat Nov 15 15:57:18 2025 with memory = 5158.93 (MB), peak = 5676.85 (MB)
[11/15 15:57:18   3892s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:5.0 GB, peak:5.5 GB --1.00 [8]--
[11/15 15:57:18   3892s] ### mark_pg_pins_accessibility starts on Sat Nov 15 15:57:18 2025 with memory = 5158.93 (MB), peak = 5676.85 (MB)
[11/15 15:57:18   3892s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:5.0 GB, peak:5.5 GB --1.00 [8]--
[11/15 15:57:18   3892s] ### set_net_region starts on Sat Nov 15 15:57:18 2025 with memory = 5158.93 (MB), peak = 5676.85 (MB)
[11/15 15:57:18   3892s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:5.0 GB, peak:5.5 GB --1.00 [8]--
[11/15 15:57:18   3892s] #
[11/15 15:57:18   3892s] #Global routing data preparation is done on Sat Nov 15 15:57:18 2025
[11/15 15:57:18   3892s] #
[11/15 15:57:18   3892s] #cpu time = 00:00:02, elapsed time = 00:00:00, memory = 5158.77 (MB), peak = 5676.85 (MB)
[11/15 15:57:18   3892s] #
[11/15 15:57:18   3892s] ### prepare_level starts on Sat Nov 15 15:57:18 2025 with memory = 5158.77 (MB), peak = 5676.85 (MB)
[11/15 15:57:18   3892s] ### init level 1 starts on Sat Nov 15 15:57:18 2025 with memory = 5158.77 (MB), peak = 5676.85 (MB)
[11/15 15:57:18   3892s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:5.0 GB, peak:5.5 GB --1.00 [8]--
[11/15 15:57:18   3892s] ### Level 1 hgrid = 396 X 230
[11/15 15:57:18   3892s] ### prepare_level_flow starts on Sat Nov 15 15:57:18 2025 with memory = 5158.77 (MB), peak = 5676.85 (MB)
[11/15 15:57:18   3892s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:5.0 GB, peak:5.5 GB --1.00 [8]--
[11/15 15:57:18   3892s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:5.0 GB, peak:5.5 GB --1.00 [8]--
[11/15 15:57:18   3893s] #
[11/15 15:57:18   3893s] #Global routing initialization is done on Sat Nov 15 15:57:18 2025
[11/15 15:57:18   3893s] #
[11/15 15:57:18   3893s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 5158.77 (MB), peak = 5676.85 (MB)
[11/15 15:57:18   3893s] #
[11/15 15:57:18   3893s] #start global routing iteration 1...
[11/15 15:57:18   3893s] ### init_flow_edge starts on Sat Nov 15 15:57:18 2025 with memory = 5158.77 (MB), peak = 5676.85 (MB)
[11/15 15:57:18   3893s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:5.0 GB, peak:5.5 GB --0.96 [8]--
[11/15 15:57:18   3893s] ### routing at level 1 (topmost level) iter 0
[11/15 15:57:19   3893s] ### measure_qor starts on Sat Nov 15 15:57:19 2025 with memory = 5166.18 (MB), peak = 5676.85 (MB)
[11/15 15:57:19   3893s] ### measure_congestion starts on Sat Nov 15 15:57:19 2025 with memory = 5166.18 (MB), peak = 5676.85 (MB)
[11/15 15:57:19   3893s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:5.0 GB, peak:5.5 GB --1.00 [8]--
[11/15 15:57:19   3893s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:5.0 GB, peak:5.5 GB --5.49 [8]--
[11/15 15:57:19   3893s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 5165.98 (MB), peak = 5676.85 (MB)
[11/15 15:57:19   3893s] #
[11/15 15:57:19   3893s] #start global routing iteration 2...
[11/15 15:57:19   3893s] ### routing at level 1 (topmost level) iter 1
[11/15 15:57:19   3893s] ### measure_qor starts on Sat Nov 15 15:57:19 2025 with memory = 5165.98 (MB), peak = 5676.85 (MB)
[11/15 15:57:19   3893s] ### measure_congestion starts on Sat Nov 15 15:57:19 2025 with memory = 5165.98 (MB), peak = 5676.85 (MB)
[11/15 15:57:19   3893s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:5.0 GB, peak:5.5 GB --1.00 [8]--
[11/15 15:57:19   3894s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:5.0 GB, peak:5.5 GB --5.74 [8]--
[11/15 15:57:19   3894s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 5165.98 (MB), peak = 5676.85 (MB)
[11/15 15:57:19   3894s] #
[11/15 15:57:19   3894s] ### route_end starts on Sat Nov 15 15:57:19 2025 with memory = 5165.98 (MB), peak = 5676.85 (MB)
[11/15 15:57:19   3894s] #
[11/15 15:57:19   3894s] #Total number of trivial nets (e.g. < 2 pins) = 1931 (skipped).
[11/15 15:57:19   3894s] #Total number of routable nets = 31838.
[11/15 15:57:19   3894s] #Total number of nets in the design = 33769.
[11/15 15:57:19   3894s] #
[11/15 15:57:19   3894s] #31838 routable nets have routed wires.
[11/15 15:57:19   3894s] #65 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[11/15 15:57:19   3894s] #841 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[11/15 15:57:19   3894s] #
[11/15 15:57:19   3894s] #Routed nets constraints summary:
[11/15 15:57:19   3894s] #---------------------------------------------------------------------------
[11/15 15:57:19   3894s] #        Rules   Pref Extra Space   Shielding   Avoid Detour   Unconstrained  
[11/15 15:57:19   3894s] #---------------------------------------------------------------------------
[11/15 15:57:19   3894s] #      Default                 60           0              4             574  
[11/15 15:57:19   3894s] #     CTS_2W2S                  0           1              0               0  
[11/15 15:57:19   3894s] #     CTS_2W1S                  0           0              0               0  
[11/15 15:57:19   3894s] #---------------------------------------------------------------------------
[11/15 15:57:19   3894s] #        Total                 60           1              4             574  
[11/15 15:57:19   3894s] #---------------------------------------------------------------------------
[11/15 15:57:19   3894s] #
[11/15 15:57:19   3894s] #Routing constraints summary of the whole design:
[11/15 15:57:19   3894s] #----------------------------------------------------------------------------------------
[11/15 15:57:19   3894s] #        Rules   Pref Extra Space   Shielding   Pref Layer   Avoid Detour   Unconstrained  
[11/15 15:57:19   3894s] #----------------------------------------------------------------------------------------
[11/15 15:57:19   3894s] #      Default                281           0            0             56           30932  
[11/15 15:57:19   3894s] #     CTS_2W2S                  0         206            0              0               0  
[11/15 15:57:19   3894s] #     CTS_2W1S                  0           0          363            363               0  
[11/15 15:57:19   3894s] #----------------------------------------------------------------------------------------
[11/15 15:57:19   3894s] #        Total                281         206          363            419           30932  
[11/15 15:57:19   3894s] #----------------------------------------------------------------------------------------
[11/15 15:57:19   3894s] #
[11/15 15:57:19   3894s] ### cal_base_flow starts on Sat Nov 15 15:57:19 2025 with memory = 5165.98 (MB), peak = 5676.85 (MB)
[11/15 15:57:19   3894s] ### init_flow_edge starts on Sat Nov 15 15:57:19 2025 with memory = 5165.98 (MB), peak = 5676.85 (MB)
[11/15 15:57:19   3894s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:5.0 GB, peak:5.5 GB --0.72 [8]--
[11/15 15:57:19   3894s] ### cal_flow starts on Sat Nov 15 15:57:19 2025 with memory = 5166.20 (MB), peak = 5676.85 (MB)
[11/15 15:57:19   3894s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:5.0 GB, peak:5.5 GB --1.00 [8]--
[11/15 15:57:19   3894s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:5.0 GB, peak:5.5 GB --0.95 [8]--
[11/15 15:57:19   3894s] ### report_overcon starts on Sat Nov 15 15:57:19 2025 with memory = 5166.20 (MB), peak = 5676.85 (MB)
[11/15 15:57:19   3894s] #
[11/15 15:57:19   3894s] #  Congestion Analysis: (blocked Gcells are excluded)
[11/15 15:57:19   3894s] #
[11/15 15:57:19   3894s] #                 OverCon       OverCon       OverCon       OverCon          
[11/15 15:57:19   3894s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[11/15 15:57:19   3894s] #     Layer           (1)           (2)           (3)           (4)   OverCon  Flow/Cap
[11/15 15:57:19   3894s] #  ----------------------------------------------------------------------------------------
[11/15 15:57:19   3894s] #  M1            2(0.01%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.01%)     0.60  
[11/15 15:57:19   3894s] #  M2           60(0.16%)      4(0.01%)      2(0.01%)      1(0.00%)   (0.18%)     0.59  
[11/15 15:57:19   3894s] #  M3            5(0.01%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.01%)     0.50  
[11/15 15:57:19   3894s] #  M4            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.46  
[11/15 15:57:19   3894s] #  M5            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.18  
[11/15 15:57:19   3894s] #  M6            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.19  
[11/15 15:57:19   3894s] #  M7            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.11  
[11/15 15:57:19   3894s] #  ----------------------------------------------------------------------------------------
[11/15 15:57:19   3894s] #     Total     67(0.02%)      4(0.00%)      2(0.00%)      1(0.00%)   (0.02%)
[11/15 15:57:19   3894s] #
[11/15 15:57:19   3894s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 4
[11/15 15:57:19   3894s] #  Overflow after GR: 0.00% H + 0.02% V
[11/15 15:57:19   3894s] #
[11/15 15:57:19   3894s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:5.0 GB, peak:5.5 GB --1.00 [8]--
[11/15 15:57:19   3894s] ### cal_base_flow starts on Sat Nov 15 15:57:19 2025 with memory = 5166.20 (MB), peak = 5676.85 (MB)
[11/15 15:57:19   3894s] ### init_flow_edge starts on Sat Nov 15 15:57:19 2025 with memory = 5166.20 (MB), peak = 5676.85 (MB)
[11/15 15:57:19   3894s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:5.0 GB, peak:5.5 GB --1.80 [8]--
[11/15 15:57:19   3894s] ### cal_flow starts on Sat Nov 15 15:57:19 2025 with memory = 5166.20 (MB), peak = 5676.85 (MB)
[11/15 15:57:19   3894s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:5.0 GB, peak:5.5 GB --1.00 [8]--
[11/15 15:57:19   3894s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:5.0 GB, peak:5.5 GB --1.15 [8]--
[11/15 15:57:19   3894s] ### export_cong_map starts on Sat Nov 15 15:57:19 2025 with memory = 5166.20 (MB), peak = 5676.85 (MB)
[11/15 15:57:19   3894s] ### PDZT_Export::export_cong_map starts on Sat Nov 15 15:57:19 2025 with memory = 5166.54 (MB), peak = 5676.85 (MB)
[11/15 15:57:19   3894s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:5.0 GB, peak:5.5 GB --1.04 [8]--
[11/15 15:57:19   3894s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:5.0 GB, peak:5.5 GB --1.88 [8]--
[11/15 15:57:19   3894s] ### import_cong_map starts on Sat Nov 15 15:57:19 2025 with memory = 5166.54 (MB), peak = 5676.85 (MB)
[11/15 15:57:19   3894s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:5.0 GB, peak:5.5 GB --1.00 [8]--
[11/15 15:57:19   3894s] ### update starts on Sat Nov 15 15:57:19 2025 with memory = 5166.54 (MB), peak = 5676.85 (MB)
[11/15 15:57:19   3894s] #Complete Global Routing.
[11/15 15:57:19   3894s] #Total number of nets with non-default rule or having extra spacing = 852
[11/15 15:57:19   3894s] #Total wire length = 1088106 um.
[11/15 15:57:19   3894s] #Total half perimeter of net bounding box = 905239 um.
[11/15 15:57:19   3894s] #Total wire length on LAYER M1 = 24124 um.
[11/15 15:57:19   3894s] #Total wire length on LAYER M2 = 209738 um.
[11/15 15:57:19   3894s] #Total wire length on LAYER M3 = 278247 um.
[11/15 15:57:19   3894s] #Total wire length on LAYER M4 = 170742 um.
[11/15 15:57:19   3894s] #Total wire length on LAYER M5 = 283961 um.
[11/15 15:57:19   3894s] #Total wire length on LAYER M6 = 107165 um.
[11/15 15:57:19   3894s] #Total wire length on LAYER M7 = 14129 um.
[11/15 15:57:19   3894s] #Total wire length on LAYER M8 = 0 um.
[11/15 15:57:19   3894s] #Total number of vias = 276576
[11/15 15:57:19   3894s] #Total number of multi-cut vias = 198854 ( 71.9%)
[11/15 15:57:19   3894s] #Total number of single cut vias = 77722 ( 28.1%)
[11/15 15:57:19   3894s] #Up-Via Summary (total 276576):
[11/15 15:57:19   3894s] #                   single-cut          multi-cut      Total
[11/15 15:57:19   3894s] #-----------------------------------------------------------
[11/15 15:57:19   3894s] # M1             50331 ( 43.8%)     64626 ( 56.2%)     114957
[11/15 15:57:19   3894s] # M2             18355 ( 19.2%)     77294 ( 80.8%)      95649
[11/15 15:57:19   3894s] # M3              5944 ( 15.7%)     31932 ( 84.3%)      37876
[11/15 15:57:19   3894s] # M4              2435 ( 13.0%)     16325 ( 87.0%)      18760
[11/15 15:57:19   3894s] # M5               634 (  8.2%)      7096 ( 91.8%)       7730
[11/15 15:57:19   3894s] # M6                23 (  1.4%)      1581 ( 98.6%)       1604
[11/15 15:57:19   3894s] #-----------------------------------------------------------
[11/15 15:57:19   3894s] #                77722 ( 28.1%)    198854 ( 71.9%)     276576 
[11/15 15:57:19   3894s] #
[11/15 15:57:19   3894s] #Total number of involved priority nets 1
[11/15 15:57:19   3894s] #Maximum src to sink distance for priority net 33.3
[11/15 15:57:19   3894s] #Average of max src_to_sink distance for priority net 33.3
[11/15 15:57:19   3894s] #Average of ave src_to_sink distance for priority net 13.2
[11/15 15:57:19   3894s] ### update cpu:00:00:00, real:00:00:00, mem:5.0 GB, peak:5.5 GB --4.70 [8]--
[11/15 15:57:19   3894s] ### report_overcon starts on Sat Nov 15 15:57:19 2025 with memory = 5170.14 (MB), peak = 5676.85 (MB)
[11/15 15:57:19   3894s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:5.0 GB, peak:5.5 GB --1.00 [8]--
[11/15 15:57:19   3894s] ### report_overcon starts on Sat Nov 15 15:57:19 2025 with memory = 5170.14 (MB), peak = 5676.85 (MB)
[11/15 15:57:19   3894s] #Max overcon = 4 tracks.
[11/15 15:57:19   3894s] #Total overcon = 0.02%.
[11/15 15:57:19   3894s] #Worst layer Gcell overcon rate = 0.02%.
[11/15 15:57:19   3894s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:5.0 GB, peak:5.5 GB --1.00 [8]--
[11/15 15:57:19   3894s] ### route_end cpu:00:00:01, real:00:00:01, mem:5.0 GB, peak:5.5 GB --1.47 [8]--
[11/15 15:57:19   3895s] ### global_route design signature (242): route=1573533080 net_attr=1863042413
[11/15 15:57:19   3895s] #
[11/15 15:57:19   3895s] #Global routing statistics:
[11/15 15:57:19   3895s] #Cpu time = 00:00:05
[11/15 15:57:19   3895s] #Elapsed time = 00:00:02
[11/15 15:57:19   3895s] #Increased memory = 22.84 (MB)
[11/15 15:57:19   3895s] #Total memory = 5166.60 (MB)
[11/15 15:57:19   3895s] #Peak memory = 5676.85 (MB)
[11/15 15:57:19   3895s] #
[11/15 15:57:19   3895s] #Finished global routing on Sat Nov 15 15:57:19 2025
[11/15 15:57:19   3895s] #
[11/15 15:57:19   3895s] #
[11/15 15:57:19   3895s] ### Time Record (Global Routing) is uninstalled.
[11/15 15:57:19   3895s] ### Time Record (Data Preparation) is installed.
[11/15 15:57:19   3895s] ### Time Record (Data Preparation) is uninstalled.
[11/15 15:57:20   3896s] ### track-assign external-init starts on Sat Nov 15 15:57:20 2025 with memory = 5153.02 (MB), peak = 5676.85 (MB)
[11/15 15:57:20   3896s] ### Time Record (Track Assignment) is installed.
[11/15 15:57:20   3896s] ### Time Record (Track Assignment) is uninstalled.
[11/15 15:57:20   3896s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:5.0 GB, peak:5.5 GB --1.35 [8]--
[11/15 15:57:20   3896s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 5153.02 (MB), peak = 5676.85 (MB)
[11/15 15:57:20   3896s] ### track-assign engine-init starts on Sat Nov 15 15:57:20 2025 with memory = 5153.02 (MB), peak = 5676.85 (MB)
[11/15 15:57:20   3896s] ### Time Record (Track Assignment) is installed.
[11/15 15:57:20   3896s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:5.0 GB, peak:5.5 GB --1.09 [8]--
[11/15 15:57:20   3896s] ### track-assign core-engine starts on Sat Nov 15 15:57:20 2025 with memory = 5153.02 (MB), peak = 5676.85 (MB)
[11/15 15:57:20   3896s] #Start Track Assignment.
[11/15 15:57:22   3898s] #Done with 139 horizontal wires in 8 hboxes and 150 vertical wires in 13 hboxes.
[11/15 15:57:23   3900s] #Done with 17 horizontal wires in 8 hboxes and 12 vertical wires in 13 hboxes.
[11/15 15:57:23   3900s] #Complete Track Assignment.
[11/15 15:57:23   3901s] #Total number of nets with non-default rule or having extra spacing = 852
[11/15 15:57:23   3901s] #Total wire length = 1088620 um.
[11/15 15:57:23   3901s] #Total half perimeter of net bounding box = 905239 um.
[11/15 15:57:23   3901s] #Total wire length on LAYER M1 = 24205 um.
[11/15 15:57:23   3901s] #Total wire length on LAYER M2 = 209935 um.
[11/15 15:57:23   3901s] #Total wire length on LAYER M3 = 278429 um.
[11/15 15:57:23   3901s] #Total wire length on LAYER M4 = 170780 um.
[11/15 15:57:23   3901s] #Total wire length on LAYER M5 = 283976 um.
[11/15 15:57:23   3901s] #Total wire length on LAYER M6 = 107167 um.
[11/15 15:57:23   3901s] #Total wire length on LAYER M7 = 14129 um.
[11/15 15:57:23   3901s] #Total wire length on LAYER M8 = 0 um.
[11/15 15:57:23   3901s] #Total number of vias = 276576
[11/15 15:57:23   3901s] #Total number of multi-cut vias = 198854 ( 71.9%)
[11/15 15:57:23   3901s] #Total number of single cut vias = 77722 ( 28.1%)
[11/15 15:57:23   3901s] #Up-Via Summary (total 276576):
[11/15 15:57:23   3901s] #                   single-cut          multi-cut      Total
[11/15 15:57:23   3901s] #-----------------------------------------------------------
[11/15 15:57:23   3901s] # M1             50331 ( 43.8%)     64626 ( 56.2%)     114957
[11/15 15:57:23   3901s] # M2             18355 ( 19.2%)     77294 ( 80.8%)      95649
[11/15 15:57:23   3901s] # M3              5944 ( 15.7%)     31932 ( 84.3%)      37876
[11/15 15:57:23   3901s] # M4              2435 ( 13.0%)     16325 ( 87.0%)      18760
[11/15 15:57:23   3901s] # M5               634 (  8.2%)      7096 ( 91.8%)       7730
[11/15 15:57:23   3901s] # M6                23 (  1.4%)      1581 ( 98.6%)       1604
[11/15 15:57:23   3901s] #-----------------------------------------------------------
[11/15 15:57:23   3901s] #                77722 ( 28.1%)    198854 ( 71.9%)     276576 
[11/15 15:57:23   3901s] #
[11/15 15:57:23   3901s] ### track_assign design signature (245): route=681005473
[11/15 15:57:23   3901s] ### track-assign core-engine cpu:00:00:05, real:00:00:03, mem:5.2 GB, peak:5.5 GB --1.68 [8]--
[11/15 15:57:23   3901s] ### Time Record (Track Assignment) is uninstalled.
[11/15 15:57:23   3901s] #cpu time = 00:00:06, elapsed time = 00:00:03, memory = 5151.09 (MB), peak = 5676.85 (MB)
[11/15 15:57:23   3901s] #
[11/15 15:57:23   3901s] #number of short segments in preferred routing layers
[11/15 15:57:23   3901s] #	
[11/15 15:57:23   3901s] #	
[11/15 15:57:23   3901s] #
[11/15 15:57:24   3902s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[11/15 15:57:24   3902s] #Cpu time = 00:00:17
[11/15 15:57:24   3902s] #Elapsed time = 00:00:09
[11/15 15:57:24   3902s] #Increased memory = 32.54 (MB)
[11/15 15:57:24   3902s] #Total memory = 5151.86 (MB)
[11/15 15:57:24   3902s] #Peak memory = 5676.85 (MB)
[11/15 15:57:24   3902s] #Using multithreading with 8 threads.
[11/15 15:57:24   3902s] ### Time Record (Detail Routing) is installed.
[11/15 15:57:24   3902s] ### max drc and si pitch = 6840 ( 3.42000 um) MT-safe pitch = 2120 ( 1.06000 um) patch pitch = 6640 ( 3.32000 um)
[11/15 15:57:25   3903s] #
[11/15 15:57:25   3903s] #Start Detail Routing..
[11/15 15:57:25   3903s] #start initial detail routing ...
[11/15 15:57:25   3903s] ### Design has 0 dirty nets, 2095 dirty-areas)
[11/15 15:57:25   3904s] #   Improving pin accessing ...
[11/15 15:57:25   3904s] #    elapsed time = 00:00:00, memory = 5232.18 (MB)
[11/15 15:57:26   3908s] #    completing 20% with 43 violations
[11/15 15:57:26   3908s] #    elapsed time = 00:00:01, memory = 5504.76 (MB)
[11/15 15:57:26   3909s] #    completing 30% with 44 violations
[11/15 15:57:26   3909s] #    elapsed time = 00:00:01, memory = 5507.42 (MB)
[11/15 15:57:26   3912s] #    completing 40% with 62 violations
[11/15 15:57:26   3912s] #    elapsed time = 00:00:01, memory = 5514.68 (MB)
[11/15 15:57:26   3914s] #    completing 50% with 59 violations
[11/15 15:57:26   3914s] #    elapsed time = 00:00:02, memory = 5524.40 (MB)
[11/15 15:57:26   3915s] #    completing 60% with 59 violations
[11/15 15:57:26   3915s] #    elapsed time = 00:00:02, memory = 5524.22 (MB)
[11/15 15:57:27   3919s] #    completing 70% with 76 violations
[11/15 15:57:27   3919s] #    elapsed time = 00:00:02, memory = 5522.21 (MB)
[11/15 15:57:27   3919s] #    completing 80% with 76 violations
[11/15 15:57:27   3919s] #    elapsed time = 00:00:02, memory = 5522.21 (MB)
[11/15 15:57:27   3922s] #    completing 90% with 64 violations
[11/15 15:57:27   3922s] #    elapsed time = 00:00:03, memory = 5523.81 (MB)
[11/15 15:57:28   3924s] #    completing 100% with 69 violations
[11/15 15:57:28   3924s] #    elapsed time = 00:00:03, memory = 5521.52 (MB)
[11/15 15:57:28   3924s] # ECO: 2.0% of the total area was rechecked for DRC, and 4.7% required routing.
[11/15 15:57:28   3924s] #   number of violations = 69
[11/15 15:57:28   3924s] #
[11/15 15:57:28   3924s] #    By Layer and Type :
[11/15 15:57:28   3924s] #	         MetSpc   EOLSpc    Short   CutSpc   MinCut      Mar   Totals
[11/15 15:57:28   3924s] #	M1            9        4        6        4        2        0       25
[11/15 15:57:28   3924s] #	M2           17        6       16        1        1        1       42
[11/15 15:57:28   3924s] #	M3            0        0        1        0        0        0        1
[11/15 15:57:28   3924s] #	M4            0        0        1        0        0        0        1
[11/15 15:57:28   3924s] #	Totals       26       10       24        5        3        1       69
[11/15 15:57:28   3924s] #343 out of 36226 instances (0.9%) need to be verified(marked ipoed), dirty area = 0.3%.
[11/15 15:57:28   3924s] #0.0% of the total area is being checked for drcs
[11/15 15:57:28   3924s] #0.0% of the total area was checked
[11/15 15:57:28   3924s] #   number of violations = 69
[11/15 15:57:28   3924s] #
[11/15 15:57:28   3924s] #    By Layer and Type :
[11/15 15:57:28   3924s] #	         MetSpc   EOLSpc    Short   CutSpc   MinCut      Mar   Totals
[11/15 15:57:28   3924s] #	M1            9        4        6        4        2        0       25
[11/15 15:57:28   3924s] #	M2           17        6       16        1        1        1       42
[11/15 15:57:28   3924s] #	M3            0        0        1        0        0        0        1
[11/15 15:57:28   3924s] #	M4            0        0        1        0        0        0        1
[11/15 15:57:28   3924s] #	Totals       26       10       24        5        3        1       69
[11/15 15:57:28   3925s] #cpu time = 00:00:22, elapsed time = 00:00:03, memory = 5185.91 (MB), peak = 5676.85 (MB)
[11/15 15:57:28   3926s] #start 1st optimization iteration ...
[11/15 15:57:28   3928s] #   number of violations = 7
[11/15 15:57:28   3928s] #
[11/15 15:57:28   3928s] #    By Layer and Type :
[11/15 15:57:28   3928s] #	         MetSpc    Short   MinCut      Mar   Totals
[11/15 15:57:28   3928s] #	M1            2        0        1        0        3
[11/15 15:57:28   3928s] #	M2            0        2        1        1        4
[11/15 15:57:28   3928s] #	Totals        2        2        2        1        7
[11/15 15:57:28   3928s] #cpu time = 00:00:02, elapsed time = 00:00:00, memory = 5187.30 (MB), peak = 5676.85 (MB)
[11/15 15:57:28   3928s] #start 2nd optimization iteration ...
[11/15 15:57:28   3928s] #   number of violations = 7
[11/15 15:57:28   3928s] #
[11/15 15:57:28   3928s] #    By Layer and Type :
[11/15 15:57:28   3928s] #	         MetSpc    Short   MinCut      Mar   Totals
[11/15 15:57:28   3928s] #	M1            2        0        1        0        3
[11/15 15:57:28   3928s] #	M2            0        2        1        1        4
[11/15 15:57:28   3928s] #	Totals        2        2        2        1        7
[11/15 15:57:28   3928s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 5185.59 (MB), peak = 5676.85 (MB)
[11/15 15:57:28   3928s] #start 3rd optimization iteration ...
[11/15 15:57:29   3929s] #   number of violations = 0
[11/15 15:57:29   3929s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 5184.22 (MB), peak = 5676.85 (MB)
[11/15 15:57:29   3929s] #Complete Detail Routing.
[11/15 15:57:29   3929s] #Total number of nets with non-default rule or having extra spacing = 852
[11/15 15:57:29   3929s] #Total wire length = 1088233 um.
[11/15 15:57:29   3929s] #Total half perimeter of net bounding box = 905239 um.
[11/15 15:57:29   3929s] #Total wire length on LAYER M1 = 23968 um.
[11/15 15:57:29   3929s] #Total wire length on LAYER M2 = 209711 um.
[11/15 15:57:29   3929s] #Total wire length on LAYER M3 = 278377 um.
[11/15 15:57:29   3929s] #Total wire length on LAYER M4 = 170887 um.
[11/15 15:57:29   3929s] #Total wire length on LAYER M5 = 283985 um.
[11/15 15:57:29   3929s] #Total wire length on LAYER M6 = 107174 um.
[11/15 15:57:29   3929s] #Total wire length on LAYER M7 = 14131 um.
[11/15 15:57:29   3929s] #Total wire length on LAYER M8 = 0 um.
[11/15 15:57:29   3929s] #Total number of vias = 277111
[11/15 15:57:29   3929s] #Total number of multi-cut vias = 197904 ( 71.4%)
[11/15 15:57:29   3929s] #Total number of single cut vias = 79207 ( 28.6%)
[11/15 15:57:29   3929s] #Up-Via Summary (total 277111):
[11/15 15:57:29   3929s] #                   single-cut          multi-cut      Total
[11/15 15:57:29   3929s] #-----------------------------------------------------------
[11/15 15:57:29   3929s] # M1             50837 ( 44.2%)     64187 ( 55.8%)     115024
[11/15 15:57:29   3929s] # M2             18973 ( 19.8%)     76961 ( 80.2%)      95934
[11/15 15:57:29   3929s] # M3              6187 ( 16.3%)     31812 ( 83.7%)      37999
[11/15 15:57:29   3929s] # M4              2529 ( 13.4%)     16274 ( 86.6%)      18803
[11/15 15:57:29   3929s] # M5               654 (  8.4%)      7091 ( 91.6%)       7745
[11/15 15:57:29   3929s] # M6                27 (  1.7%)      1579 ( 98.3%)       1606
[11/15 15:57:29   3929s] #-----------------------------------------------------------
[11/15 15:57:29   3929s] #                79207 ( 28.6%)    197904 ( 71.4%)     277111 
[11/15 15:57:29   3929s] #
[11/15 15:57:29   3929s] #Total number of DRC violations = 0
[11/15 15:57:29   3930s] ### Time Record (Detail Routing) is uninstalled.
[11/15 15:57:29   3930s] #Cpu time = 00:00:28
[11/15 15:57:29   3930s] #Elapsed time = 00:00:05
[11/15 15:57:29   3930s] #Increased memory = 9.24 (MB)
[11/15 15:57:29   3930s] #Total memory = 5161.10 (MB)
[11/15 15:57:29   3930s] #Peak memory = 5676.85 (MB)
[11/15 15:57:29   3930s] ### Time Record (Antenna Fixing) is installed.
[11/15 15:57:29   3930s] #
[11/15 15:57:29   3930s] #start routing for process antenna violation fix ...
[11/15 15:57:29   3930s] ### max drc and si pitch = 6840 ( 3.42000 um) MT-safe pitch = 2120 ( 1.06000 um) patch pitch = 6640 ( 3.32000 um)
[11/15 15:57:29   3931s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 5184.36 (MB), peak = 5676.85 (MB)
[11/15 15:57:29   3931s] #
[11/15 15:57:29   3931s] #Total number of nets with non-default rule or having extra spacing = 852
[11/15 15:57:29   3931s] #Total wire length = 1088233 um.
[11/15 15:57:29   3931s] #Total half perimeter of net bounding box = 905239 um.
[11/15 15:57:29   3931s] #Total wire length on LAYER M1 = 23968 um.
[11/15 15:57:29   3931s] #Total wire length on LAYER M2 = 209711 um.
[11/15 15:57:29   3931s] #Total wire length on LAYER M3 = 278377 um.
[11/15 15:57:29   3931s] #Total wire length on LAYER M4 = 170887 um.
[11/15 15:57:29   3931s] #Total wire length on LAYER M5 = 283985 um.
[11/15 15:57:29   3931s] #Total wire length on LAYER M6 = 107174 um.
[11/15 15:57:29   3931s] #Total wire length on LAYER M7 = 14131 um.
[11/15 15:57:29   3931s] #Total wire length on LAYER M8 = 0 um.
[11/15 15:57:29   3931s] #Total number of vias = 277111
[11/15 15:57:29   3931s] #Total number of multi-cut vias = 197904 ( 71.4%)
[11/15 15:57:29   3931s] #Total number of single cut vias = 79207 ( 28.6%)
[11/15 15:57:29   3931s] #Up-Via Summary (total 277111):
[11/15 15:57:29   3931s] #                   single-cut          multi-cut      Total
[11/15 15:57:29   3931s] #-----------------------------------------------------------
[11/15 15:57:29   3931s] # M1             50837 ( 44.2%)     64187 ( 55.8%)     115024
[11/15 15:57:29   3931s] # M2             18973 ( 19.8%)     76961 ( 80.2%)      95934
[11/15 15:57:29   3931s] # M3              6187 ( 16.3%)     31812 ( 83.7%)      37999
[11/15 15:57:29   3931s] # M4              2529 ( 13.4%)     16274 ( 86.6%)      18803
[11/15 15:57:29   3931s] # M5               654 (  8.4%)      7091 ( 91.6%)       7745
[11/15 15:57:29   3931s] # M6                27 (  1.7%)      1579 ( 98.3%)       1606
[11/15 15:57:29   3931s] #-----------------------------------------------------------
[11/15 15:57:29   3931s] #                79207 ( 28.6%)    197904 ( 71.4%)     277111 
[11/15 15:57:29   3931s] #
[11/15 15:57:29   3931s] #Total number of DRC violations = 0
[11/15 15:57:29   3931s] #Total number of process antenna violations = 0
[11/15 15:57:29   3931s] #Total number of net violated process antenna rule = 0 ant fix stage
[11/15 15:57:29   3931s] #
[11/15 15:57:30   3934s] #
[11/15 15:57:30   3934s] #Total number of nets with non-default rule or having extra spacing = 852
[11/15 15:57:30   3934s] #Total wire length = 1088233 um.
[11/15 15:57:30   3934s] #Total half perimeter of net bounding box = 905239 um.
[11/15 15:57:30   3934s] #Total wire length on LAYER M1 = 23968 um.
[11/15 15:57:30   3934s] #Total wire length on LAYER M2 = 209711 um.
[11/15 15:57:30   3934s] #Total wire length on LAYER M3 = 278377 um.
[11/15 15:57:30   3934s] #Total wire length on LAYER M4 = 170887 um.
[11/15 15:57:30   3934s] #Total wire length on LAYER M5 = 283985 um.
[11/15 15:57:30   3934s] #Total wire length on LAYER M6 = 107174 um.
[11/15 15:57:30   3934s] #Total wire length on LAYER M7 = 14131 um.
[11/15 15:57:30   3934s] #Total wire length on LAYER M8 = 0 um.
[11/15 15:57:30   3934s] #Total number of vias = 277111
[11/15 15:57:30   3934s] #Total number of multi-cut vias = 197904 ( 71.4%)
[11/15 15:57:30   3934s] #Total number of single cut vias = 79207 ( 28.6%)
[11/15 15:57:30   3934s] #Up-Via Summary (total 277111):
[11/15 15:57:30   3934s] #                   single-cut          multi-cut      Total
[11/15 15:57:30   3934s] #-----------------------------------------------------------
[11/15 15:57:30   3934s] # M1             50837 ( 44.2%)     64187 ( 55.8%)     115024
[11/15 15:57:30   3934s] # M2             18973 ( 19.8%)     76961 ( 80.2%)      95934
[11/15 15:57:30   3934s] # M3              6187 ( 16.3%)     31812 ( 83.7%)      37999
[11/15 15:57:30   3934s] # M4              2529 ( 13.4%)     16274 ( 86.6%)      18803
[11/15 15:57:30   3934s] # M5               654 (  8.4%)      7091 ( 91.6%)       7745
[11/15 15:57:30   3934s] # M6                27 (  1.7%)      1579 ( 98.3%)       1606
[11/15 15:57:30   3934s] #-----------------------------------------------------------
[11/15 15:57:30   3934s] #                79207 ( 28.6%)    197904 ( 71.4%)     277111 
[11/15 15:57:30   3934s] #
[11/15 15:57:30   3934s] #Total number of DRC violations = 0
[11/15 15:57:30   3934s] #Total number of process antenna violations = 0
[11/15 15:57:30   3934s] #Total number of net violated process antenna rule = 0 ant fix stage
[11/15 15:57:30   3934s] #
[11/15 15:57:30   3934s] ### Time Record (Antenna Fixing) is uninstalled.
[11/15 15:57:30   3934s] ### Time Record (Shielding) is installed.
[11/15 15:57:30   3934s] #Analyzing shielding information. 
[11/15 15:57:30   3934s] #ECO shield region = 26.44% (per shield region), 6.74% (per design) 
[11/15 15:57:30   3934s] #Total shield nets = 206, shielding-eco nets = 41, non-dirty nets = 164 no-shield-wire nets = 1 skip-routing nets = 0.
[11/15 15:57:30   3934s] #  Total shield net = 206 (one-side = 0, hf = 0 ), 41 nets need to be shielded.
[11/15 15:57:30   3934s] #  Bottom shield layer is layer 1.
[11/15 15:57:30   3934s] #  Bottom routing layer for shield is layer 1.
[11/15 15:57:30   3934s] #  Start shielding step 1
[11/15 15:57:30   3934s] #  Finished shielding step 1: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 5157.05 (MB), peak = 5676.85 (MB)
[11/15 15:57:30   3934s] #  Start shielding step 2 
[11/15 15:57:30   3935s] #    Inner loop #1
[11/15 15:57:31   3938s] #    Inner loop #2
[11/15 15:57:31   3941s] #    Inner loop #3
[11/15 15:57:32   3943s] #  Finished shielding step 2:   cpu time = 00:00:09, elapsed time = 00:00:02, memory = 5179.43 (MB), peak = 5676.85 (MB)
[11/15 15:57:32   3944s] #  Start shielding step 3
[11/15 15:57:32   3944s] #    Start loop 1
[11/15 15:57:35   3947s] #    Finished loop 1 cpu time = 00:00:04, elapsed time = 00:00:02, memory = 5207.87 (MB), peak = 5676.85 (MB)
[11/15 15:57:35   3947s] #  Finished shielding step 3: cpu time = 00:00:04, elapsed time = 00:00:02, memory = 5207.87 (MB), peak = 5676.85 (MB)
[11/15 15:57:35   3947s] #  Start shielding step 4
[11/15 15:57:35   3948s] #    Inner loop #1
[11/15 15:57:35   3951s] #  Finished shielding step 4:   cpu time = 00:00:04, elapsed time = 00:00:01, memory = 5209.31 (MB), peak = 5676.85 (MB)
[11/15 15:57:35   3951s] #    cpu time = 00:00:08, elapsed time = 00:00:04, memory = 5208.12 (MB), peak = 5676.85 (MB)
[11/15 15:57:35   3951s] #-------------------------------------------------------------------------------
[11/15 15:57:35   3951s] #
[11/15 15:57:35   3951s] #	Shielding Summary
[11/15 15:57:35   3951s] #-------------------------------------------------------------------------------
[11/15 15:57:35   3951s] #Primary shielding net(s): VSS 
[11/15 15:57:35   3951s] #Opportunistic shielding net(s): VDD
[11/15 15:57:35   3951s] #
[11/15 15:57:36   3952s] #Number of nets with shield attribute: 206
[11/15 15:57:36   3952s] #Number of nets reported: 205
[11/15 15:57:36   3952s] #Number of nets without shielding: 10
[11/15 15:57:36   3952s] #Average ratio                   : 0.881
[11/15 15:57:36   3952s] #
[11/15 15:57:36   3952s] #Name   Average Length     Shield    Ratio
[11/15 15:57:36   3952s] #   M1:           0.2        0.0     0.106
[11/15 15:57:36   3952s] #   M2:           0.5        0.3     0.327
[11/15 15:57:36   3952s] #   M3:           6.6        9.6     0.735
[11/15 15:57:36   3952s] #   M4:          19.0       34.6     0.907
[11/15 15:57:36   3952s] #   M5:          48.9       88.4     0.904
[11/15 15:57:36   3952s] #   M6:           4.3        6.9     0.806
[11/15 15:57:36   3952s] #   M7:           0.7        1.3     0.990
[11/15 15:57:36   3952s] #-------------------------------------------------------------------------------
[11/15 15:57:36   3952s] #Bottom shield layer (M1) and above: 
[11/15 15:57:36   3952s] #Average (BotShieldLayer) ratio  : 0.881
[11/15 15:57:36   3952s] #
[11/15 15:57:36   3952s] #Name    Actual Length     Shield    Ratio
[11/15 15:57:36   3952s] #   M1:          39.4        8.4     0.106
[11/15 15:57:36   3952s] #   M2:         104.9       68.6     0.327
[11/15 15:57:36   3952s] #   M3:        1342.8     1974.0     0.735
[11/15 15:57:36   3952s] #   M4:        3904.0     7084.6     0.907
[11/15 15:57:36   3952s] #   M5:       10020.2    18117.1     0.904
[11/15 15:57:36   3952s] #   M6:         881.2     1419.9     0.806
[11/15 15:57:36   3952s] #   M7:         139.4      276.1     0.990
[11/15 15:57:36   3952s] #-------------------------------------------------------------------------------
[11/15 15:57:36   3952s] #Preferred routing layer range: M3 - M4
[11/15 15:57:36   3952s] #Average (PrefLayerOnly) ratio   : 0.863
[11/15 15:57:36   3952s] #
[11/15 15:57:36   3952s] #Name    Actual Length     Shield    Ratio
[11/15 15:57:36   3952s] #   M3:        1342.8     1974.0     0.735
[11/15 15:57:36   3952s] #   M4:        3904.0     7084.6     0.907
[11/15 15:57:36   3952s] #-------------------------------------------------------------------------------
[11/15 15:57:36   3952s] #Done Shielding:    cpu time = 00:00:18, elapsed time = 00:00:06, memory = 5197.18 (MB), peak = 5676.85 (MB)
[11/15 15:57:36   3952s] #Total number of nets with non-default rule or having extra spacing = 852
[11/15 15:57:36   3952s] #Total wire length = 1088233 um.
[11/15 15:57:36   3952s] #Total half perimeter of net bounding box = 905239 um.
[11/15 15:57:36   3952s] #Total wire length on LAYER M1 = 23968 um.
[11/15 15:57:36   3952s] #Total wire length on LAYER M2 = 209711 um.
[11/15 15:57:36   3952s] #Total wire length on LAYER M3 = 278377 um.
[11/15 15:57:36   3952s] #Total wire length on LAYER M4 = 170887 um.
[11/15 15:57:36   3952s] #Total wire length on LAYER M5 = 283985 um.
[11/15 15:57:36   3952s] #Total wire length on LAYER M6 = 107174 um.
[11/15 15:57:36   3952s] #Total wire length on LAYER M7 = 14131 um.
[11/15 15:57:36   3952s] #Total wire length on LAYER M8 = 0 um.
[11/15 15:57:36   3952s] #Total number of vias = 277111
[11/15 15:57:36   3952s] #Total number of multi-cut vias = 197904 ( 71.4%)
[11/15 15:57:36   3952s] #Total number of single cut vias = 79207 ( 28.6%)
[11/15 15:57:36   3952s] #Up-Via Summary (total 277111):
[11/15 15:57:36   3952s] #                   single-cut          multi-cut      Total
[11/15 15:57:36   3952s] #-----------------------------------------------------------
[11/15 15:57:36   3952s] # M1             50837 ( 44.2%)     64187 ( 55.8%)     115024
[11/15 15:57:36   3952s] # M2             18973 ( 19.8%)     76961 ( 80.2%)      95934
[11/15 15:57:36   3952s] # M3              6187 ( 16.3%)     31812 ( 83.7%)      37999
[11/15 15:57:36   3952s] # M4              2529 ( 13.4%)     16274 ( 86.6%)      18803
[11/15 15:57:36   3952s] # M5               654 (  8.4%)      7091 ( 91.6%)       7745
[11/15 15:57:36   3952s] # M6                27 (  1.7%)      1579 ( 98.3%)       1606
[11/15 15:57:36   3952s] #-----------------------------------------------------------
[11/15 15:57:36   3952s] #                79207 ( 28.6%)    197904 ( 71.4%)     277111 
[11/15 15:57:36   3952s] #
[11/15 15:57:36   3952s] #
[11/15 15:57:36   3952s] #Vias used for rule 'DEFAULT'
[11/15 15:57:36   3952s] # VIA1_X                    40340	(single)
[11/15 15:57:36   3952s] # VIA1_2CUT_N               29615
[11/15 15:57:36   3952s] # VIA1_2CUT_S               24460
[11/15 15:57:36   3952s] # VIA1_V                     8959	(single)
[11/15 15:57:36   3952s] # VIA1_2CUT_E                5472
[11/15 15:57:36   3952s] # VIA1_2CUT_W                4156
[11/15 15:57:36   3952s] # VIA1_XR                    1334	(single)
[11/15 15:57:36   3952s] # VIA1_H                      204	(single)
[11/15 15:57:36   3952s] # VIA2_2CUT_N               22699
[11/15 15:57:36   3952s] # VIA2_X                    18720	(single)
[11/15 15:57:36   3952s] # VIA2_2CUT_E               18146
[11/15 15:57:36   3952s] # VIA2_2CUT_S               17277
[11/15 15:57:36   3952s] # VIA2_2CUT_W               14694
[11/15 15:57:36   3952s] # VIA2_H                      253	(single)
[11/15 15:57:36   3952s] # VIA3_2CUT_E                8982
[11/15 15:57:36   3952s] # VIA3_2CUT_N                7695
[11/15 15:57:36   3952s] # VIA3_2CUT_W                6292
[11/15 15:57:36   3952s] # VIA3_X                     6156	(single)
[11/15 15:57:36   3952s] # VIA3_2CUT_S                6079
[11/15 15:57:36   3952s] # VIA3_V                       31	(single)
[11/15 15:57:36   3952s] # VIA4_2CUT_E                5276
[11/15 15:57:36   3952s] # VIA4_2CUT_N                3783
[11/15 15:57:36   3952s] # VIA4_2CUT_W                3338
[11/15 15:57:36   3952s] # VIA4_2CUT_S                3093
[11/15 15:57:36   3952s] # VIA4_X                     2523	(single)
[11/15 15:57:36   3952s] # VIA4_H                        6	(single)
[11/15 15:57:36   3952s] # VIA5_2CUT_E                2585
[11/15 15:57:36   3952s] # VIA5_2CUT_N                1682
[11/15 15:57:36   3952s] # VIA5_2CUT_W                1423
[11/15 15:57:36   3952s] # VIA5_2CUT_S                1224
[11/15 15:57:36   3952s] # VIA5_X                      654	(single)
[11/15 15:57:36   3952s] # VIA6_2CUT_N                 727
[11/15 15:57:36   3952s] # VIA6_2CUT_S                 405
[11/15 15:57:36   3952s] # VIA6_2CUT_E                 253
[11/15 15:57:36   3952s] # VIA6_2CUT_W                 167
[11/15 15:57:36   3952s] # VIA6_X                       27	(single)
[11/15 15:57:36   3952s] #
[11/15 15:57:36   3952s] #Vias used for rule 'CTS_2W2S'
[11/15 15:57:36   3952s] # CTS_2W2S_via1Array_2x1_HV_C        189
[11/15 15:57:36   3952s] # CTS_2W2S_via1Array_1x2_HH_C         35
[11/15 15:57:36   3952s] # CTS_2W2S_via2Array_1x2_HH_C        425
[11/15 15:57:36   3952s] # CTS_2W2S_via2Array_2x1_VV_C          8
[11/15 15:57:36   3952s] # CTS_2W2S_via3Array_2x1_VV_C        732
[11/15 15:57:36   3952s] # CTS_2W2S_via3Array_1x2_HH_C          3
[11/15 15:57:36   3952s] # CTS_2W2S_via4Array_1x2_HH_C        498
[11/15 15:57:36   3952s] # CTS_2W2S_via4Array_2x1_VV_C          1
[11/15 15:57:36   3952s] # CTS_2W2S_via5Array_2x1_VV_C         80
[11/15 15:57:36   3952s] # CTS_2W2S_via6Array_2x1_VH_C         19
[11/15 15:57:36   3952s] #
[11/15 15:57:36   3952s] #Vias used for rule 'CTS_2W1S'
[11/15 15:57:36   3952s] # CTS_2W1S_via1Array_1x2_HH_C        141
[11/15 15:57:36   3952s] # CTS_2W1S_via1Array_2x1_HV_C        119
[11/15 15:57:36   3952s] # CTS_2W1S_via2Array_1x2_HH_C       3616
[11/15 15:57:36   3952s] # CTS_2W1S_via2Array_2x1_VV_C         96
[11/15 15:57:36   3952s] # CTS_2W1S_via3Array_2x1_VV_C       1981
[11/15 15:57:36   3952s] # CTS_2W1S_via3Array_1x2_HH_C         48
[11/15 15:57:36   3952s] # CTS_2W1S_via4Array_1x2_HH_C        281
[11/15 15:57:36   3952s] # CTS_2W1S_via4Array_2x1_VV_C          4
[11/15 15:57:36   3952s] # CTS_2W1S_via5Array_2x1_VV_C         97
[11/15 15:57:36   3952s] # CTS_2W1S_via6Array_2x1_VH_C          8
[11/15 15:57:36   3952s] #
[11/15 15:57:36   3952s] #Please check the report file : MCU_init_wire.rpt
[11/15 15:57:36   3952s] ### Time Record (Shielding) is uninstalled.
[11/15 15:57:36   3953s] #Set shielded net as skip routing for Post Route optimization.
[11/15 15:57:36   3954s] ### Time Record (Post Route Via Swapping) is installed.
[11/15 15:57:36   3954s] ### max drc and si pitch = 6840 ( 3.42000 um) MT-safe pitch = 2120 ( 1.06000 um) patch pitch = 6640 ( 3.32000 um)
[11/15 15:57:37   3954s] #
[11/15 15:57:37   3954s] #Start Post Route via swapping...
[11/15 15:57:37   3954s] #5.88% of area are rerouted by ECO routing.
[11/15 15:57:38   3966s] #   number of violations = 0
[11/15 15:57:38   3966s] #cpu time = 00:00:12, elapsed time = 00:00:02, memory = 5173.19 (MB), peak = 5676.85 (MB)
[11/15 15:57:38   3966s] #CELL_VIEW MCU,init has no DRC violation.
[11/15 15:57:38   3966s] #Total number of DRC violations = 0
[11/15 15:57:38   3966s] #Total number of process antenna violations = 0
[11/15 15:57:38   3966s] #Total number of net violated process antenna rule = 0 ant fix stage
[11/15 15:57:38   3966s] #Post Route via swapping is done.
[11/15 15:57:38   3966s] ### Time Record (Post Route Via Swapping) is uninstalled.
[11/15 15:57:38   3966s] #-------------------------------------------------------------------------------
[11/15 15:57:38   3966s] #
[11/15 15:57:38   3966s] #	Shielding Summary
[11/15 15:57:38   3966s] #-------------------------------------------------------------------------------
[11/15 15:57:38   3966s] #Primary shielding net(s): VSS 
[11/15 15:57:38   3966s] #Opportunistic shielding net(s): VDD
[11/15 15:57:38   3966s] #
[11/15 15:57:39   3966s] #Number of nets with shield attribute: 206
[11/15 15:57:39   3966s] #Number of nets reported: 206
[11/15 15:57:39   3966s] #Number of nets without shielding: 10
[11/15 15:57:39   3966s] #Average ratio                   : 0.881
[11/15 15:57:39   3966s] #
[11/15 15:57:39   3966s] #Name   Average Length     Shield    Ratio
[11/15 15:57:39   3966s] #   M1:           0.2        0.0     0.110
[11/15 15:57:39   3966s] #   M2:           0.5        0.3     0.323
[11/15 15:57:39   3966s] #   M3:           6.5        9.6     0.735
[11/15 15:57:39   3966s] #   M4:          19.0       34.4     0.907
[11/15 15:57:39   3966s] #   M5:          48.6       87.9     0.904
[11/15 15:57:39   3966s] #   M6:           4.3        6.9     0.806
[11/15 15:57:39   3966s] #   M7:           0.7        1.3     0.990
[11/15 15:57:39   3966s] #-------------------------------------------------------------------------------
[11/15 15:57:39   3966s] #Bottom shield layer (M1) and above: 
[11/15 15:57:39   3966s] #Average (BotShieldLayer) ratio  : 0.881
[11/15 15:57:39   3966s] #
[11/15 15:57:39   3966s] #Name    Actual Length     Shield    Ratio
[11/15 15:57:39   3966s] #   M1:          39.8        8.8     0.110
[11/15 15:57:39   3966s] #   M2:         106.1       68.6     0.323
[11/15 15:57:39   3966s] #   M3:        1342.8     1974.0     0.735
[11/15 15:57:39   3966s] #   M4:        3904.0     7084.6     0.907
[11/15 15:57:39   3966s] #   M5:       10020.2    18117.1     0.904
[11/15 15:57:39   3966s] #   M6:         881.2     1419.9     0.806
[11/15 15:57:39   3966s] #   M7:         139.4      276.1     0.990
[11/15 15:57:39   3966s] #-------------------------------------------------------------------------------
[11/15 15:57:39   3966s] #Preferred routing layer range: M3 - M4
[11/15 15:57:39   3966s] #Average (PrefLayerOnly) ratio   : 0.863
[11/15 15:57:39   3966s] #
[11/15 15:57:39   3966s] #Name    Actual Length     Shield    Ratio
[11/15 15:57:39   3966s] #   M3:        1342.8     1974.0     0.735
[11/15 15:57:39   3966s] #   M4:        3904.0     7084.6     0.907
[11/15 15:57:39   3966s] #-------------------------------------------------------------------------------
[11/15 15:57:39   3966s] #Total number of nets with non-default rule or having extra spacing = 852
[11/15 15:57:39   3966s] #Total wire length = 1088233 um.
[11/15 15:57:39   3966s] #Total half perimeter of net bounding box = 905239 um.
[11/15 15:57:39   3966s] #Total wire length on LAYER M1 = 23968 um.
[11/15 15:57:39   3966s] #Total wire length on LAYER M2 = 209711 um.
[11/15 15:57:39   3966s] #Total wire length on LAYER M3 = 278377 um.
[11/15 15:57:39   3966s] #Total wire length on LAYER M4 = 170887 um.
[11/15 15:57:39   3966s] #Total wire length on LAYER M5 = 283985 um.
[11/15 15:57:39   3966s] #Total wire length on LAYER M6 = 107174 um.
[11/15 15:57:39   3966s] #Total wire length on LAYER M7 = 14131 um.
[11/15 15:57:39   3966s] #Total wire length on LAYER M8 = 0 um.
[11/15 15:57:39   3966s] #Total number of vias = 277111
[11/15 15:57:39   3966s] #Total number of multi-cut vias = 199896 ( 72.1%)
[11/15 15:57:39   3966s] #Total number of single cut vias = 77215 ( 27.9%)
[11/15 15:57:39   3966s] #Up-Via Summary (total 277111):
[11/15 15:57:39   3966s] #                   single-cut          multi-cut      Total
[11/15 15:57:39   3966s] #-----------------------------------------------------------
[11/15 15:57:39   3966s] # M1             50330 ( 43.8%)     64694 ( 56.2%)     115024
[11/15 15:57:39   3966s] # M2             18207 ( 19.0%)     77727 ( 81.0%)      95934
[11/15 15:57:39   3966s] # M3              5813 ( 15.3%)     32186 ( 84.7%)      37999
[11/15 15:57:39   3966s] # M4              2344 ( 12.5%)     16459 ( 87.5%)      18803
[11/15 15:57:39   3966s] # M5               510 (  6.6%)      7235 ( 93.4%)       7745
[11/15 15:57:39   3966s] # M6                11 (  0.7%)      1595 ( 99.3%)       1606
[11/15 15:57:39   3966s] #-----------------------------------------------------------
[11/15 15:57:39   3966s] #                77215 ( 27.9%)    199896 ( 72.1%)     277111 
[11/15 15:57:39   3966s] #
[11/15 15:57:39   3967s] #Set shielded net as skip routing for Post Route optimization.
[11/15 15:57:39   3969s] ### Time Record (Post Route Wire Spreading) is installed.
[11/15 15:57:39   3969s] ### max drc and si pitch = 6840 ( 3.42000 um) MT-safe pitch = 2120 ( 1.06000 um) patch pitch = 6640 ( 3.32000 um)
[11/15 15:57:39   3969s] #
[11/15 15:57:39   3969s] #Start Post Route wire spreading..
[11/15 15:57:39   3969s] #
[11/15 15:57:39   3969s] #Start data preparation for wire spreading...
[11/15 15:57:39   3969s] #
[11/15 15:57:39   3969s] #Data preparation is done on Sat Nov 15 15:57:39 2025
[11/15 15:57:39   3969s] #
[11/15 15:57:40   3970s] ### track-assign engine-init starts on Sat Nov 15 15:57:40 2025 with memory = 5198.54 (MB), peak = 5676.85 (MB)
[11/15 15:57:40   3971s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:5.1 GB, peak:5.5 GB --1.10 [8]--
[11/15 15:57:40   3971s] #
[11/15 15:57:40   3971s] #Start Post Route Wire Spread.
[11/15 15:57:42   3977s] #Done with 1279 horizontal wires in 15 hboxes and 760 vertical wires in 25 hboxes.
[11/15 15:57:42   3977s] #Complete Post Route Wire Spread.
[11/15 15:57:42   3977s] #
[11/15 15:57:42   3977s] #Total number of nets with non-default rule or having extra spacing = 646
[11/15 15:57:42   3977s] #Total wire length = 1072436 um.
[11/15 15:57:42   3977s] #Total half perimeter of net bounding box = 890747 um.
[11/15 15:57:42   3977s] #Total wire length on LAYER M1 = 23930 um.
[11/15 15:57:42   3977s] #Total wire length on LAYER M2 = 209661 um.
[11/15 15:57:42   3977s] #Total wire length on LAYER M3 = 277159 um.
[11/15 15:57:42   3977s] #Total wire length on LAYER M4 = 167098 um.
[11/15 15:57:42   3977s] #Total wire length on LAYER M5 = 274267 um.
[11/15 15:57:42   3977s] #Total wire length on LAYER M6 = 106325 um.
[11/15 15:57:42   3977s] #Total wire length on LAYER M7 = 13995 um.
[11/15 15:57:42   3977s] #Total wire length on LAYER M8 = 0 um.
[11/15 15:57:42   3977s] #Total number of vias = 274262
[11/15 15:57:42   3977s] #Total number of multi-cut vias = 197150 ( 71.9%)
[11/15 15:57:42   3977s] #Total number of single cut vias = 77112 ( 28.1%)
[11/15 15:57:42   3977s] #Up-Via Summary (total 274262):
[11/15 15:57:42   3977s] #                   single-cut          multi-cut      Total
[11/15 15:57:42   3977s] #-----------------------------------------------------------
[11/15 15:57:42   3977s] # M1             50229 ( 44.0%)     64037 ( 56.0%)     114266
[11/15 15:57:42   3977s] # M2             18205 ( 19.1%)     76976 ( 80.9%)      95181
[11/15 15:57:42   3977s] # M3              5813 ( 15.6%)     31446 ( 84.4%)      37259
[11/15 15:57:42   3977s] # M4              2344 ( 12.8%)     15960 ( 87.2%)      18304
[11/15 15:57:42   3977s] # M5               510 (  6.7%)      7155 ( 93.3%)       7665
[11/15 15:57:42   3977s] # M6                11 (  0.7%)      1576 ( 99.3%)       1587
[11/15 15:57:42   3977s] #-----------------------------------------------------------
[11/15 15:57:42   3977s] #                77112 ( 28.1%)    197150 ( 71.9%)     274262 
[11/15 15:57:42   3977s] #
[11/15 15:57:43   3979s] #   number of violations = 0
[11/15 15:57:43   3979s] #cpu time = 00:00:10, elapsed time = 00:00:03, memory = 5197.34 (MB), peak = 5676.85 (MB)
[11/15 15:57:43   3979s] #CELL_VIEW MCU,init has no DRC violation.
[11/15 15:57:43   3979s] #Total number of DRC violations = 0
[11/15 15:57:43   3979s] #Total number of process antenna violations = 0
[11/15 15:57:43   3979s] #Total number of net violated process antenna rule = 0 ant fix stage
[11/15 15:57:43   3979s] #Post Route wire spread is done.
[11/15 15:57:43   3979s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[11/15 15:57:43   3979s] #-------------------------------------------------------------------------------
[11/15 15:57:43   3979s] #
[11/15 15:57:43   3979s] #	Shielding Summary
[11/15 15:57:43   3979s] #-------------------------------------------------------------------------------
[11/15 15:57:43   3979s] #Primary shielding net(s): VSS 
[11/15 15:57:43   3979s] #Opportunistic shielding net(s): VDD
[11/15 15:57:43   3979s] #
[11/15 15:57:43   3979s] #Number of nets with shield attribute: 206
[11/15 15:57:43   3979s] #Number of nets reported: 206
[11/15 15:57:43   3979s] #Number of nets without shielding: 10
[11/15 15:57:43   3979s] #Average ratio                   : 0.881
[11/15 15:57:43   3979s] #
[11/15 15:57:43   3979s] #Name   Average Length     Shield    Ratio
[11/15 15:57:43   3979s] #   M1:           0.2        0.0     0.110
[11/15 15:57:43   3979s] #   M2:           0.5        0.3     0.323
[11/15 15:57:43   3979s] #   M3:           6.5        9.6     0.735
[11/15 15:57:43   3979s] #   M4:          19.0       34.4     0.907
[11/15 15:57:43   3979s] #   M5:          48.6       87.9     0.904
[11/15 15:57:43   3979s] #   M6:           4.3        6.9     0.806
[11/15 15:57:43   3979s] #   M7:           0.7        1.3     0.990
[11/15 15:57:43   3979s] #-------------------------------------------------------------------------------
[11/15 15:57:43   3979s] #Bottom shield layer (M1) and above: 
[11/15 15:57:43   3979s] #Average (BotShieldLayer) ratio  : 0.881
[11/15 15:57:43   3979s] #
[11/15 15:57:43   3979s] #Name    Actual Length     Shield    Ratio
[11/15 15:57:43   3979s] #   M1:          39.8        8.8     0.110
[11/15 15:57:43   3979s] #   M2:         106.1       68.6     0.323
[11/15 15:57:43   3979s] #   M3:        1342.8     1974.0     0.735
[11/15 15:57:43   3979s] #   M4:        3904.0     7084.6     0.907
[11/15 15:57:43   3979s] #   M5:       10020.2    18117.1     0.904
[11/15 15:57:43   3979s] #   M6:         881.2     1419.9     0.806
[11/15 15:57:43   3979s] #   M7:         139.4      276.1     0.990
[11/15 15:57:43   3979s] #-------------------------------------------------------------------------------
[11/15 15:57:43   3979s] #Preferred routing layer range: M3 - M4
[11/15 15:57:43   3979s] #Average (PrefLayerOnly) ratio   : 0.863
[11/15 15:57:43   3979s] #
[11/15 15:57:43   3979s] #Name    Actual Length     Shield    Ratio
[11/15 15:57:43   3979s] #   M3:        1342.8     1974.0     0.735
[11/15 15:57:43   3979s] #   M4:        3904.0     7084.6     0.907
[11/15 15:57:43   3979s] #-------------------------------------------------------------------------------
[11/15 15:57:43   3979s] #Total number of nets with non-default rule or having extra spacing = 852
[11/15 15:57:43   3979s] #Total wire length = 1088870 um.
[11/15 15:57:43   3979s] #Total half perimeter of net bounding box = 905239 um.
[11/15 15:57:43   3979s] #Total wire length on LAYER M1 = 23970 um.
[11/15 15:57:43   3979s] #Total wire length on LAYER M2 = 209768 um.
[11/15 15:57:43   3979s] #Total wire length on LAYER M3 = 278502 um.
[11/15 15:57:43   3979s] #Total wire length on LAYER M4 = 171002 um.
[11/15 15:57:43   3979s] #Total wire length on LAYER M5 = 284287 um.
[11/15 15:57:43   3979s] #Total wire length on LAYER M6 = 107206 um.
[11/15 15:57:43   3979s] #Total wire length on LAYER M7 = 14135 um.
[11/15 15:57:43   3979s] #Total wire length on LAYER M8 = 0 um.
[11/15 15:57:43   3979s] #Total number of vias = 277111
[11/15 15:57:43   3979s] #Total number of multi-cut vias = 199896 ( 72.1%)
[11/15 15:57:43   3979s] #Total number of single cut vias = 77215 ( 27.9%)
[11/15 15:57:43   3979s] #Up-Via Summary (total 277111):
[11/15 15:57:43   3979s] #                   single-cut          multi-cut      Total
[11/15 15:57:43   3979s] #-----------------------------------------------------------
[11/15 15:57:43   3979s] # M1             50330 ( 43.8%)     64694 ( 56.2%)     115024
[11/15 15:57:43   3979s] # M2             18207 ( 19.0%)     77727 ( 81.0%)      95934
[11/15 15:57:43   3979s] # M3              5813 ( 15.3%)     32186 ( 84.7%)      37999
[11/15 15:57:43   3979s] # M4              2344 ( 12.5%)     16459 ( 87.5%)      18803
[11/15 15:57:43   3979s] # M5               510 (  6.6%)      7235 ( 93.4%)       7745
[11/15 15:57:43   3979s] # M6                11 (  0.7%)      1595 ( 99.3%)       1606
[11/15 15:57:43   3979s] #-----------------------------------------------------------
[11/15 15:57:43   3979s] #                77215 ( 27.9%)    199896 ( 72.1%)     277111 
[11/15 15:57:43   3979s] #
[11/15 15:57:43   3980s] #detailRoute Statistics:
[11/15 15:57:43   3980s] #Cpu time = 00:01:18
[11/15 15:57:43   3980s] #Elapsed time = 00:00:19
[11/15 15:57:43   3980s] #Increased memory = 23.39 (MB)
[11/15 15:57:43   3980s] #Total memory = 5175.25 (MB)
[11/15 15:57:43   3980s] #Peak memory = 5676.85 (MB)
[11/15 15:57:43   3980s] #Skip updating routing design signature in db-snapshot flow
[11/15 15:57:43   3980s] ### global_detail_route design signature (289): route=1363277730 flt_obj=0 vio=1905142130 shield_wire=1135129236
[11/15 15:57:43   3980s] ### Time Record (DB Export) is installed.
[11/15 15:57:43   3980s] ### export design design signature (290): route=1363277730 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1135129236 net_attr=1480589323 dirty_area=0 del_dirty_area=0 cell=1591926327 placement=2070985046 pin_access=1588411196 halo=2019803932
[11/15 15:57:44   3981s] ### Time Record (DB Export) is uninstalled.
[11/15 15:57:44   3981s] ### Time Record (Post Callback) is installed.
[11/15 15:57:44   3982s] ### Time Record (Post Callback) is uninstalled.
[11/15 15:57:44   3982s] #
[11/15 15:57:44   3982s] #globalDetailRoute statistics:
[11/15 15:57:44   3982s] #Cpu time = 00:01:39
[11/15 15:57:44   3982s] #Elapsed time = 00:00:30
[11/15 15:57:44   3982s] #Increased memory = -260.18 (MB)
[11/15 15:57:44   3982s] #Total memory = 4886.23 (MB)
[11/15 15:57:44   3982s] #Peak memory = 5676.85 (MB)
[11/15 15:57:44   3982s] #Number of warnings = 42
[11/15 15:57:44   3982s] #Total number of warnings = 136
[11/15 15:57:44   3982s] #Number of fails = 0
[11/15 15:57:44   3982s] #Total number of fails = 0
[11/15 15:57:44   3982s] #Complete globalDetailRoute on Sat Nov 15 15:57:44 2025
[11/15 15:57:44   3982s] #
[11/15 15:57:44   3982s] ### import design signature (291): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1588411196 halo=0
[11/15 15:57:44   3982s] ### Time Record (globalDetailRoute) is uninstalled.
[11/15 15:57:44   3982s] ### 
[11/15 15:57:44   3982s] ###   Scalability Statistics
[11/15 15:57:44   3982s] ### 
[11/15 15:57:44   3982s] ### --------------------------------+----------------+----------------+----------------+
[11/15 15:57:44   3982s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[11/15 15:57:44   3982s] ### --------------------------------+----------------+----------------+----------------+
[11/15 15:57:44   3982s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[11/15 15:57:44   3982s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[11/15 15:57:44   3982s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[11/15 15:57:44   3982s] ###   DB Import                     |        00:00:02|        00:00:01|             1.0|
[11/15 15:57:44   3982s] ###   DB Export                     |        00:00:02|        00:00:01|             1.0|
[11/15 15:57:44   3982s] ###   Cell Pin Access               |        00:00:03|        00:00:01|             1.0|
[11/15 15:57:44   3982s] ###   Data Preparation              |        00:00:03|        00:00:02|             1.3|
[11/15 15:57:44   3982s] ###   Global Routing                |        00:00:05|        00:00:02|             2.6|
[11/15 15:57:44   3982s] ###   Track Assignment              |        00:00:05|        00:00:03|             1.6|
[11/15 15:57:44   3982s] ###   Detail Routing                |        00:00:28|        00:00:05|             5.9|
[11/15 15:57:44   3982s] ###   Antenna Fixing                |        00:00:04|        00:00:01|             1.0|
[11/15 15:57:44   3982s] ###   Post Route Via Swapping       |        00:00:12|        00:00:02|             6.4|
[11/15 15:57:44   3982s] ###   Post Route Wire Spreading     |        00:00:10|        00:00:04|             2.9|
[11/15 15:57:44   3982s] ###   Shielding                     |        00:00:18|        00:00:06|             2.9|
[11/15 15:57:44   3982s] ###   Entire Command                |        00:01:39|        00:00:30|             3.3|
[11/15 15:57:44   3982s] ### --------------------------------+----------------+----------------+----------------+
[11/15 15:57:44   3982s] ### 
[11/15 15:57:44   3982s] *** EcoRoute #1 [finish] : cpu/real = 0:01:39.4/0:00:29.9 (3.3), totSession cpu/real = 1:06:22.3/0:20:43.9 (3.2), mem = 6516.8M
[11/15 15:57:44   3982s] 
[11/15 15:57:44   3982s] =============================================================================================
[11/15 15:57:44   3982s]  Step TAT Report for EcoRoute #1                                                20.12-s088_1
[11/15 15:57:44   3982s] =============================================================================================
[11/15 15:57:44   3982s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/15 15:57:44   3982s] ---------------------------------------------------------------------------------------------
[11/15 15:57:44   3982s] [ GlobalRoute            ]      1   0:00:01.8  (   6.2 % )     0:00:01.8 /  0:00:04.7    2.6
[11/15 15:57:44   3982s] [ DetailRoute            ]      1   0:00:04.7  (  15.8 % )     0:00:04.7 /  0:00:27.8    5.9
[11/15 15:57:44   3982s] [ MISC                   ]          0:00:23.3  (  78.0 % )     0:00:23.3 /  0:01:06.9    2.9
[11/15 15:57:44   3982s] ---------------------------------------------------------------------------------------------
[11/15 15:57:44   3982s]  EcoRoute #1 TOTAL                  0:00:29.9  ( 100.0 % )     0:00:29.9 /  0:01:39.4    3.3
[11/15 15:57:44   3982s] ---------------------------------------------------------------------------------------------
[11/15 15:57:44   3982s] 
[11/15 15:57:44   3982s] **optDesign ... cpu = 0:05:59, real = 0:02:13, mem = 4874.3M, totSessionCpu=1:06:22 **
[11/15 15:57:44   3982s] -routeWithEco false                       # bool, default=false
[11/15 15:57:44   3982s] -routeSelectedNetOnly false               # bool, default=false
[11/15 15:57:44   3982s] -routeWithTimingDriven false              # bool, default=false
[11/15 15:57:44   3982s] -routeWithSiDriven false                  # bool, default=false
[11/15 15:57:44   3982s] New Signature Flow (restoreNanoRouteOptions) ....
[11/15 15:57:44   3982s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[11/15 15:57:44   3982s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[31] of net a0[31] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:57:44   3982s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[30] of net a0[30] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:57:44   3982s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[29] of net a0[29] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:57:44   3982s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[28] of net a0[28] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:57:44   3982s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[27] of net a0[27] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:57:44   3982s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[26] of net a0[26] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:57:44   3982s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[25] of net a0[25] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:57:44   3982s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[24] of net a0[24] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:57:44   3982s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[23] of net a0[23] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:57:44   3982s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[22] of net a0[22] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:57:44   3982s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[21] of net a0[21] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:57:44   3982s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[20] of net a0[20] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:57:44   3982s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[19] of net a0[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:57:44   3982s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[18] of net a0[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:57:44   3982s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[17] of net a0[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:57:44   3982s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[16] of net a0[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:57:44   3982s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[15] of net a0[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:57:44   3982s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[14] of net a0[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:57:44   3982s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[13] of net a0[13] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:57:44   3982s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[12] of net a0[12] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:57:44   3982s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[11/15 15:57:44   3982s] #To increase the message display limit, refer to the product command reference manual.
[11/15 15:57:44   3982s] ### Net info: total nets: 33769
[11/15 15:57:44   3982s] ### Net info: dirty nets: 0
[11/15 15:57:44   3982s] ### Net info: marked as disconnected nets: 0
[11/15 15:57:44   3983s] #num needed restored net=0
[11/15 15:57:44   3983s] #need_extraction net=0 (total=33769)
[11/15 15:57:45   3983s] ### Net info: fully routed nets: 31838
[11/15 15:57:45   3983s] ### Net info: trivial (< 2 pins) nets: 1931
[11/15 15:57:45   3983s] ### Net info: unrouted nets: 0
[11/15 15:57:45   3983s] ### Net info: re-extraction nets: 0
[11/15 15:57:45   3983s] ### Net info: ignored nets: 0
[11/15 15:57:45   3983s] ### Net info: skip routing nets: 0
[11/15 15:57:45   3984s] ### import design signature (292): route=1139116198 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=930186227 net_attr=1696759221 dirty_area=0 del_dirty_area=0 cell=1591926327 placement=2070985046 pin_access=1588411196 halo=0
[11/15 15:57:45   3984s] #Extract in post route mode
[11/15 15:57:45   3984s] #Start routing data preparation on Sat Nov 15 15:57:45 2025
[11/15 15:57:45   3984s] #
[11/15 15:57:45   3985s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[11/15 15:57:45   3985s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[11/15 15:57:45   3985s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[11/15 15:57:45   3985s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[11/15 15:57:45   3985s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[11/15 15:57:45   3985s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[11/15 15:57:45   3985s] # M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[11/15 15:57:45   3985s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[11/15 15:57:46   3985s] #Regenerating Ggrids automatically.
[11/15 15:57:46   3985s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[11/15 15:57:46   3985s] #Using automatically generated G-grids.
[11/15 15:57:46   3985s] #Done routing data preparation.
[11/15 15:57:46   3985s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4917.73 (MB), peak = 5676.85 (MB)
[11/15 15:57:46   3986s] #
[11/15 15:57:46   3986s] #Start tQuantus RC extraction...
[11/15 15:57:46   3986s] #Start building rc corner(s)...
[11/15 15:57:46   3986s] #Number of RC Corner = 2
[11/15 15:57:46   3986s] #Corner best_rc_corner /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/voltagestorm/tsmc65_hvt_sc_adv10_9lm_2thick.cl/icecaps.tch 25.000000 (real) 
[11/15 15:57:46   3986s] #Corner worst_rc_corner /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/voltagestorm/tsmc65_hvt_sc_adv10_9lm_2thick.cl/icecaps.tch 25.000000 (real) 
[11/15 15:57:46   3986s] #Layer METAL_9 does not exist in nanoroute.
[11/15 15:57:46   3986s] #METAL_1 -> M1 (1)
[11/15 15:57:46   3986s] #METAL_2 -> M2 (2)
[11/15 15:57:46   3986s] #METAL_3 -> M3 (3)
[11/15 15:57:46   3986s] #METAL_4 -> M4 (4)
[11/15 15:57:46   3986s] #METAL_5 -> M5 (5)
[11/15 15:57:46   3986s] #METAL_6 -> M6 (6)
[11/15 15:57:46   3986s] #METAL_7 -> M7 (7)
[11/15 15:57:46   3986s] #METAL_8 -> M8 (8)
[11/15 15:57:46   3986s] #Layer METAL_9 does not exist in nanoroute.
[11/15 15:57:46   3986s] #SADV-On
[11/15 15:57:46   3986s] # Corner(s) : 
[11/15 15:57:46   3986s] #best_rc_corner [25.00] 
[11/15 15:57:46   3986s] #worst_rc_corner [25.00]
[11/15 15:57:47   3986s] # Corner id: 0
[11/15 15:57:47   3986s] # Layout Scale: 1.000000
[11/15 15:57:47   3986s] # Has Metal Fill model: yes
[11/15 15:57:47   3986s] # Temperature was set
[11/15 15:57:47   3986s] # Temperature : 25.000000
[11/15 15:57:47   3986s] # Ref. Temp   : 25.000000
[11/15 15:57:47   3986s] # Corner id: 1
[11/15 15:57:47   3986s] # Layout Scale: 1.000000
[11/15 15:57:47   3986s] # Has Metal Fill model: yes
[11/15 15:57:47   3986s] # Temperature was set
[11/15 15:57:47   3986s] # Temperature : 25.000000
[11/15 15:57:47   3986s] # Ref. Temp   : 25.000000
[11/15 15:57:47   3986s] #SADV-Off
[11/15 15:57:47   3986s] #total pattern=165 [9, 450]
[11/15 15:57:47   3986s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[11/15 15:57:47   3986s] #found CAPMODEL /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/voltagestorm/tsmc65_hvt_sc_adv10_9lm_2thick.cl/icecaps.tch
[11/15 15:57:47   3986s] #found RESMODEL /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/voltagestorm/tsmc65_hvt_sc_adv10_9lm_2thick.cl/icecaps.tch 25.000000 
[11/15 15:57:47   3986s] #number model r/c [1,1] [9,450] read
[11/15 15:57:47   3986s] #0 rcmodel(s) requires rebuild
[11/15 15:57:47   3986s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4929.68 (MB), peak = 5676.85 (MB)
[11/15 15:57:47   3986s] #Start building rc corner(s)...
[11/15 15:57:47   3986s] #Number of RC Corner = 2
[11/15 15:57:47   3986s] #Corner best_rc_corner /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/voltagestorm/tsmc65_hvt_sc_adv10_9lm_2thick.cl/icecaps.tch 25.000000 (real) 
[11/15 15:57:47   3986s] #Corner worst_rc_corner /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/voltagestorm/tsmc65_hvt_sc_adv10_9lm_2thick.cl/icecaps.tch 25.000000 (real) 
[11/15 15:57:47   3986s] #Layer METAL_9 does not exist in nanoroute.
[11/15 15:57:47   3986s] #METAL_1 -> M1 (1)
[11/15 15:57:47   3986s] #METAL_2 -> M2 (2)
[11/15 15:57:47   3986s] #METAL_3 -> M3 (3)
[11/15 15:57:47   3986s] #METAL_4 -> M4 (4)
[11/15 15:57:47   3986s] #METAL_5 -> M5 (5)
[11/15 15:57:47   3986s] #METAL_6 -> M6 (6)
[11/15 15:57:47   3986s] #METAL_7 -> M7 (7)
[11/15 15:57:47   3986s] #METAL_8 -> M8 (8)
[11/15 15:57:47   3986s] #Layer METAL_9 does not exist in nanoroute.
[11/15 15:57:47   3986s] #SADV-On
[11/15 15:57:47   3986s] # Corner(s) : 
[11/15 15:57:47   3986s] #best_rc_corner [25.00] 
[11/15 15:57:47   3986s] #worst_rc_corner [25.00]
[11/15 15:57:48   3987s] # Corner id: 0
[11/15 15:57:48   3987s] # Layout Scale: 1.000000
[11/15 15:57:48   3987s] # Has Metal Fill model: yes
[11/15 15:57:48   3987s] # Temperature was set
[11/15 15:57:48   3987s] # Temperature : 25.000000
[11/15 15:57:48   3987s] # Ref. Temp   : 25.000000
[11/15 15:57:48   3987s] # Corner id: 1
[11/15 15:57:48   3987s] # Layout Scale: 1.000000
[11/15 15:57:48   3987s] # Has Metal Fill model: yes
[11/15 15:57:48   3987s] # Temperature was set
[11/15 15:57:48   3987s] # Temperature : 25.000000
[11/15 15:57:48   3987s] # Ref. Temp   : 25.000000
[11/15 15:57:48   3987s] #SADV-Off
[11/15 15:57:48   3987s] #total pattern=165 [9, 450]
[11/15 15:57:48   3987s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[11/15 15:57:48   3987s] #found CAPMODEL /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/voltagestorm/tsmc65_hvt_sc_adv10_9lm_2thick.cl/icecaps.tch
[11/15 15:57:48   3987s] #found RESMODEL /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/voltagestorm/tsmc65_hvt_sc_adv10_9lm_2thick.cl/icecaps.tch 25.000000 
[11/15 15:57:48   3987s] #number model r/c [1,1] [9,450] read
[11/15 15:57:48   3987s] #0 rcmodel(s) requires rebuild
[11/15 15:57:48   3987s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4930.22 (MB), peak = 5676.85 (MB)
[11/15 15:57:48   3987s] #Start init net ripin tree building
[11/15 15:57:48   3987s] #Finish init net ripin tree building
[11/15 15:57:48   3987s] #Cpu time = 00:00:00
[11/15 15:57:48   3987s] #Elapsed time = 00:00:00
[11/15 15:57:48   3987s] #Increased memory = 0.80 (MB)
[11/15 15:57:48   3987s] #Total memory = 4931.02 (MB)
[11/15 15:57:48   3987s] #Peak memory = 5676.85 (MB)
[11/15 15:57:48   3987s] #Using multithreading with 8 threads.
[11/15 15:57:48   3987s] #begin processing metal fill model file
[11/15 15:57:48   3987s] #end processing metal fill model file
[11/15 15:57:48   3987s] #Length limit = 200 pitches
[11/15 15:57:48   3987s] #opt mode = 2
[11/15 15:57:48   3988s] #Start generate extraction boxes.
[11/15 15:57:48   3988s] #
[11/15 15:57:48   3988s] #Extract using 30 x 30 Hboxes
[11/15 15:57:48   3988s] #15x9 initial hboxes
[11/15 15:57:48   3988s] #Use area based hbox pruning.
[11/15 15:57:48   3988s] #0/0 hboxes pruned.
[11/15 15:57:48   3988s] #Complete generating extraction boxes.
[11/15 15:57:48   3988s] #Extract 94 hboxes with 8 threads on machine with  2.16GHz 512KB Cache 128CPU...
[11/15 15:57:48   3988s] #Process 0 special clock nets for rc extraction
[11/15 15:57:49   3989s] #Need to add unplaced ipin PIN:a0[3] of net 3982(a0[3]) into rc tree
[11/15 15:57:49   3989s] #Need to add unplaced ipin PIN:a0[1] of net 3992(a0[1]) into rc tree
[11/15 15:57:49   3989s] #Need to add unplaced ipin PIN:a0[7] of net 3994(a0[7]) into rc tree
[11/15 15:57:49   3989s] #Need to add unplaced ipin PIN:a0[9] of net 4011(a0[9]) into rc tree
[11/15 15:57:49   3989s] #Need to add unplaced ipin PIN:a0[25] of net 4031(a0[25]) into rc tree
[11/15 15:57:49   3989s] #Need to add unplaced ipin PIN:a0[27] of net 4071(a0[27]) into rc tree
[11/15 15:57:49   3989s] #Need to add unplaced ipin PIN:a0[5] of net 4098(a0[5]) into rc tree
[11/15 15:57:49   3989s] #Need to add unplaced ipin PIN:a0[11] of net 4152(a0[11]) into rc tree
[11/15 15:57:49   3989s] #Need to add unplaced ipin PIN:a0[2] of net 4213(a0[2]) into rc tree
[11/15 15:57:49   3989s] #Need to add unplaced ipin PIN:a0[19] of net 4216(a0[19]) into rc tree
[11/15 15:57:49   3989s] #Need to add unplaced ipin PIN:a0[15] of net 4238(a0[15]) into rc tree
[11/15 15:57:49   3989s] #Need to add unplaced ipin PIN:a0[6] of net 4247(a0[6]) into rc tree
[11/15 15:57:49   3989s] #Need to add unplaced ipin PIN:a0[4] of net 4253(a0[4]) into rc tree
[11/15 15:57:49   3989s] #Need to add unplaced ipin PIN:a0[16] of net 4245(a0[16]) into rc tree
[11/15 15:57:49   3989s] #Need to add unplaced ipin PIN:a0[22] of net 4283(a0[22]) into rc tree
[11/15 15:57:49   3989s] #Need to add unplaced ipin PIN:a0[30] of net 4289(a0[30]) into rc tree
[11/15 15:57:49   3989s] #Need to add unplaced ipin PIN:a0[14] of net 4293(a0[14]) into rc tree
[11/15 15:57:49   3989s] #Need to add unplaced ipin PIN:a0[0] of net 4291(a0[0]) into rc tree
[11/15 15:57:49   3989s] #Need to add unplaced ipin PIN:a0[21] of net 4309(a0[21]) into rc tree
[11/15 15:57:49   3989s] #Need to add unplaced ipin PIN:a0[10] of net 4372(a0[10]) into rc tree
[11/15 15:57:49   3989s] #Need to add unplaced ipin PIN:a0[29] of net 4408(a0[29]) into rc tree
[11/15 15:57:49   3989s] #Need to add unplaced ipin PIN:a0[18] of net 4450(a0[18]) into rc tree
[11/15 15:57:49   3989s] #Need to add unplaced ipin PIN:a0[20] of net 4473(a0[20]) into rc tree
[11/15 15:57:49   3989s] #Need to add unplaced ipin PIN:a0[13] of net 4484(a0[13]) into rc tree
[11/15 15:57:49   3989s] #Need to add unplaced ipin PIN:a0[12] of net 4528(a0[12]) into rc tree
[11/15 15:57:49   3989s] #Need to add unplaced ipin PIN:a0[8] of net 4555(a0[8]) into rc tree
[11/15 15:57:49   3989s] #Need to add unplaced ipin PIN:a0[23] of net 4561(a0[23]) into rc tree
[11/15 15:57:49   3989s] #Need to add unplaced ipin PIN:a0[26] of net 4618(a0[26]) into rc tree
[11/15 15:57:49   3989s] #Need to add unplaced ipin PIN:a0[17] of net 4666(a0[17]) into rc tree
[11/15 15:57:49   3989s] #Need to add unplaced ipin PIN:a0[28] of net 4696(a0[28]) into rc tree
[11/15 15:57:49   3989s] #Need to add unplaced ipin PIN:a0[31] of net 4836(a0[31]) into rc tree
[11/15 15:57:49   3989s] #Need to add unplaced ipin PIN:a0[24] of net 4889(a0[24]) into rc tree
[11/15 15:57:49   3989s] #Total 31838 nets were built. 3988 nodes added to break long wires. 0 net(s) have incomplete routes.
[11/15 15:57:52   4009s] #Run Statistics for Extraction:
[11/15 15:57:52   4009s] #   Cpu time = 00:00:22, elapsed time = 00:00:04 .
[11/15 15:57:52   4009s] #   Increased memory =   426.57 (MB), total memory =  5357.85 (MB), peak memory =  5676.85 (MB)
[11/15 15:57:52   4012s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 5032.93 (MB), peak = 5676.85 (MB)
[11/15 15:57:53   4012s] #RC Statistics: 220186 Res, 138323 Ground Cap, 109965 XCap (Edge to Edge)
[11/15 15:57:53   4012s] #RC V/H edge ratio: 0.52, Avg V/H Edge Length: 6391.31 (123973), Avg L-Edge Length: 10390.34 (69894)
[11/15 15:57:53   4012s] #Start writing rcdb into /tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/nr89100_2Vlyfd.rcdb.d
[11/15 15:57:53   4014s] #Finish writing rcdb with 252488 nodes, 220650 edges, and 237606 xcaps
[11/15 15:57:53   4014s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 5030.03 (MB), peak = 5676.85 (MB)
[11/15 15:57:53   4014s] Restoring parasitic data from file '/tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/nr89100_2Vlyfd.rcdb.d' ...
[11/15 15:57:53   4014s] Opening parasitic data file '/tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/nr89100_2Vlyfd.rcdb.d' for reading (mem: 6657.969M)
[11/15 15:57:53   4014s] Reading RCDB with compressed RC data.
[11/15 15:57:53   4014s] Opening parasitic data file '/tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/nr89100_2Vlyfd.rcdb.d' for content verification (mem: 6657.969M)
[11/15 15:57:53   4014s] Reading RCDB with compressed RC data.
[11/15 15:57:53   4014s] Closing parasitic data file '/tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/nr89100_2Vlyfd.rcdb.d': 0 access done (mem: 6657.969M)
[11/15 15:57:53   4014s] Closing parasitic data file '/tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/nr89100_2Vlyfd.rcdb.d': 0 access done (mem: 6657.969M)
[11/15 15:57:53   4014s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 6657.969M)
[11/15 15:57:53   4014s] Following multi-corner parasitics specified:
[11/15 15:57:53   4014s] 	/tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/nr89100_2Vlyfd.rcdb.d (rcdb)
[11/15 15:57:53   4014s] Opening parasitic data file '/tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/nr89100_2Vlyfd.rcdb.d' for reading (mem: 6657.969M)
[11/15 15:57:53   4014s] Reading RCDB with compressed RC data.
[11/15 15:57:53   4014s] 		Cell MCU has rcdb /tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/nr89100_2Vlyfd.rcdb.d specified
[11/15 15:57:53   4014s] Cell MCU, hinst 
[11/15 15:57:53   4014s] processing rcdb (/tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/nr89100_2Vlyfd.rcdb.d) for hinst (top) of cell (MCU);
[11/15 15:57:53   4014s] Closing parasitic data file '/tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/nr89100_2Vlyfd.rcdb.d': 0 access done (mem: 6689.969M)
[11/15 15:57:53   4014s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=6657.969M)
[11/15 15:57:53   4014s] Opening parasitic data file '/tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/MCU_89100_t8KYGl.rcdb.d/MCU.rcdb.d' for reading (mem: 6657.969M)
[11/15 15:57:53   4014s] Reading RCDB with compressed RC data.
[11/15 15:57:54   4014s] Closing parasitic data file '/tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/MCU_89100_t8KYGl.rcdb.d/MCU.rcdb.d': 0 access done (mem: 6657.969M)
[11/15 15:57:54   4014s] Lumped Parasitic Loading Completed (total cpu=0:00:00.2, real=0:00:00.0, current mem=6657.969M)
[11/15 15:57:54   4014s] Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:00.0 mem: 6657.969M)
[11/15 15:57:54   4014s] #
[11/15 15:57:54   4014s] #Restore RCDB.
[11/15 15:57:54   4014s] #
[11/15 15:57:54   4014s] #Complete tQuantus RC extraction.
[11/15 15:57:54   4014s] #Cpu time = 00:00:29
[11/15 15:57:54   4014s] #Elapsed time = 00:00:08
[11/15 15:57:54   4014s] #Increased memory = 112.21 (MB)
[11/15 15:57:54   4014s] #Total memory = 5029.95 (MB)
[11/15 15:57:54   4014s] #Peak memory = 5676.85 (MB)
[11/15 15:57:54   4014s] #
[11/15 15:57:54   4015s] #3988 inserted nodes are removed
[11/15 15:57:54   4015s] ### export design design signature (294): route=1055618872 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=930186227 net_attr=2100330996 dirty_area=0 del_dirty_area=0 cell=1591926327 placement=2070985046 pin_access=1588411196 halo=2019803932
[11/15 15:57:54   4016s] ### import design signature (295): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1588411196 halo=0
[11/15 15:57:54   4016s] #Start Inst Signature in MT(0)
[11/15 15:57:55   4017s] #Start Net Signature in MT(40520466)
[11/15 15:57:55   4017s] #Calculate SNet Signature in MT (99440400)
[11/15 15:57:55   4017s] #Run time and memory report for RC extraction:
[11/15 15:57:55   4017s] #RC extraction running on  2.20GHz 512KB Cache 128CPU.
[11/15 15:57:55   4017s] #Run Statistics for snet signature:
[11/15 15:57:55   4017s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.88/8, scale score = 0.24.
[11/15 15:57:55   4017s] #    Increased memory =    -0.36 (MB), total memory =  4899.52 (MB), peak memory =  5676.85 (MB)
[11/15 15:57:55   4017s] #Run Statistics for Net Final Signature:
[11/15 15:57:55   4017s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/15 15:57:55   4017s] #   Increased memory =     0.00 (MB), total memory =  4899.88 (MB), peak memory =  5676.85 (MB)
[11/15 15:57:55   4017s] #Run Statistics for Net launch:
[11/15 15:57:55   4017s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  7.52/8, scale score = 0.94.
[11/15 15:57:55   4017s] #    Increased memory =     0.11 (MB), total memory =  4899.88 (MB), peak memory =  5676.85 (MB)
[11/15 15:57:55   4017s] #Run Statistics for Net init_dbsNet_slist:
[11/15 15:57:55   4017s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/15 15:57:55   4017s] #   Increased memory =     0.00 (MB), total memory =  4899.77 (MB), peak memory =  5676.85 (MB)
[11/15 15:57:55   4017s] #Run Statistics for net signature:
[11/15 15:57:55   4017s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  6.72/8, scale score = 0.84.
[11/15 15:57:55   4017s] #    Increased memory =     0.11 (MB), total memory =  4899.88 (MB), peak memory =  5676.85 (MB)
[11/15 15:57:55   4017s] #Run Statistics for inst signature:
[11/15 15:57:55   4017s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  5.67/8, scale score = 0.71.
[11/15 15:57:55   4017s] #    Increased memory =    -2.54 (MB), total memory =  4899.77 (MB), peak memory =  5676.85 (MB)
[11/15 15:57:55   4017s] **optDesign ... cpu = 0:06:34, real = 0:02:24, mem = 4899.5M, totSessionCpu=1:06:58 **
[11/15 15:57:55   4017s] Starting delay calculation for Setup views
[11/15 15:57:55   4017s] Starting SI iteration 1 using Infinite Timing Windows
[11/15 15:57:55   4017s] #################################################################################
[11/15 15:57:55   4017s] # Design Stage: PostRoute
[11/15 15:57:55   4017s] # Design Name: MCU
[11/15 15:57:55   4017s] # Design Mode: 65nm
[11/15 15:57:55   4017s] # Analysis Mode: MMMC OCV 
[11/15 15:57:55   4017s] # Parasitics Mode: SPEF/RCDB 
[11/15 15:57:55   4017s] # Signoff Settings: SI On 
[11/15 15:57:55   4017s] #################################################################################
[11/15 15:57:55   4019s] Topological Sorting (REAL = 0:00:00.0, MEM = 6636.1M, InitMEM = 6631.5M)
[11/15 15:57:55   4020s] Setting infinite Tws ...
[11/15 15:57:55   4020s] First Iteration Infinite Tw... 
[11/15 15:57:55   4020s] Calculate early delays in OCV mode...
[11/15 15:57:55   4020s] Calculate late delays in OCV mode...
[11/15 15:57:55   4020s] Start delay calculation (fullDC) (8 T). (MEM=6636.07)
[11/15 15:57:55   4020s] *** Calculating scaling factor for max_library_set libraries using the default operating condition of each library.
[11/15 15:57:55   4020s] LayerId::1 widthSet size::1
[11/15 15:57:55   4020s] LayerId::2 widthSet size::2
[11/15 15:57:55   4020s] LayerId::3 widthSet size::2
[11/15 15:57:55   4020s] LayerId::4 widthSet size::2
[11/15 15:57:55   4020s] LayerId::5 widthSet size::2
[11/15 15:57:55   4020s] LayerId::6 widthSet size::2
[11/15 15:57:55   4020s] LayerId::7 widthSet size::1
[11/15 15:57:55   4020s] LayerId::8 widthSet size::1
[11/15 15:57:55   4020s] Initializing multi-corner resistance tables ...
[11/15 15:57:56   4020s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.310787 ; uaWl: 1.000000 ; uaWlH: 0.525405 ; aWlH: 0.000000 ; Pmax: 0.891000 ; wcR: 0.680000 ; newSi: 0.081200 ; pMod: 79 ; 
[11/15 15:57:56   4021s] End AAE Lib Interpolated Model. (MEM=6647.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 15:57:56   4021s] Opening parasitic data file '/tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/MCU_89100_t8KYGl.rcdb.d/MCU.rcdb.d' for reading (mem: 6647.676M)
[11/15 15:57:56   4021s] Reading RCDB with compressed RC data.
[11/15 15:57:56   4021s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 6647.7M)
[11/15 15:57:56   4021s] AAE_INFO: 8 threads acquired from CTE.
[11/15 15:57:58   4031s] Total number of fetched objects 32339
[11/15 15:57:58   4031s] AAE_INFO-618: Total number of nets in the design is 33769,  96.6 percent of the nets selected for SI analysis
[11/15 15:57:58   4031s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[11/15 15:57:58   4031s] End delay calculation. (MEM=6978.16 CPU=0:00:09.9 REAL=0:00:02.0)
[11/15 15:57:58   4031s] End delay calculation (fullDC). (MEM=6978.16 CPU=0:00:11.5 REAL=0:00:03.0)
[11/15 15:57:58   4031s] *** CDM Built up (cpu=0:00:13.9  real=0:00:03.0  mem= 6978.2M) ***
[11/15 15:57:59   4035s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 6978.2M)
[11/15 15:57:59   4035s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/15 15:57:59   4035s] Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 6978.2M)
[11/15 15:57:59   4035s] Starting SI iteration 2
[11/15 15:57:59   4035s] Calculate early delays in OCV mode...
[11/15 15:57:59   4035s] Calculate late delays in OCV mode...
[11/15 15:57:59   4035s] Start delay calculation (fullDC) (8 T). (MEM=6657.29)
[11/15 15:57:59   4035s] End AAE Lib Interpolated Model. (MEM=6657.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 15:57:59   4037s] Glitch Analysis: View setup_analysis_view -- Total Number of Nets Skipped = 4. 
[11/15 15:57:59   4037s] Glitch Analysis: View setup_analysis_view -- Total Number of Nets Analyzed = 32339. 
[11/15 15:57:59   4037s] Total number of fetched objects 32339
[11/15 15:57:59   4037s] AAE_INFO-618: Total number of nets in the design is 33769,  8.4 percent of the nets selected for SI analysis
[11/15 15:57:59   4037s] End delay calculation. (MEM=6962.54 CPU=0:00:01.6 REAL=0:00:00.0)
[11/15 15:57:59   4037s] End delay calculation (fullDC). (MEM=6962.54 CPU=0:00:01.7 REAL=0:00:00.0)
[11/15 15:57:59   4037s] *** CDM Built up (cpu=0:00:01.7  real=0:00:00.0  mem= 6962.5M) ***
[11/15 15:58:00   4041s] *** Done Building Timing Graph (cpu=0:00:23.9 real=0:00:05.0 totSessionCpu=1:07:21 mem=6960.5M)
[11/15 15:58:00   4041s] OPERPROF: Starting spInitSiteArr at level 1, MEM:6960.5M
[11/15 15:58:00   4041s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.054, REAL:0.054, MEM:6960.5M
[11/15 15:58:01   4042s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 setup_analysis_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.069  | -0.055  | -0.069  | 12.942  |
|           TNS (ns):| -0.317  | -0.129  | -0.189  |  0.000  |
|    Violating Paths:|   12    |    7    |    5    |    0    |
|          All Paths:|  6054   |  5606   |   353   |   123   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     32 (32)      |   -0.161   |     32 (32)      |
|   max_tran     |     32 (96)      |   -1.221   |     32 (128)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 44.427%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:06:59, real = 0:02:30, mem = 5132.6M, totSessionCpu=1:07:23 **
[11/15 15:58:01   4042s] Executing marking Critical Nets1
[11/15 15:58:01   4042s] *** Timing NOT met, worst failing slack is -0.069
[11/15 15:58:01   4042s] *** Check timing (0:00:00.1)
[11/15 15:58:01   4042s] Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
[11/15 15:58:01   4042s] GigaOpt Checkpoint: Internal optTiming -postEco -postEcoLefSafe -maxLocalDensity 1.0 -numThreads 8  -allEndPoints -nativePathGroupFlow
[11/15 15:58:01   4042s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[11/15 15:58:01   4042s] Info: 547 clock nets excluded from IPO operation.
[11/15 15:58:01   4042s] End AAE Lib Interpolated Model. (MEM=6684.06 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 15:58:01   4042s] *** TnsOpt #2 [begin] : totSession cpu/real = 1:07:22.8/0:21:01.0 (3.2), mem = 6684.1M
[11/15 15:58:01   4042s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.89100.28
[11/15 15:58:01   4042s]              0V	    VSS
[11/15 15:58:01   4042s]            0.9V	    VDD
[11/15 15:58:03   4044s] Processing average sequential pin duty cycle 
[11/15 15:58:03   4044s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:58:03   4044s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:58:03   4044s] (I,S,L,T): setup_analysis_view: NA, NA, 0.366147, 0.366147
[11/15 15:58:03   4044s] (I,S,L) ClockInsts: setup_analysis_view: NA, NA, 0.00969462
[11/15 15:58:03   4044s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/15 15:58:03   4044s] ### Creating PhyDesignMc. totSessionCpu=1:07:25 mem=6978.5M
[11/15 15:58:03   4044s] OPERPROF: Starting DPlace-Init at level 1, MEM:6978.5M
[11/15 15:58:03   4044s] z: 2, totalTracks: 1
[11/15 15:58:03   4044s] z: 4, totalTracks: 1
[11/15 15:58:03   4044s] z: 6, totalTracks: 1
[11/15 15:58:03   4044s] z: 8, totalTracks: 1
[11/15 15:58:03   4044s] #spOpts: N=65 mergeVia=F 
[11/15 15:58:03   4044s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:6978.5M
[11/15 15:58:03   4044s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.051, REAL:0.051, MEM:6978.5M
[11/15 15:58:03   4044s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=6978.5MB).
[11/15 15:58:03   4044s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.083, REAL:0.083, MEM:6978.5M
[11/15 15:58:03   4044s] TotalInstCnt at PhyDesignMc Initialization: 29,722
[11/15 15:58:03   4044s] ### Creating PhyDesignMc, finished. totSessionCpu=1:07:25 mem=6978.5M
[11/15 15:58:03   4045s] ### Creating RouteCongInterface, started
[11/15 15:58:03   4045s] ### Creating RouteCongInterface, finished
[11/15 15:58:11   4052s] *info: 1 don't touch net excluded
[11/15 15:58:11   4052s] *info: 547 clock nets excluded
[11/15 15:58:11   4052s] *info: 2 special nets excluded.
[11/15 15:58:11   4052s] *info: 1918 no-driver nets excluded.
[11/15 15:58:13   4054s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.89100.5
[11/15 15:58:13   4054s] PathGroup :  reg2cgate  TargetSlack : 0 
[11/15 15:58:13   4054s] PathGroup :  reg2reg  TargetSlack : 0 
[11/15 15:58:13   4055s] ** GigaOpt Optimizer WNS Slack -0.069 TNS Slack -0.317 Density 44.43
[11/15 15:58:13   4055s] Optimizer TNS Opt
[11/15 15:58:13   4055s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |12.942| 0.000|
|reg2cgate |-0.069|-0.189|
|reg2reg   |-0.055|-0.129|
|HEPG      |-0.069|-0.317|
|All Paths |-0.069|-0.317|
+----------+------+------+

[11/15 15:58:13   4055s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:7306.8M
[11/15 15:58:13   4055s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:7306.8M
[11/15 15:58:13   4055s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[11/15 15:58:13   4055s] Info: End MT loop @oiCellDelayCachingJob.
[11/15 15:58:13   4055s] Active Path Group: reg2cgate reg2reg  
[11/15 15:58:13   4055s] +--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
[11/15 15:58:13   4055s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
[11/15 15:58:13   4055s] +--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
[11/15 15:58:13   4055s] |  -0.069|   -0.069|  -0.317|   -0.317|   44.43%|   0:00:00.0| 7306.8M|setup_analysis_view|reg2cgate| adddec0/gen_flash_clk.cg_flash/CG1/E               |
[11/15 15:58:14   4055s] |  -0.069|   -0.069|  -0.317|   -0.317|   44.43%|   0:00:00.0| 7421.3M|setup_analysis_view|reg2cgate| adddec0/gen_flash_clk.cg_flash/CG1/E               |
[11/15 15:58:14   4055s] +--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
[11/15 15:58:14   4055s] 
[11/15 15:58:14   4055s] *** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:00.0 mem=7421.3M) ***
[11/15 15:58:14   4056s]   Timing Snapshot: (TGT)
[11/15 15:58:14   4056s]      Weighted WNS: -0.062
[11/15 15:58:14   4056s]       All  PG WNS: -0.069
[11/15 15:58:14   4056s]       High PG WNS: -0.069
[11/15 15:58:14   4056s]       All  PG TNS: -0.317
[11/15 15:58:14   4056s]       High PG TNS: -0.317
[11/15 15:58:14   4056s]    Category Slack: { [L, -0.069] [H, -0.069] [H, -0.055] }
[11/15 15:58:14   4056s] 
[11/15 15:58:14   4056s] Checking setup slack degradation ...
[11/15 15:58:14   4056s] 
[11/15 15:58:14   4056s] Recovery Manager:
[11/15 15:58:14   4056s]   Low  Effort WNS Jump: 0.069 (REF: 0.000, TGT: -0.069, Threshold: 0.150) - Skip
[11/15 15:58:14   4056s]   High Effort WNS Jump: 0.069 (REF: { 0.000, 0.000 }, TGT: { -0.069, -0.055 }, Threshold: 0.075) - Skip
[11/15 15:58:14   4056s]   Low  Effort TNS Jump: 0.317 (REF: 0.000, TGT: -0.317, Threshold: 50.000) - Skip
[11/15 15:58:14   4056s]   High Effort TNS Jump: 0.317 (REF: 0.000, TGT: -0.317, Threshold: 25.000) - Skip
[11/15 15:58:14   4056s] 
[11/15 15:58:14   4056s] 
[11/15 15:58:14   4056s] *** Finished Optimize Step Cumulative (cpu=0:00:00.8 real=0:00:01.0 mem=7421.3M) ***
[11/15 15:58:14   4056s] OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |12.942| 0.000|
|reg2cgate |-0.069|-0.189|
|reg2reg   |-0.055|-0.129|
|HEPG      |-0.069|-0.317|
|All Paths |-0.069|-0.317|
+----------+------+------+

[11/15 15:58:14   4056s] OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |12.942| 0.000|
|reg2cgate |-0.069|-0.189|
|reg2reg   |-0.055|-0.129|
|HEPG      |-0.069|-0.317|
|All Paths |-0.069|-0.317|
+----------+------+------+

[11/15 15:58:14   4056s] 
[11/15 15:58:14   4056s] *** Finish Post Route Setup Fixing (cpu=0:00:01.2 real=0:00:01.0 mem=7421.3M) ***
[11/15 15:58:14   4056s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.89100.5
[11/15 15:58:14   4056s] Total-nets :: 31838, Stn-nets :: 0, ratio :: 0 %
[11/15 15:58:14   4056s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:7211.8M
[11/15 15:58:14   4056s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.217, REAL:0.048, MEM:7213.3M
[11/15 15:58:14   4056s] TotalInstCnt at PhyDesignMc Destruction: 29,722
[11/15 15:58:14   4056s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/15 15:58:14   4056s] Info: End MT loop @coeiCollectCachedPower.
[11/15 15:58:14   4056s] (I,S,L,T): setup_analysis_view: NA, NA, 0.366147, 0.366147
[11/15 15:58:14   4056s] (I,S,L) ClockInsts: setup_analysis_view: NA, NA, 0.00969462
[11/15 15:58:14   4056s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.89100.28
[11/15 15:58:14   4056s] *** TnsOpt #2 [finish] : cpu/real = 0:00:13.7/0:00:12.8 (1.1), totSession cpu/real = 1:07:36.5/0:21:13.8 (3.2), mem = 7213.3M
[11/15 15:58:14   4056s] 
[11/15 15:58:14   4056s] =============================================================================================
[11/15 15:58:14   4056s]  Step TAT Report for TnsOpt #2                                                  20.12-s088_1
[11/15 15:58:14   4056s] =============================================================================================
[11/15 15:58:14   4056s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/15 15:58:14   4056s] ---------------------------------------------------------------------------------------------
[11/15 15:58:14   4056s] [ PropagateActivity      ]      1   0:00:01.6  (  12.7 % )     0:00:01.6 /  0:00:01.6    1.0
[11/15 15:58:14   4056s] [ SlackTraversorInit     ]      2   0:00:00.4  (   2.8 % )     0:00:00.4 /  0:00:00.3    1.0
[11/15 15:58:14   4056s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:58:14   4056s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   1.4 % )     0:00:00.2 /  0:00:00.2    1.0
[11/15 15:58:14   4056s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   1.4 % )     0:00:00.2 /  0:00:00.3    1.5
[11/15 15:58:14   4056s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (   1.7 % )     0:00:00.2 /  0:00:00.2    1.0
[11/15 15:58:14   4056s] [ TransformInit          ]      1   0:00:09.4  (  73.5 % )     0:00:09.4 /  0:00:09.4    1.0
[11/15 15:58:14   4056s] [ OptimizationStep       ]      1   0:00:00.1  (   1.0 % )     0:00:00.4 /  0:00:00.6    1.4
[11/15 15:58:14   4056s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.2
[11/15 15:58:14   4056s] [ OptGetWeight           ]      3   0:00:00.3  (   2.0 % )     0:00:00.3 /  0:00:00.3    1.0
[11/15 15:58:14   4056s] [ OptEval                ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:58:14   4056s] [ OptCommit              ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:58:14   4056s] [ IncrTimingUpdate       ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:58:14   4056s] [ PostCommitDelayUpdate  ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:58:14   4056s] [ SetupOptGetWorkingSet  ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    2.4
[11/15 15:58:14   4056s] [ SetupOptGetActiveNode  ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:58:14   4056s] [ SetupOptSlackGraph     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:58:14   4056s] [ MISC                   ]          0:00:00.4  (   3.2 % )     0:00:00.4 /  0:00:01.0    2.6
[11/15 15:58:14   4056s] ---------------------------------------------------------------------------------------------
[11/15 15:58:14   4056s]  TnsOpt #2 TOTAL                    0:00:12.8  ( 100.0 % )     0:00:12.8 /  0:00:13.7    1.1
[11/15 15:58:14   4056s] ---------------------------------------------------------------------------------------------
[11/15 15:58:14   4056s] 
[11/15 15:58:14   4056s] End: GigaOpt Optimization in post-eco TNS mode
[11/15 15:58:14   4056s] Running postRoute recovery in postEcoRoute mode
[11/15 15:58:14   4056s] **optDesign ... cpu = 0:07:13, real = 0:02:43, mem = 5529.2M, totSessionCpu=1:07:37 **
[11/15 15:58:14   4057s]   Timing/DRV Snapshot: (TGT)
[11/15 15:58:14   4057s]      Weighted WNS: -0.062
[11/15 15:58:14   4057s]       All  PG WNS: -0.069
[11/15 15:58:14   4057s]       High PG WNS: -0.069
[11/15 15:58:14   4057s]       All  PG TNS: -0.317
[11/15 15:58:14   4057s]       High PG TNS: -0.317
[11/15 15:58:14   4057s]          Tran DRV: 32 (32)
[11/15 15:58:14   4057s]           Cap DRV: 32 (32)
[11/15 15:58:14   4057s]        Fanout DRV: 0 (0)
[11/15 15:58:14   4057s]            Glitch: 0 (0)
[11/15 15:58:14   4057s]    Category Slack: { [L, -0.069] [H, -0.069] [H, -0.055] }
[11/15 15:58:14   4057s] 
[11/15 15:58:14   4057s] Checking setup slack degradation ...
[11/15 15:58:14   4057s] 
[11/15 15:58:14   4057s] Recovery Manager:
[11/15 15:58:14   4057s]   Low  Effort WNS Jump: 0.069 (REF: 0.000, TGT: -0.069, Threshold: 0.150) - Skip
[11/15 15:58:14   4057s]   High Effort WNS Jump: 0.069 (REF: { 0.000, 0.000 }, TGT: { -0.069, -0.055 }, Threshold: 0.075) - Skip
[11/15 15:58:14   4057s]   Low  Effort TNS Jump: 0.317 (REF: 0.000, TGT: -0.317, Threshold: 50.000) - Skip
[11/15 15:58:14   4057s]   High Effort TNS Jump: 0.317 (REF: 0.000, TGT: -0.317, Threshold: 25.000) - Skip
[11/15 15:58:14   4057s] 
[11/15 15:58:14   4057s] Checking DRV degradation...
[11/15 15:58:14   4057s] 
[11/15 15:58:14   4057s] Recovery Manager:
[11/15 15:58:14   4057s]     Tran DRV degradation : 0 (32 -> 32, Margin 20) - Skip
[11/15 15:58:14   4057s]      Cap DRV degradation : 0 (32 -> 32, Margin 20) - Skip
[11/15 15:58:14   4057s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[11/15 15:58:14   4057s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[11/15 15:58:14   4057s] 
[11/15 15:58:14   4057s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[11/15 15:58:14   4057s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:00, mem=7033.84M, totSessionCpu=1:07:37).
[11/15 15:58:14   4057s] **optDesign ... cpu = 0:07:14, real = 0:02:43, mem = 5529.9M, totSessionCpu=1:07:37 **
[11/15 15:58:14   4057s] 
[11/15 15:58:14   4057s] Latch borrow mode reset to max_borrow
[11/15 15:58:15   4060s] <optDesign CMD> Restore Using all VT Cells
[11/15 15:58:15   4060s] Deleting Cell Server ...
[11/15 15:58:15   4060s] Deleting Lib Analyzer.
[11/15 15:58:15   4060s] Reported timing to dir ./timingReports
[11/15 15:58:15   4060s] **optDesign ... cpu = 0:07:17, real = 0:02:44, mem = 5507.1M, totSessionCpu=1:07:41 **
[11/15 15:58:15   4060s] OPERPROF: Starting spInitSiteArr at level 1, MEM:6999.3M
[11/15 15:58:15   4060s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.057, REAL:0.057, MEM:6999.3M
[11/15 15:58:15   4060s] Running 'saveTimingGraph -compress -file /tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/opt_timing_graph_47HgeS/timingGraph.tgz -dir /tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/opt_timing_graph_47HgeS -prefix timingGraph'
[11/15 15:58:16   4061s] Done saveTimingGraph
[11/15 15:58:16   4064s] Starting delay calculation for Hold views
[11/15 15:58:16   4064s] Starting SI iteration 1 using Infinite Timing Windows
[11/15 15:58:17   4064s] #################################################################################
[11/15 15:58:17   4064s] # Design Stage: PostRoute
[11/15 15:58:17   4064s] # Design Name: MCU
[11/15 15:58:17   4064s] # Design Mode: 65nm
[11/15 15:58:17   4064s] # Analysis Mode: MMMC OCV 
[11/15 15:58:17   4064s] # Parasitics Mode: SPEF/RCDB 
[11/15 15:58:17   4064s] # Signoff Settings: SI On 
[11/15 15:58:17   4064s] #################################################################################
[11/15 15:58:17   4064s] Topological Sorting (REAL = 0:00:00.0, MEM = 7214.3M, InitMEM = 7214.3M)
[11/15 15:58:17   4065s] Setting infinite Tws ...
[11/15 15:58:17   4065s] First Iteration Infinite Tw... 
[11/15 15:58:17   4065s] Calculate late delays in OCV mode...
[11/15 15:58:17   4065s] Calculate early delays in OCV mode...
[11/15 15:58:17   4065s] Start delay calculation (fullDC) (8 T). (MEM=7214.29)
[11/15 15:58:17   4065s] *** Calculating scaling factor for min_library_set libraries using the default operating condition of each library.
[11/15 15:58:17   4065s] End AAE Lib Interpolated Model. (MEM=7225.9 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 15:58:18   4075s] Total number of fetched objects 32339
[11/15 15:58:18   4075s] AAE_INFO-618: Total number of nets in the design is 33769,  96.6 percent of the nets selected for SI analysis
[11/15 15:58:18   4075s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[11/15 15:58:18   4075s] End delay calculation. (MEM=7351.45 CPU=0:00:09.5 REAL=0:00:01.0)
[11/15 15:58:18   4075s] End delay calculation (fullDC). (MEM=7351.45 CPU=0:00:10.3 REAL=0:00:01.0)
[11/15 15:58:18   4075s] *** CDM Built up (cpu=0:00:11.4  real=0:00:01.0  mem= 7351.4M) ***
[11/15 15:58:19   4079s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 7351.4M)
[11/15 15:58:19   4079s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/15 15:58:19   4079s] Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 7351.4M)
[11/15 15:58:19   4079s] Starting SI iteration 2
[11/15 15:58:20   4079s] Calculate late delays in OCV mode...
[11/15 15:58:20   4079s] Calculate early delays in OCV mode...
[11/15 15:58:20   4079s] Start delay calculation (fullDC) (8 T). (MEM=7066.57)
[11/15 15:58:20   4079s] End AAE Lib Interpolated Model. (MEM=7066.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 15:58:20   4080s] Glitch Analysis: View hold_analysis_view -- Total Number of Nets Skipped = 3. 
[11/15 15:58:20   4080s] Glitch Analysis: View hold_analysis_view -- Total Number of Nets Analyzed = 32339. 
[11/15 15:58:20   4080s] Total number of fetched objects 32339
[11/15 15:58:20   4080s] AAE_INFO-618: Total number of nets in the design is 33769,  3.2 percent of the nets selected for SI analysis
[11/15 15:58:20   4080s] End delay calculation. (MEM=7383.86 CPU=0:00:00.4 REAL=0:00:00.0)
[11/15 15:58:20   4080s] End delay calculation (fullDC). (MEM=7383.86 CPU=0:00:00.5 REAL=0:00:00.0)
[11/15 15:58:20   4080s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 7383.9M) ***
[11/15 15:58:20   4081s] *** Done Building Timing Graph (cpu=0:00:17.5 real=0:00:04.0 totSessionCpu=1:08:02 mem=7381.9M)
[11/15 15:58:21   4084s] Running 'restoreTimingGraph -file /tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/opt_timing_graph_47HgeS/timingGraph.tgz -dir /tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/opt_timing_graph_47HgeS -prefix timingGraph'
[11/15 15:58:22   4085s] Done restoreTimingGraph
[11/15 15:58:23   4086s] Using report_power -leakage to report leakage power.
[11/15 15:58:23   4086s] 
[11/15 15:58:23   4086s] Begin Power Analysis
[11/15 15:58:23   4086s] 
[11/15 15:58:23   4086s]              0V	    VSS
[11/15 15:58:23   4086s]            0.9V	    VDD
[11/15 15:58:23   4086s] Begin Processing Timing Library for Power Calculation
[11/15 15:58:23   4086s] 
[11/15 15:58:23   4086s] Begin Processing Timing Library for Power Calculation
[11/15 15:58:23   4086s] 
[11/15 15:58:23   4086s] 
[11/15 15:58:23   4086s] 
[11/15 15:58:23   4086s] Begin Processing Power Net/Grid for Power Calculation
[11/15 15:58:23   4086s] 
[11/15 15:58:23   4086s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=5621.55MB/8247.88MB/5790.39MB)
[11/15 15:58:23   4086s] 
[11/15 15:58:23   4086s] Begin Processing Timing Window Data for Power Calculation
[11/15 15:58:23   4086s] 
[11/15 15:58:23   4086s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=5621.55MB/8247.88MB/5790.39MB)
[11/15 15:58:23   4086s] 
[11/15 15:58:23   4086s] Begin Processing User Attributes
[11/15 15:58:23   4086s] 
[11/15 15:58:23   4086s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=5621.89MB/8247.88MB/5790.39MB)
[11/15 15:58:23   4086s] 
[11/15 15:58:23   4086s] Begin Processing Signal Activity
[11/15 15:58:23   4086s] 
[11/15 15:58:24   4087s] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=5625.69MB/8247.88MB/5790.39MB)
[11/15 15:58:24   4087s] 
[11/15 15:58:24   4087s] Begin Power Computation
[11/15 15:58:24   4087s] 
[11/15 15:58:24   4087s]       ----------------------------------------------------------
[11/15 15:58:24   4087s]       # of cell(s) missing both power/leakage table: 0
[11/15 15:58:24   4087s]       # of cell(s) missing power table: 2
[11/15 15:58:24   4087s]       # of cell(s) missing leakage table: 0
[11/15 15:58:24   4087s]       # of MSMV cell(s) missing power_level: 0
[11/15 15:58:24   4087s]       ----------------------------------------------------------
[11/15 15:58:24   4087s] CellName                                  Missing Table(s)
[11/15 15:58:24   4087s] TIEHIX1MA10TH                             internal power, 
[11/15 15:58:24   4087s] TIELOX1MA10TH                             internal power, 
[11/15 15:58:24   4087s] 
[11/15 15:58:24   4087s] 
[11/15 15:58:25   4088s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=5936.76MB/8554.91MB/5936.76MB)
[11/15 15:58:25   4088s] 
[11/15 15:58:25   4088s] Begin Processing User Attributes
[11/15 15:58:25   4088s] 
[11/15 15:58:25   4088s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=5936.76MB/8554.91MB/5936.76MB)
[11/15 15:58:25   4088s] 
[11/15 15:58:25   4088s] Ended Power Analysis: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=5936.76MB/8554.91MB/5936.76MB)
[11/15 15:58:25   4088s] 
[11/15 15:58:25   4089s] *



[11/15 15:58:25   4089s] Total Power
[11/15 15:58:25   4089s] -----------------------------------------------------------------------------------------
[11/15 15:58:25   4089s] Total Leakage Power:         1.24249425
[11/15 15:58:25   4089s] -----------------------------------------------------------------------------------------
[11/15 15:58:25   4089s] Processing average sequential pin duty cycle 
[11/15 15:58:25   4089s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/15 15:58:25   4089s] Creating Cell Server ...(0, 0, 0, 0)
[11/15 15:58:25   4089s] Summary for sequential cells identification: 
[11/15 15:58:25   4089s]   Identified SBFF number: 148
[11/15 15:58:25   4089s]   Identified MBFF number: 0
[11/15 15:58:25   4089s]   Identified SB Latch number: 0
[11/15 15:58:25   4089s]   Identified MB Latch number: 0
[11/15 15:58:25   4089s]   Not identified SBFF number: 0
[11/15 15:58:25   4089s]   Not identified MBFF number: 0
[11/15 15:58:25   4089s]   Not identified SB Latch number: 0
[11/15 15:58:25   4089s]   Not identified MB Latch number: 0
[11/15 15:58:25   4089s]   Number of sequential cells which are not FFs: 106
[11/15 15:58:25   4089s]  Visiting view : setup_analysis_view
[11/15 15:58:25   4089s]    : PowerDomain = none : Weighted F : unweighted  = 21.30 (1.000) with rcCorner = 0
[11/15 15:58:25   4089s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[11/15 15:58:25   4089s]  Visiting view : hold_analysis_view
[11/15 15:58:25   4089s]    : PowerDomain = none : Weighted F : unweighted  = 8.80 (1.000) with rcCorner = 1
[11/15 15:58:25   4089s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[11/15 15:58:25   4089s]  Setting StdDelay to 21.30
[11/15 15:58:25   4089s] Creating Cell Server, finished. 
[11/15 15:58:25   4089s] 
[11/15 15:58:27   4090s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 setup_analysis_view 
Hold views included:
 hold_analysis_view

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.069  | -0.055  | -0.069  | 12.942  |
|           TNS (ns):| -0.317  | -0.129  | -0.189  |  0.000  |
|    Violating Paths:|   12    |    7    |    5    |    0    |
|          All Paths:|  6054   |  5606   |   353   |   123   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -6.132  |  0.059  | -6.132  |  0.076  |
|           TNS (ns):| -6.132  |  0.000  | -6.132  |  0.000  |
|    Violating Paths:|    1    |    0    |    1    |    0    |
|          All Paths:|  6054   |  5606   |   353   |   123   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     32 (32)      |   -0.161   |     32 (32)      |
|   max_tran     |     32 (96)      |   -1.221   |     32 (128)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 44.427%
Total number of glitch violations: 0
------------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:30.3, REAL=0:00:12.0, MEM=7425.1M
[11/15 15:58:27   4090s] **optDesign ... cpu = 0:07:47, real = 0:02:56, mem = 5933.4M, totSessionCpu=1:08:11 **
[11/15 15:58:27   4090s]  ReSet Options after AAE Based Opt flow 
[11/15 15:58:27   4090s] Deleting Cell Server ...
[11/15 15:58:27   4090s] *** Finished optDesign ***
[11/15 15:58:27   4090s] Info: pop threads available for lower-level modules during optimization.
[11/15 15:58:27   4090s] Info: Destroy the CCOpt slew target map.
[11/15 15:58:27   4090s] clean pInstBBox. size 0
[11/15 15:58:27   4091s] All LLGs are deleted
[11/15 15:58:27   4091s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:7425.1M
[11/15 15:58:27   4091s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.003, REAL:0.003, MEM:7425.1M
[11/15 15:58:27   4091s] *** optDesign #2 [finish] : cpu/real = 0:07:46.4/0:02:55.2 (2.7), totSession cpu/real = 1:08:11.1/0:21:26.9 (3.2), mem = 7425.1M
[11/15 15:58:27   4091s] 
[11/15 15:58:27   4091s] =============================================================================================
[11/15 15:58:27   4091s]  Final TAT Report for optDesign #2                                              20.12-s088_1
[11/15 15:58:27   4091s] =============================================================================================
[11/15 15:58:27   4091s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/15 15:58:27   4091s] ---------------------------------------------------------------------------------------------
[11/15 15:58:27   4091s] [ InitOpt                ]      1   0:00:02.5  (   1.4 % )     0:00:02.8 /  0:00:04.7    1.7
[11/15 15:58:27   4091s] [ WnsOpt                 ]      1   0:00:30.5  (  17.4 % )     0:00:30.5 /  0:01:34.6    3.1
[11/15 15:58:27   4091s] [ TnsOpt                 ]      1   0:00:11.2  (   6.4 % )     0:00:12.8 /  0:00:13.7    1.1
[11/15 15:58:27   4091s] [ DrvOpt                 ]      1   0:00:07.6  (   4.3 % )     0:00:09.2 /  0:00:11.5    1.2
[11/15 15:58:27   4091s] [ HoldOpt                ]      1   0:00:07.9  (   4.5 % )     0:00:14.0 /  0:00:33.7    2.4
[11/15 15:58:27   4091s] [ ClockDrv               ]      1   0:00:05.4  (   3.1 % )     0:00:05.4 /  0:00:06.6    1.2
[11/15 15:58:27   4091s] [ PowerOpt               ]      1   0:00:03.7  (   2.1 % )     0:00:03.7 /  0:00:08.6    2.3
[11/15 15:58:27   4091s] [ ViewPruning            ]     22   0:00:00.5  (   0.3 % )     0:00:00.5 /  0:00:00.5    1.0
[11/15 15:58:27   4091s] [ CheckPlace             ]      1   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.6    2.6
[11/15 15:58:27   4091s] [ RefinePlace            ]      4   0:00:03.2  (   1.9 % )     0:00:03.2 /  0:00:05.7    1.7
[11/15 15:58:27   4091s] [ LayerAssignment        ]      2   0:00:01.1  (   0.6 % )     0:00:01.1 /  0:00:01.1    1.0
[11/15 15:58:27   4091s] [ EcoRoute               ]      1   0:00:29.9  (  17.1 % )     0:00:29.9 /  0:01:39.4    3.3
[11/15 15:58:27   4091s] [ ExtractRC              ]      2   0:00:20.7  (  11.8 % )     0:00:20.7 /  0:01:07.9    3.3
[11/15 15:58:27   4091s] [ TimingUpdate           ]     24   0:00:04.5  (   2.5 % )     0:00:21.9 /  0:01:36.7    4.4
[11/15 15:58:27   4091s] [ FullDelayCalc          ]      5   0:00:17.0  (   9.7 % )     0:00:17.4 /  0:01:15.5    4.3
[11/15 15:58:27   4091s] [ OptSummaryReport       ]     10   0:00:03.4  (   2.0 % )     0:00:15.0 /  0:00:37.0    2.5
[11/15 15:58:27   4091s] [ TimingReport           ]     12   0:00:01.1  (   0.6 % )     0:00:01.1 /  0:00:03.2    2.8
[11/15 15:58:27   4091s] [ DrvReport              ]     12   0:00:05.0  (   2.8 % )     0:00:05.0 /  0:00:08.6    1.7
[11/15 15:58:27   4091s] [ PowerReport            ]      2   0:00:05.1  (   2.9 % )     0:00:05.1 /  0:00:06.1    1.2
[11/15 15:58:27   4091s] [ GenerateReports        ]      2   0:00:01.0  (   0.6 % )     0:00:01.0 /  0:00:01.0    1.0
[11/15 15:58:27   4091s] [ PropagateActivity      ]      2   0:00:03.3  (   1.9 % )     0:00:03.3 /  0:00:03.3    1.0
[11/15 15:58:27   4091s] [ SlackTraversorInit     ]     11   0:00:02.4  (   1.3 % )     0:00:02.4 /  0:00:03.1    1.3
[11/15 15:58:27   4091s] [ CellServerInit         ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.1    1.4
[11/15 15:58:27   4091s] [ LibAnalyzerInit        ]      4   0:00:03.7  (   2.1 % )     0:00:03.7 /  0:00:03.7    1.0
[11/15 15:58:27   4091s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[11/15 15:58:27   4091s] [ BuildHoldTimer         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:58:27   4091s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 15:58:27   4091s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.3    6.8
[11/15 15:58:27   4091s] [ ReportGlitchViolation  ]      1   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[11/15 15:58:27   4091s] [ MISC                   ]          0:00:04.1  (   2.3 % )     0:00:04.1 /  0:00:10.6    2.6
[11/15 15:58:27   4091s] ---------------------------------------------------------------------------------------------
[11/15 15:58:27   4091s]  optDesign #2 TOTAL                 0:02:55.2  ( 100.0 % )     0:02:55.2 /  0:07:46.4    2.7
[11/15 15:58:27   4091s] ---------------------------------------------------------------------------------------------
[11/15 15:58:27   4091s] 
[11/15 15:58:27   4091s] <CMD> fit
[11/15 15:58:27   4091s] <CMD> redraw
[11/15 15:58:27   4091s] **WARN: (IMPVFG-173):	Verify Geometry does not write any warning markers, so the -warning option does not change the output of the tool. The option will be removed from future releases.
[11/15 15:58:27   4091s]  *** Starting Verify Geometry (MEM: 7425.1) ***
[11/15 15:58:27   4091s] 
[11/15 15:58:27   4091s] **WARN: (IMPVFG-257):	setVerifyGeometryMode/verifyGeometry command is obsolete and should not be used any more. It still works in this release but will be removed in future release. You should change to use set_verify_drc_mode/verify_drc which is the replacement tool for verifyGeometry.
[11/15 15:58:27   4091s]   VERIFY GEOMETRY ...... Starting Verification
[11/15 15:58:27   4091s]   VERIFY GEOMETRY ...... Initializing
[11/15 15:58:27   4091s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[11/15 15:58:27   4091s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[11/15 15:58:27   4091s]                   ...... bin size: 2880
[11/15 15:58:27   4091s] Multi-CPU acceleration using 8 CPU(s).
[11/15 15:58:27   4091s] <CMD> saveDrc /tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/vergQTmpj0rBcG/qthread_src.drc
[11/15 15:58:27   4091s] Saving Drc markers ...
[11/15 15:58:27   4091s] ... No Drc file written since there is no markers found.
[11/15 15:58:27   4091s] <CMD> clearDrc
[11/15 15:58:27   4091s]   VERIFY GEOMETRY ...... SubArea : 1 of 28  Thread : 0
[11/15 15:58:27   4091s]   VERIFY GEOMETRY ...... SubArea : 2 of 28  Thread : 1
[11/15 15:58:27   4091s]   VERIFY GEOMETRY ...... SubArea : 3 of 28  Thread : 2
[11/15 15:58:27   4091s]   VERIFY GEOMETRY ...... SubArea : 4 of 28  Thread : 3
[11/15 15:58:27   4091s]   VERIFY GEOMETRY ...... SubArea : 5 of 28  Thread : 4
[11/15 15:58:27   4091s]   VERIFY GEOMETRY ...... SubArea : 9 of 28  Thread : 0
[11/15 15:58:27   4091s]   VERIFY GEOMETRY ...... SubArea : 10 of 28  Thread : 1
[11/15 15:58:27   4091s]   VERIFY GEOMETRY ...... SubArea : 6 of 28  Thread : 5
[11/15 15:58:27   4091s]   VERIFY GEOMETRY ...... SubArea : 7 of 28  Thread : 6
[11/15 15:58:27   4091s]   VERIFY GEOMETRY ...... SubArea : 11 of 28  Thread : 2
[11/15 15:58:27   4091s]   VERIFY GEOMETRY ...... SubArea : 8 of 28  Thread : 7
[11/15 15:58:27   4091s]   VERIFY GEOMETRY ...... SubArea : 12 of 28  Thread : 3
[11/15 15:58:27   4091s]   VERIFY GEOMETRY ...... SubArea : 13 of 28  Thread : 4
[11/15 15:58:27   4091s]   VERIFY GEOMETRY ...... SubArea : 14 of 28  Thread : 5
[11/15 15:58:27   4091s]   VERIFY GEOMETRY ...... SubArea : 15 of 28  Thread : 6
[11/15 15:58:27   4091s]   VERIFY GEOMETRY ...... SubArea : 16 of 28  Thread : 7
[11/15 15:58:27   4091s]   VERIFY GEOMETRY ...... SubArea : 22 of 28  Thread : 5
[11/15 15:58:27   4091s]   VERIFY GEOMETRY ...... SubArea : 23 of 28  Thread : 6
[11/15 15:58:27   4091s]   VERIFY GEOMETRY ...... SubArea : 17 of 28  Thread : 0
[11/15 15:58:27   4091s]   VERIFY GEOMETRY ...... SubArea : 18 of 28  Thread : 1
[11/15 15:58:27   4091s]   VERIFY GEOMETRY ...... SubArea : 20 of 28  Thread : 3
[11/15 15:58:27   4091s]   VERIFY GEOMETRY ...... SubArea : 19 of 28  Thread : 2
[11/15 15:58:27   4091s]   VERIFY GEOMETRY ...... SubArea : 21 of 28  Thread : 4
[11/15 15:58:27   4091s]   VERIFY GEOMETRY ...... SubArea : 24 of 28  Thread : 7
[11/15 15:58:27   4091s]   VERIFY GEOMETRY ...... SubArea : 27 of 28  Thread : 2
[11/15 15:58:27   4091s]   VERIFY GEOMETRY ...... SubArea : 28 of 28  Thread : 3
[11/15 15:58:27   4091s]   VERIFY GEOMETRY ...... SubArea : 25 of 28  Thread : 0
[11/15 15:58:27   4091s]   VERIFY GEOMETRY ...... SubArea : 26 of 28  Thread : 1
[11/15 15:58:31   4107s] VG: elapsed time: 4.00
[11/15 15:58:31   4107s] Begin Summary ...
[11/15 15:58:31   4107s]   Cells       : 0
[11/15 15:58:31   4107s]   SameNet     : 2
[11/15 15:58:31   4107s]   Wiring      : 0
[11/15 15:58:31   4107s]   Antenna     : 0
[11/15 15:58:31   4107s]   Short       : 36
[11/15 15:58:31   4107s]   Overlap     : 91
[11/15 15:58:31   4107s] End Summary
[11/15 15:58:31   4107s] 
[11/15 15:58:31   4107s]   Verification Complete : 129 Viols.  0 Wrngs.
[11/15 15:58:31   4107s] 
[11/15 15:58:31   4107s] **********End: VERIFY GEOMETRY**********
[11/15 15:58:31   4107s]  *** verify geometry (CPU: 0:00:16.5  MEM: 226.5M)
[11/15 15:58:31   4107s] 
[11/15 15:58:31   4107s] <CMD> ecoRoute -fix_drc
[11/15 15:58:31   4107s] ### Time Record (ecoRoute) is installed.
[11/15 15:58:31   4107s] **INFO: User settings:
[11/15 15:58:31   4107s] setNanoRouteMode -dbSkipAnalog                                  true
[11/15 15:58:31   4107s] setNanoRouteMode -drouteAntennaEcoListFile                      rpt/MCU.routeDesign.diodes.txt
[11/15 15:58:31   4107s] setNanoRouteMode -drouteAntennaFactor                           1
[11/15 15:58:31   4107s] setNanoRouteMode -drouteExpEolMarkParalleledge                  false
[11/15 15:58:31   4107s] setNanoRouteMode -drouteFixAntenna                              true
[11/15 15:58:31   4107s] setNanoRouteMode -droutePostRouteSpreadWire                     auto
[11/15 15:58:31   4107s] setNanoRouteMode -droutePostRouteSwapVia                        multiCut
[11/15 15:58:31   4107s] setNanoRouteMode -drouteStartIteration                          0
[11/15 15:58:31   4107s] setNanoRouteMode -drouteUseLefPinTaperRule                      true
[11/15 15:58:31   4107s] setNanoRouteMode -drouteUseMultiCutViaEffort                    medium
[11/15 15:58:31   4107s] setNanoRouteMode -envNumberFailLimit                            10
[11/15 15:58:31   4107s] setNanoRouteMode -extractDesignSignature                        118536786
[11/15 15:58:31   4107s] setNanoRouteMode -extractRcModelFile                            rc_model.bin
[11/15 15:58:31   4107s] setNanoRouteMode -extractThirdPartyCompatible                   false
[11/15 15:58:31   4107s] setNanoRouteMode -grouteExpTdStdDelay                           21.3
[11/15 15:58:31   4107s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[11/15 15:58:31   4107s] setNanoRouteMode -routeAllowPowerGroundPin                      true
[11/15 15:58:31   4107s] setNanoRouteMode -routeAntennaCellName                          ANTENNA2A10TH
[11/15 15:58:31   4107s] setNanoRouteMode -routeFillerInstPrefix                         FILLER
[11/15 15:58:31   4107s] setNanoRouteMode -routeFixTopLayerAntenna                       false
[11/15 15:58:31   4107s] setNanoRouteMode -routeIgnoreAntennaTopCellPin                  false
[11/15 15:58:31   4107s] setNanoRouteMode -routeInsertAntennaDiode                       true
[11/15 15:58:31   4107s] setNanoRouteMode -routeInsertDiodeForClockNets                  true
[11/15 15:58:31   4107s] setNanoRouteMode -routeReInsertFillerCellList                   {FILLTIE128A10TH FILLTIE64A10TH FILLTIE32A10TH FILLTIE16A10TH FILLTIE8A10TH FILLTIE4A10TH FILLTIE2A10TH FILL128A10TH FILL64A10TH FILL32A10TH FILL16A10TH FILL8A10TH FILL4A10TH FILL2A10TH FILL1A10TH}
[11/15 15:58:31   4107s] setNanoRouteMode -routeReInsertFillerCellListFromFile           false
[11/15 15:58:31   4107s] setNanoRouteMode -routeTopRoutingLayer                          7
[11/15 15:58:31   4107s] setNanoRouteMode -routeWithSiPostRouteFix                       false
[11/15 15:58:31   4107s] setNanoRouteMode -timingEngine                                  .timing_file_89100.tif.gz
[11/15 15:58:31   4107s] setDesignMode -flowEffort                                       standard
[11/15 15:58:31   4107s] setDesignMode -powerEffort                                      low
[11/15 15:58:31   4107s] setDesignMode -process                                          65
[11/15 15:58:31   4107s] setDesignMode -propagateActivity                                true
[11/15 15:58:31   4107s] 
[11/15 15:58:31   4108s] #% Begin detailRoute (date=11/15 15:58:31, mem=5851.9M)
[11/15 15:58:31   4108s] 
[11/15 15:58:31   4108s] detailRoute -fix_drc
[11/15 15:58:31   4108s] 
[11/15 15:58:31   4108s] ### Time Record (detailRoute) is installed.
[11/15 15:58:31   4108s] #Start detailRoute on Sat Nov 15 15:58:31 2025
[11/15 15:58:31   4108s] #
[11/15 15:58:31   4108s] ### Time Record (Pre Callback) is installed.
[11/15 15:58:31   4108s] Closing parasitic data file '/tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/MCU_89100_t8KYGl.rcdb.d/MCU.rcdb.d': 63676 access done (mem: 7423.145M)
[11/15 15:58:31   4108s] ### Time Record (Pre Callback) is uninstalled.
[11/15 15:58:31   4108s] ### Time Record (DB Import) is installed.
[11/15 15:58:31   4108s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[31] of net a0[31] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:58:31   4108s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[30] of net a0[30] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:58:31   4108s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[29] of net a0[29] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:58:31   4108s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[28] of net a0[28] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:58:31   4108s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[27] of net a0[27] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:58:31   4108s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[26] of net a0[26] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:58:31   4108s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[25] of net a0[25] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:58:31   4108s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[24] of net a0[24] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:58:31   4108s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[23] of net a0[23] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:58:31   4108s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[22] of net a0[22] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:58:31   4108s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[21] of net a0[21] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:58:31   4108s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[20] of net a0[20] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:58:31   4108s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[19] of net a0[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:58:31   4108s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[18] of net a0[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:58:31   4108s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[17] of net a0[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:58:31   4108s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[16] of net a0[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:58:31   4108s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[15] of net a0[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:58:31   4108s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[14] of net a0[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:58:31   4108s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[13] of net a0[13] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:58:31   4108s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[12] of net a0[12] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:58:31   4108s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[11/15 15:58:31   4108s] #To increase the message display limit, refer to the product command reference manual.
[11/15 15:58:32   4108s] ### Net info: total nets: 33769
[11/15 15:58:32   4108s] ### Net info: dirty nets: 0
[11/15 15:58:32   4108s] ### Net info: marked as disconnected nets: 0
[11/15 15:58:32   4109s] #num needed restored net=0
[11/15 15:58:32   4109s] #need_extraction net=0 (total=33769)
[11/15 15:58:32   4109s] ### Net info: fully routed nets: 31838
[11/15 15:58:32   4109s] ### Net info: trivial (< 2 pins) nets: 1931
[11/15 15:58:32   4109s] ### Net info: unrouted nets: 0
[11/15 15:58:32   4109s] ### Net info: re-extraction nets: 0
[11/15 15:58:32   4109s] ### Net info: ignored nets: 0
[11/15 15:58:32   4109s] ### Net info: skip routing nets: 0
[11/15 15:58:32   4110s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[11/15 15:58:32   4110s] ### import design signature (296): route=1157014602 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=930186227 net_attr=1696759221 dirty_area=0 del_dirty_area=0 cell=1591926327 placement=2070985046 pin_access=1588411196 halo=0
[11/15 15:58:32   4110s] ### Time Record (DB Import) is uninstalled.
[11/15 15:58:32   4110s] #NanoRoute Version 20.12-s088_1 NR201104-1900/20_12-UB
[11/15 15:58:32   4110s] #RTESIG:78da8d944b6f9c3010c77beea718911cb652433c06fc386ed3ad1a29d956ab4daf880583
[11/15 15:58:32   4110s] #       ac1a88b0511f9fbe56b6aaa0da60b80dfce6f59f19aeaebfed0e10511223bdb144881c61
[11/15 15:58:32   4110s] #       7fa00491a4372809b9a524f79f9e3e446fafaebf7c3d260ca262743dc0736f5d5e16c69c
[11/15 15:58:32   4110s] #       8af27b041beb06dd35ef61b46a00ab9cf3d6bbb353c6c10da382cda9efcd654286081e24
[11/15 15:58:32   4110s] #       a40811982044c3b3bb7dbc7b8a877e74eaa3b2bae9e24af795b2b1fbe9961bc18402c6e4
[11/15 15:58:32   4110s] #       e5814d6dfac25de42847a80b63ff1553fdea8a569750a9ba188dfb0f4f5232c72f291416
[11/15 15:58:32   4110s] #       91a13c0f67b909460944adaf42df8d817e5986c1a459e6a3a94a8fed722c9e22a0574d77
[11/15 15:58:32   4110s] #       4e356ab8cc080e88224b18176c1915dce71dcabcf59333f14977cbd985e4418991faa986
[11/15 15:58:32   4110s] #       5628251228c6497007304dd270ca8c6461887928daee8fbbfd7e4bb7488e9f036bcaa43f
[11/15 15:58:32   4110s] #       53eb8aae2a86cab3aa1bdbd7480e91e97f2c427c852e9c246146068f1845ea0b6a4a654c
[11/15 15:58:32   4110s] #       7e2aacaa029d0ae697f9d3fdc3c3ee1024695869c1e40a88d3701b3c0d33429c6b3fdeef
[11/15 15:58:32   4110s] #       908a97c1c25f9ba53333a13313d9cc9cbbce3d278eb31cd304d3e8d3d0137c424fe135cb
[11/15 15:58:32   4110s] #       28c40a4da51f3b5fbe789459f80f2f570cd09f790a51ec74ebdfe5b5362a171209f16fea
[11/15 15:58:32   4110s] #       b8f9fd6a3b6ffe00ac2a2bf0
[11/15 15:58:32   4110s] #
[11/15 15:58:32   4110s] #WARNING (NRDR-122) Fix drc only. Post-routing optimization cannot be done.
[11/15 15:58:32   4110s] #Using multithreading with 8 threads.
[11/15 15:58:32   4110s] ### Time Record (Data Preparation) is installed.
[11/15 15:58:32   4110s] #Start routing data preparation on Sat Nov 15 15:58:32 2025
[11/15 15:58:32   4110s] #
[11/15 15:58:32   4110s] #Minimum voltage of a net in the design = 0.000.
[11/15 15:58:32   4110s] #Maximum voltage of a net in the design = 1.100.
[11/15 15:58:32   4110s] #Voltage range [0.000 - 1.100] has 33765 nets.
[11/15 15:58:32   4110s] #Voltage range [0.900 - 1.100] has 1 net.
[11/15 15:58:32   4110s] #Voltage range [0.000 - 0.000] has 3 nets.
[11/15 15:58:32   4110s] ### Time Record (Cell Pin Access) is installed.
[11/15 15:58:32   4110s] #Initial pin access analysis.
[11/15 15:58:32   4110s] #Detail pin access analysis.
[11/15 15:58:32   4111s] ### Time Record (Cell Pin Access) is uninstalled.
[11/15 15:58:33   4111s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[11/15 15:58:33   4111s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[11/15 15:58:33   4111s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[11/15 15:58:33   4111s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[11/15 15:58:33   4111s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[11/15 15:58:33   4111s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[11/15 15:58:33   4111s] # M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[11/15 15:58:33   4111s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[11/15 15:58:33   4111s] #Monitoring time of adding inner blkg by smac
[11/15 15:58:33   4111s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 5853.23 (MB), peak = 5951.74 (MB)
[11/15 15:58:33   4112s] #Regenerating Ggrids automatically.
[11/15 15:58:33   4112s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[11/15 15:58:33   4112s] #Using automatically generated G-grids.
[11/15 15:58:34   4112s] #Done routing data preparation.
[11/15 15:58:34   4112s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 5866.42 (MB), peak = 5951.74 (MB)
[11/15 15:58:34   4112s] ### Time Record (Data Preparation) is uninstalled.
[11/15 15:58:34   4112s] ### Time Record (Detail Routing) is installed.
[11/15 15:58:34   4113s] ### max drc and si pitch = 6840 ( 3.42000 um) MT-safe pitch = 2120 ( 1.06000 um) patch pitch = 6640 ( 3.32000 um)
[11/15 15:58:34   4113s] #
[11/15 15:58:34   4113s] #Start Detail Routing..
[11/15 15:58:34   4113s] #start initial detail routing ...
[11/15 15:58:35   4114s] ### Design has 0 dirty nets, has valid drcs
[11/15 15:58:35   4114s] #   Improving pin accessing ...
[11/15 15:58:35   4114s] #    elapsed time = 00:00:00, memory = 5894.15 (MB)
[11/15 15:58:35   4114s] #   Improving pin accessing ...
[11/15 15:58:35   4114s] #    elapsed time = 00:00:00, memory = 5894.15 (MB)
[11/15 15:58:35   4114s] #   Improving pin accessing ...
[11/15 15:58:35   4114s] #    elapsed time = 00:00:00, memory = 5894.15 (MB)
[11/15 15:58:35   4114s] #   Improving pin accessing ...
[11/15 15:58:35   4114s] #    elapsed time = 00:00:00, memory = 5894.15 (MB)
[11/15 15:58:35   4114s] #   Improving pin accessing ...
[11/15 15:58:35   4114s] #    elapsed time = 00:00:00, memory = 5894.15 (MB)
[11/15 15:58:35   4114s] #   Improving pin accessing ...
[11/15 15:58:35   4114s] #    elapsed time = 00:00:00, memory = 5894.15 (MB)
[11/15 15:58:35   4114s] #   Improving pin accessing ...
[11/15 15:58:35   4114s] #    elapsed time = 00:00:00, memory = 5894.15 (MB)
[11/15 15:58:35   4114s] #   Improving pin accessing ...
[11/15 15:58:35   4114s] #    elapsed time = 00:00:00, memory = 5894.15 (MB)
[11/15 15:58:35   4114s] #   Improving pin accessing ...
[11/15 15:58:35   4114s] #    elapsed time = 00:00:00, memory = 5894.15 (MB)
[11/15 15:58:35   4115s] #   Improving pin accessing ...
[11/15 15:58:35   4115s] #    elapsed time = 00:00:00, memory = 5894.15 (MB)
[11/15 15:58:35   4115s] #   number of violations = 0
[11/15 15:58:35   4115s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 5894.11 (MB), peak = 5951.74 (MB)
[11/15 15:58:35   4115s] #Complete Detail Routing.
[11/15 15:58:35   4116s] #Total number of nets with non-default rule or having extra spacing = 852
[11/15 15:58:35   4116s] #Total wire length = 1088870 um.
[11/15 15:58:35   4116s] #Total half perimeter of net bounding box = 905239 um.
[11/15 15:58:35   4116s] #Total wire length on LAYER M1 = 23970 um.
[11/15 15:58:35   4116s] #Total wire length on LAYER M2 = 209768 um.
[11/15 15:58:35   4116s] #Total wire length on LAYER M3 = 278502 um.
[11/15 15:58:35   4116s] #Total wire length on LAYER M4 = 171002 um.
[11/15 15:58:35   4116s] #Total wire length on LAYER M5 = 284287 um.
[11/15 15:58:35   4116s] #Total wire length on LAYER M6 = 107206 um.
[11/15 15:58:35   4116s] #Total wire length on LAYER M7 = 14135 um.
[11/15 15:58:35   4116s] #Total wire length on LAYER M8 = 0 um.
[11/15 15:58:35   4116s] #Total number of vias = 277111
[11/15 15:58:35   4116s] #Total number of multi-cut vias = 199896 ( 72.1%)
[11/15 15:58:35   4116s] #Total number of single cut vias = 77215 ( 27.9%)
[11/15 15:58:35   4116s] #Up-Via Summary (total 277111):
[11/15 15:58:35   4116s] #                   single-cut          multi-cut      Total
[11/15 15:58:35   4116s] #-----------------------------------------------------------
[11/15 15:58:35   4116s] # M1             50330 ( 43.8%)     64694 ( 56.2%)     115024
[11/15 15:58:35   4116s] # M2             18207 ( 19.0%)     77727 ( 81.0%)      95934
[11/15 15:58:35   4116s] # M3              5813 ( 15.3%)     32186 ( 84.7%)      37999
[11/15 15:58:35   4116s] # M4              2344 ( 12.5%)     16459 ( 87.5%)      18803
[11/15 15:58:35   4116s] # M5               510 (  6.6%)      7235 ( 93.4%)       7745
[11/15 15:58:35   4116s] # M6                11 (  0.7%)      1595 ( 99.3%)       1606
[11/15 15:58:35   4116s] #-----------------------------------------------------------
[11/15 15:58:35   4116s] #                77215 ( 27.9%)    199896 ( 72.1%)     277111 
[11/15 15:58:35   4116s] #
[11/15 15:58:35   4116s] #Total number of DRC violations = 0
[11/15 15:58:35   4116s] ### Time Record (Detail Routing) is uninstalled.
[11/15 15:58:35   4116s] #Cpu time = 00:00:06
[11/15 15:58:35   4116s] #Elapsed time = 00:00:03
[11/15 15:58:35   4116s] #Increased memory = 25.60 (MB)
[11/15 15:58:35   4116s] #Total memory = 5871.00 (MB)
[11/15 15:58:35   4116s] #Peak memory = 5951.74 (MB)
[11/15 15:58:35   4116s] ### Time Record (Shielding) is installed.
[11/15 15:58:35   4116s] #Analyzing shielding information. 
[11/15 15:58:35   4116s] #ECO shield region = 0.00% (per shield region), 0.00% (per design) 
[11/15 15:58:35   4116s] #Skip eco shield as there is no need to change shield wires.
[11/15 15:58:35   4116s] #-------------------------------------------------------------------------------
[11/15 15:58:35   4116s] #
[11/15 15:58:35   4116s] #	Shielding Summary
[11/15 15:58:35   4116s] #-------------------------------------------------------------------------------
[11/15 15:58:35   4116s] #Primary shielding net(s): VSS 
[11/15 15:58:35   4116s] #Opportunistic shielding net(s): VDD
[11/15 15:58:35   4116s] #
[11/15 15:58:35   4116s] #Number of nets with shield attribute: 206
[11/15 15:58:35   4116s] #Number of nets reported: 206
[11/15 15:58:35   4116s] #Number of nets without shielding: 10
[11/15 15:58:35   4116s] #Average ratio                   : 0.881
[11/15 15:58:35   4116s] #
[11/15 15:58:35   4116s] #Name   Average Length     Shield    Ratio
[11/15 15:58:35   4116s] #   M1:           0.2        0.0     0.110
[11/15 15:58:35   4116s] #   M2:           0.5        0.3     0.323
[11/15 15:58:35   4116s] #   M3:           6.5        9.6     0.735
[11/15 15:58:35   4116s] #   M4:          19.0       34.4     0.907
[11/15 15:58:35   4116s] #   M5:          48.6       87.9     0.904
[11/15 15:58:35   4116s] #   M6:           4.3        6.9     0.806
[11/15 15:58:35   4116s] #   M7:           0.7        1.3     0.990
[11/15 15:58:35   4116s] #-------------------------------------------------------------------------------
[11/15 15:58:35   4116s] #Bottom shield layer (M1) and above: 
[11/15 15:58:35   4116s] #Average (BotShieldLayer) ratio  : 0.881
[11/15 15:58:35   4116s] #
[11/15 15:58:35   4116s] #Name    Actual Length     Shield    Ratio
[11/15 15:58:35   4116s] #   M1:          39.8        8.8     0.110
[11/15 15:58:35   4116s] #   M2:         106.1       68.6     0.323
[11/15 15:58:35   4116s] #   M3:        1342.8     1974.0     0.735
[11/15 15:58:35   4116s] #   M4:        3904.0     7084.6     0.907
[11/15 15:58:35   4116s] #   M5:       10020.2    18117.1     0.904
[11/15 15:58:35   4116s] #   M6:         881.2     1419.9     0.806
[11/15 15:58:35   4116s] #   M7:         139.4      276.1     0.990
[11/15 15:58:35   4116s] #-------------------------------------------------------------------------------
[11/15 15:58:35   4116s] #Preferred routing layer range: M3 - M4
[11/15 15:58:35   4116s] #Average (PrefLayerOnly) ratio   : 0.863
[11/15 15:58:35   4116s] #
[11/15 15:58:35   4116s] #Name    Actual Length     Shield    Ratio
[11/15 15:58:35   4116s] #   M3:        1342.8     1974.0     0.735
[11/15 15:58:35   4116s] #   M4:        3904.0     7084.6     0.907
[11/15 15:58:35   4116s] #-------------------------------------------------------------------------------
[11/15 15:58:35   4116s] ### Time Record (Shielding) is uninstalled.
[11/15 15:58:35   4116s] ### detail_route design signature (301): route=1055618872 flt_obj=0 vio=1905142130 shield_wire=930186227
[11/15 15:58:35   4116s] ### Time Record (DB Export) is installed.
[11/15 15:58:35   4116s] ### export design design signature (302): route=1055618872 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=930186227 net_attr=1350733381 dirty_area=0 del_dirty_area=0 cell=1591926327 placement=2070985046 pin_access=1588411196 halo=2019803932
[11/15 15:58:36   4118s] ### Time Record (DB Export) is uninstalled.
[11/15 15:58:36   4118s] ### Time Record (Post Callback) is installed.
[11/15 15:58:36   4118s] ### Time Record (Post Callback) is uninstalled.
[11/15 15:58:36   4118s] #
[11/15 15:58:36   4118s] #detailRoute statistics:
[11/15 15:58:36   4118s] #Cpu time = 00:00:10
[11/15 15:58:36   4118s] #Elapsed time = 00:00:05
[11/15 15:58:36   4118s] #Increased memory = -7.17 (MB)
[11/15 15:58:36   4118s] #Total memory = 5844.71 (MB)
[11/15 15:58:36   4118s] #Peak memory = 5951.74 (MB)
[11/15 15:58:36   4118s] #Number of warnings = 22
[11/15 15:58:36   4118s] #Total number of warnings = 179
[11/15 15:58:36   4118s] #Number of fails = 0
[11/15 15:58:36   4118s] #Total number of fails = 0
[11/15 15:58:36   4118s] #Complete detailRoute on Sat Nov 15 15:58:36 2025
[11/15 15:58:36   4118s] #
[11/15 15:58:36   4118s] ### import design signature (303): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1588411196 halo=0
[11/15 15:58:36   4118s] ### Time Record (detailRoute) is uninstalled.
[11/15 15:58:36   4118s] #% End detailRoute (date=11/15 15:58:36, total cpu=0:00:10.4, real=0:00:05.0, peak res=5851.9M, current mem=5833.4M)
[11/15 15:58:36   4118s] ### Time Record (ecoRoute) is uninstalled.
[11/15 15:58:36   4118s] ### 
[11/15 15:58:36   4118s] ###   Scalability Statistics
[11/15 15:58:36   4118s] ### 
[11/15 15:58:36   4118s] ### ------------------------+----------------+----------------+----------------+
[11/15 15:58:36   4118s] ###   ecoRoute              |        cpu time|    elapsed time|     scalability|
[11/15 15:58:36   4118s] ### ------------------------+----------------+----------------+----------------+
[11/15 15:58:36   4118s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[11/15 15:58:36   4118s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[11/15 15:58:36   4118s] ###   DB Import             |        00:00:02|        00:00:01|             1.0|
[11/15 15:58:36   4118s] ###   DB Export             |        00:00:02|        00:00:01|             1.0|
[11/15 15:58:36   4118s] ###   Cell Pin Access       |        00:00:00|        00:00:00|             1.0|
[11/15 15:58:36   4118s] ###   Data Preparation      |        00:00:02|        00:00:01|             1.3|
[11/15 15:58:36   4118s] ###   Detail Routing        |        00:00:04|        00:00:01|             3.0|
[11/15 15:58:36   4118s] ###   Shielding             |        00:00:00|        00:00:00|             1.0|
[11/15 15:58:36   4118s] ###   Entire Command        |        00:00:11|        00:00:05|             2.0|
[11/15 15:58:36   4118s] ### ------------------------+----------------+----------------+----------------+
[11/15 15:58:36   4118s] ### 
[11/15 15:58:36   4118s] **WARN: (IMPVFG-173):	Verify Geometry does not write any warning markers, so the -warning option does not change the output of the tool. The option will be removed from future releases.
[11/15 15:58:36   4118s]  *** Starting Verify Geometry (MEM: 7386.6) ***
[11/15 15:58:36   4118s] 
[11/15 15:58:36   4118s] **WARN: (IMPVFG-257):	setVerifyGeometryMode/verifyGeometry command is obsolete and should not be used any more. It still works in this release but will be removed in future release. You should change to use set_verify_drc_mode/verify_drc which is the replacement tool for verifyGeometry.
[11/15 15:58:36   4118s]   VERIFY GEOMETRY ...... Starting Verification
[11/15 15:58:36   4118s]   VERIFY GEOMETRY ...... Initializing
[11/15 15:58:36   4118s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[11/15 15:58:36   4118s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[11/15 15:58:36   4118s]                   ...... bin size: 2880
[11/15 15:58:36   4118s] Multi-CPU acceleration using 8 CPU(s).
[11/15 15:58:36   4118s] <CMD> saveDrc /tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/vergQTmp1PRJJ0/qthread_src.drc
[11/15 15:58:36   4118s] Saving Drc markers ...
[11/15 15:58:36   4118s] ... No Drc file written since there is no markers found.
[11/15 15:58:36   4118s] <CMD> clearDrc
[11/15 15:58:36   4118s]   VERIFY GEOMETRY ...... SubArea : 1 of 28  Thread : 0
[11/15 15:58:36   4118s]   VERIFY GEOMETRY ...... SubArea : 2 of 28  Thread : 1
[11/15 15:58:36   4118s]   VERIFY GEOMETRY ...... SubArea : 3 of 28  Thread : 2
[11/15 15:58:36   4118s]   VERIFY GEOMETRY ...... SubArea : 4 of 28  Thread : 3
[11/15 15:58:36   4118s]   VERIFY GEOMETRY ...... SubArea : 5 of 28  Thread : 4
[11/15 15:58:36   4118s]   VERIFY GEOMETRY ...... SubArea : 9 of 28  Thread : 0
[11/15 15:58:36   4118s]   VERIFY GEOMETRY ...... SubArea : 6 of 28  Thread : 5
[11/15 15:58:36   4118s]   VERIFY GEOMETRY ...... SubArea : 10 of 28  Thread : 1
[11/15 15:58:36   4118s]   VERIFY GEOMETRY ...... SubArea : 7 of 28  Thread : 6
[11/15 15:58:36   4118s]   VERIFY GEOMETRY ...... SubArea : 11 of 28  Thread : 2
[11/15 15:58:36   4118s]   VERIFY GEOMETRY ...... SubArea : 8 of 28  Thread : 7
[11/15 15:58:36   4118s]   VERIFY GEOMETRY ...... SubArea : 12 of 28  Thread : 3
[11/15 15:58:36   4118s]   VERIFY GEOMETRY ...... SubArea : 13 of 28  Thread : 4
[11/15 15:58:36   4118s]   VERIFY GEOMETRY ...... SubArea : 14 of 28  Thread : 5
[11/15 15:58:36   4118s]   VERIFY GEOMETRY ...... SubArea : 15 of 28  Thread : 6
[11/15 15:58:36   4118s]   VERIFY GEOMETRY ...... SubArea : 16 of 28  Thread : 7
[11/15 15:58:36   4118s]   VERIFY GEOMETRY ...... SubArea : 22 of 28  Thread : 5
[11/15 15:58:36   4118s]   VERIFY GEOMETRY ...... SubArea : 23 of 28  Thread : 6
[11/15 15:58:36   4118s]   VERIFY GEOMETRY ...... SubArea : 17 of 28  Thread : 0
[11/15 15:58:36   4118s]   VERIFY GEOMETRY ...... SubArea : 18 of 28  Thread : 1
[11/15 15:58:36   4118s]   VERIFY GEOMETRY ...... SubArea : 20 of 28  Thread : 3
[11/15 15:58:36   4118s]   VERIFY GEOMETRY ...... SubArea : 19 of 28  Thread : 2
[11/15 15:58:36   4118s]   VERIFY GEOMETRY ...... SubArea : 21 of 28  Thread : 4
[11/15 15:58:36   4118s]   VERIFY GEOMETRY ...... SubArea : 24 of 28  Thread : 7
[11/15 15:58:36   4118s]   VERIFY GEOMETRY ...... SubArea : 27 of 28  Thread : 2
[11/15 15:58:36   4118s]   VERIFY GEOMETRY ...... SubArea : 28 of 28  Thread : 3
[11/15 15:58:36   4118s]   VERIFY GEOMETRY ...... SubArea : 25 of 28  Thread : 0
[11/15 15:58:36   4118s]   VERIFY GEOMETRY ...... SubArea : 26 of 28  Thread : 1
[11/15 15:58:40   4134s] VG: elapsed time: 4.00
[11/15 15:58:40   4134s] Begin Summary ...
[11/15 15:58:40   4134s]   Cells       : 0
[11/15 15:58:40   4134s]   SameNet     : 2
[11/15 15:58:40   4134s]   Wiring      : 0
[11/15 15:58:40   4134s]   Antenna     : 0
[11/15 15:58:40   4134s]   Short       : 36
[11/15 15:58:40   4134s]   Overlap     : 91
[11/15 15:58:40   4134s] End Summary
[11/15 15:58:40   4134s] 
[11/15 15:58:40   4134s]   Verification Complete : 129 Viols.  0 Wrngs.
[11/15 15:58:40   4134s] 
[11/15 15:58:40   4134s] **********End: VERIFY GEOMETRY**********
[11/15 15:58:40   4134s]  *** verify geometry (CPU: 0:00:16.3  MEM: 621.6M)
[11/15 15:58:40   4134s] 
[11/15 15:58:40   4134s] <CMD> ecoRoute -fix_drc
[11/15 15:58:40   4134s] ### Time Record (ecoRoute) is installed.
[11/15 15:58:40   4134s] **INFO: User settings:
[11/15 15:58:40   4134s] setNanoRouteMode -dbSkipAnalog                                  true
[11/15 15:58:40   4134s] setNanoRouteMode -drouteAntennaEcoListFile                      rpt/MCU.routeDesign.diodes.txt
[11/15 15:58:40   4134s] setNanoRouteMode -drouteAntennaFactor                           1
[11/15 15:58:40   4134s] setNanoRouteMode -drouteExpEolMarkParalleledge                  false
[11/15 15:58:40   4134s] setNanoRouteMode -drouteFixAntenna                              true
[11/15 15:58:40   4134s] setNanoRouteMode -droutePostRouteSpreadWire                     auto
[11/15 15:58:40   4134s] setNanoRouteMode -droutePostRouteSwapVia                        multiCut
[11/15 15:58:40   4134s] setNanoRouteMode -drouteStartIteration                          0
[11/15 15:58:40   4134s] setNanoRouteMode -drouteUseLefPinTaperRule                      true
[11/15 15:58:40   4134s] setNanoRouteMode -drouteUseMultiCutViaEffort                    medium
[11/15 15:58:40   4134s] setNanoRouteMode -envNumberFailLimit                            10
[11/15 15:58:40   4134s] setNanoRouteMode -extractDesignSignature                        118536786
[11/15 15:58:40   4134s] setNanoRouteMode -extractRcModelFile                            rc_model.bin
[11/15 15:58:40   4134s] setNanoRouteMode -extractThirdPartyCompatible                   false
[11/15 15:58:40   4134s] setNanoRouteMode -grouteExpTdStdDelay                           21.3
[11/15 15:58:40   4134s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[11/15 15:58:40   4134s] setNanoRouteMode -routeAllowPowerGroundPin                      true
[11/15 15:58:40   4134s] setNanoRouteMode -routeAntennaCellName                          ANTENNA2A10TH
[11/15 15:58:40   4134s] setNanoRouteMode -routeFillerInstPrefix                         FILLER
[11/15 15:58:40   4134s] setNanoRouteMode -routeFixTopLayerAntenna                       false
[11/15 15:58:40   4134s] setNanoRouteMode -routeIgnoreAntennaTopCellPin                  false
[11/15 15:58:40   4134s] setNanoRouteMode -routeInsertAntennaDiode                       true
[11/15 15:58:40   4134s] setNanoRouteMode -routeInsertDiodeForClockNets                  true
[11/15 15:58:40   4134s] setNanoRouteMode -routeReInsertFillerCellList                   {FILLTIE128A10TH FILLTIE64A10TH FILLTIE32A10TH FILLTIE16A10TH FILLTIE8A10TH FILLTIE4A10TH FILLTIE2A10TH FILL128A10TH FILL64A10TH FILL32A10TH FILL16A10TH FILL8A10TH FILL4A10TH FILL2A10TH FILL1A10TH}
[11/15 15:58:40   4134s] setNanoRouteMode -routeReInsertFillerCellListFromFile           false
[11/15 15:58:40   4134s] setNanoRouteMode -routeTopRoutingLayer                          7
[11/15 15:58:40   4134s] setNanoRouteMode -routeWithSiPostRouteFix                       false
[11/15 15:58:40   4134s] setNanoRouteMode -timingEngine                                  .timing_file_89100.tif.gz
[11/15 15:58:40   4134s] setDesignMode -flowEffort                                       standard
[11/15 15:58:40   4134s] setDesignMode -powerEffort                                      low
[11/15 15:58:40   4134s] setDesignMode -process                                          65
[11/15 15:58:40   4134s] setDesignMode -propagateActivity                                true
[11/15 15:58:40   4134s] 
[11/15 15:58:40   4134s] #% Begin detailRoute (date=11/15 15:58:40, mem=5833.5M)
[11/15 15:58:40   4134s] 
[11/15 15:58:40   4134s] detailRoute -fix_drc
[11/15 15:58:40   4134s] 
[11/15 15:58:40   4134s] ### Time Record (detailRoute) is installed.
[11/15 15:58:40   4134s] #Start detailRoute on Sat Nov 15 15:58:40 2025
[11/15 15:58:40   4134s] #
[11/15 15:58:40   4134s] ### Time Record (Pre Callback) is installed.
[11/15 15:58:40   4134s] ### Time Record (Pre Callback) is uninstalled.
[11/15 15:58:40   4134s] ### Time Record (DB Import) is installed.
[11/15 15:58:40   4135s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[31] of net a0[31] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:58:40   4135s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[30] of net a0[30] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:58:40   4135s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[29] of net a0[29] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:58:40   4135s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[28] of net a0[28] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:58:40   4135s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[27] of net a0[27] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:58:40   4135s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[26] of net a0[26] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:58:40   4135s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[25] of net a0[25] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:58:40   4135s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[24] of net a0[24] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:58:40   4135s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[23] of net a0[23] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:58:40   4135s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[22] of net a0[22] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:58:40   4135s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[21] of net a0[21] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:58:40   4135s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[20] of net a0[20] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:58:40   4135s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[19] of net a0[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:58:40   4135s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[18] of net a0[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:58:40   4135s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[17] of net a0[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:58:40   4135s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[16] of net a0[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:58:40   4135s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[15] of net a0[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:58:40   4135s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[14] of net a0[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:58:40   4135s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[13] of net a0[13] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:58:40   4135s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[12] of net a0[12] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:58:40   4135s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[11/15 15:58:40   4135s] #To increase the message display limit, refer to the product command reference manual.
[11/15 15:58:41   4135s] ### Net info: total nets: 33769
[11/15 15:58:41   4135s] ### Net info: dirty nets: 0
[11/15 15:58:41   4135s] ### Net info: marked as disconnected nets: 0
[11/15 15:58:41   4136s] #num needed restored net=0
[11/15 15:58:41   4136s] #need_extraction net=0 (total=33769)
[11/15 15:58:41   4136s] ### Net info: fully routed nets: 31838
[11/15 15:58:41   4136s] ### Net info: trivial (< 2 pins) nets: 1931
[11/15 15:58:41   4136s] ### Net info: unrouted nets: 0
[11/15 15:58:41   4136s] ### Net info: re-extraction nets: 0
[11/15 15:58:41   4136s] ### Net info: ignored nets: 0
[11/15 15:58:41   4136s] ### Net info: skip routing nets: 0
[11/15 15:58:41   4136s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[11/15 15:58:41   4136s] ### import design signature (304): route=1157014602 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1124209279 net_attr=1696759221 dirty_area=0 del_dirty_area=0 cell=1591926327 placement=2070985046 pin_access=1588411196 halo=0
[11/15 15:58:41   4137s] ### Time Record (DB Import) is uninstalled.
[11/15 15:58:41   4137s] #NanoRoute Version 20.12-s088_1 NR201104-1900/20_12-UB
[11/15 15:58:41   4137s] #RTESIG:78da8d944b6f9c3010c77beea718911cb652433c06fc386ed3ad1a29d956ab4daf880583
[11/15 15:58:41   4137s] #       ac1a88b0511f9fbe56b6aaa0da60b80dfce6f59f19aeaebfed0e10511223bdb144881c61
[11/15 15:58:41   4137s] #       7fa00491a4372809b9a524f79f9e3e446fafaebf7c3d260ca262743dc0736f5d5e16c69c
[11/15 15:58:41   4137s] #       8af27b041beb06dd35ef61b46a00ab9cf3d6bbb353c6c10da382cda9efcd654286081e24
[11/15 15:58:41   4137s] #       a40811982044c3b3bb7dbc7b8a877e74eaa3b2bae9e24af795b2b1fbe9961bc18402c6e4
[11/15 15:58:41   4137s] #       e5814d6dfac25de42847a80b63ff1553fdea8a569750a9ba188dfb0f4f5232c72f291416
[11/15 15:58:41   4137s] #       91a13c0f67b909460944adaf42df8d817e5986c1a459e6a3a94a8fed722c9e22a0574d77
[11/15 15:58:41   4137s] #       4e356ab8cc080e88224b18176c1915dce71dcabcf59333f14977cbd985e4418991faa986
[11/15 15:58:41   4137s] #       5628251228c6497007304dd270ca8c6461887928daee8fbbfd7e4bb7488e9f036bcaa43f
[11/15 15:58:41   4137s] #       53eb8aae2a86cab3aa1bdbd7480e91e97f2c427c852e9c246146068f1845ea0b6a4a654c
[11/15 15:58:41   4137s] #       7e2aacaa029d0ae697f9d3fdc3c3ee1024695869c1e40a88d3701b3c0d33429c6b3fdeef
[11/15 15:58:41   4137s] #       908a97c1c25f9ba53333a13313d9cc9cbbce3d278eb31cd304d3e8d3d0137c424fe135cb
[11/15 15:58:41   4137s] #       28c40a4da51f3b5fbe789459f80f2f570cd09f790a51ec74ebdfe5b5362a171209f16fea
[11/15 15:58:41   4137s] #       b8f9fd6a3b6ffe00ac2a2bf0
[11/15 15:58:41   4137s] #
[11/15 15:58:41   4137s] #WARNING (NRDR-122) Fix drc only. Post-routing optimization cannot be done.
[11/15 15:58:41   4137s] #Using multithreading with 8 threads.
[11/15 15:58:41   4137s] ### Time Record (Data Preparation) is installed.
[11/15 15:58:41   4137s] #Start routing data preparation on Sat Nov 15 15:58:41 2025
[11/15 15:58:41   4137s] #
[11/15 15:58:41   4137s] #Minimum voltage of a net in the design = 0.000.
[11/15 15:58:41   4137s] #Maximum voltage of a net in the design = 1.100.
[11/15 15:58:41   4137s] #Voltage range [0.000 - 1.100] has 33765 nets.
[11/15 15:58:41   4137s] #Voltage range [0.900 - 1.100] has 1 net.
[11/15 15:58:41   4137s] #Voltage range [0.000 - 0.000] has 3 nets.
[11/15 15:58:41   4137s] ### Time Record (Cell Pin Access) is installed.
[11/15 15:58:41   4137s] #Initial pin access analysis.
[11/15 15:58:41   4137s] #Detail pin access analysis.
[11/15 15:58:42   4137s] ### Time Record (Cell Pin Access) is uninstalled.
[11/15 15:58:42   4138s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[11/15 15:58:42   4138s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[11/15 15:58:42   4138s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[11/15 15:58:42   4138s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[11/15 15:58:42   4138s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[11/15 15:58:42   4138s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[11/15 15:58:42   4138s] # M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[11/15 15:58:42   4138s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[11/15 15:58:42   4138s] #Monitoring time of adding inner blkg by smac
[11/15 15:58:42   4138s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 5853.64 (MB), peak = 5951.74 (MB)
[11/15 15:58:42   4138s] #Regenerating Ggrids automatically.
[11/15 15:58:42   4138s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[11/15 15:58:42   4138s] #Using automatically generated G-grids.
[11/15 15:58:43   4139s] #Done routing data preparation.
[11/15 15:58:43   4139s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 5866.70 (MB), peak = 5951.74 (MB)
[11/15 15:58:43   4139s] ### Time Record (Data Preparation) is uninstalled.
[11/15 15:58:43   4139s] ### Time Record (Detail Routing) is installed.
[11/15 15:58:43   4140s] ### max drc and si pitch = 6840 ( 3.42000 um) MT-safe pitch = 2120 ( 1.06000 um) patch pitch = 6640 ( 3.32000 um)
[11/15 15:58:44   4140s] #
[11/15 15:58:44   4140s] #Start Detail Routing..
[11/15 15:58:44   4140s] #start initial detail routing ...
[11/15 15:58:44   4140s] ### Design has 0 dirty nets, has valid drcs
[11/15 15:58:44   4141s] #   Improving pin accessing ...
[11/15 15:58:44   4141s] #    elapsed time = 00:00:00, memory = 5894.35 (MB)
[11/15 15:58:44   4141s] #   Improving pin accessing ...
[11/15 15:58:44   4141s] #    elapsed time = 00:00:00, memory = 5894.35 (MB)
[11/15 15:58:44   4141s] #   Improving pin accessing ...
[11/15 15:58:44   4141s] #    elapsed time = 00:00:00, memory = 5894.35 (MB)
[11/15 15:58:44   4141s] #   Improving pin accessing ...
[11/15 15:58:44   4141s] #    elapsed time = 00:00:00, memory = 5894.35 (MB)
[11/15 15:58:44   4141s] #   Improving pin accessing ...
[11/15 15:58:44   4141s] #    elapsed time = 00:00:00, memory = 5894.35 (MB)
[11/15 15:58:44   4141s] #   Improving pin accessing ...
[11/15 15:58:44   4141s] #    elapsed time = 00:00:00, memory = 5894.35 (MB)
[11/15 15:58:44   4141s] #   Improving pin accessing ...
[11/15 15:58:44   4141s] #    elapsed time = 00:00:00, memory = 5894.35 (MB)
[11/15 15:58:44   4141s] #   Improving pin accessing ...
[11/15 15:58:44   4141s] #    elapsed time = 00:00:00, memory = 5894.35 (MB)
[11/15 15:58:44   4141s] #   Improving pin accessing ...
[11/15 15:58:44   4141s] #    elapsed time = 00:00:00, memory = 5894.35 (MB)
[11/15 15:58:44   4141s] #   Improving pin accessing ...
[11/15 15:58:44   4141s] #    elapsed time = 00:00:00, memory = 5894.35 (MB)
[11/15 15:58:44   4142s] #   number of violations = 0
[11/15 15:58:44   4142s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 5893.96 (MB), peak = 5951.74 (MB)
[11/15 15:58:44   4142s] #Complete Detail Routing.
[11/15 15:58:44   4142s] #Total number of nets with non-default rule or having extra spacing = 852
[11/15 15:58:44   4142s] #Total wire length = 1088870 um.
[11/15 15:58:44   4142s] #Total half perimeter of net bounding box = 905239 um.
[11/15 15:58:44   4142s] #Total wire length on LAYER M1 = 23970 um.
[11/15 15:58:44   4142s] #Total wire length on LAYER M2 = 209768 um.
[11/15 15:58:44   4142s] #Total wire length on LAYER M3 = 278502 um.
[11/15 15:58:44   4142s] #Total wire length on LAYER M4 = 171002 um.
[11/15 15:58:44   4142s] #Total wire length on LAYER M5 = 284287 um.
[11/15 15:58:44   4142s] #Total wire length on LAYER M6 = 107206 um.
[11/15 15:58:44   4142s] #Total wire length on LAYER M7 = 14135 um.
[11/15 15:58:44   4142s] #Total wire length on LAYER M8 = 0 um.
[11/15 15:58:44   4142s] #Total number of vias = 277111
[11/15 15:58:44   4142s] #Total number of multi-cut vias = 199896 ( 72.1%)
[11/15 15:58:44   4142s] #Total number of single cut vias = 77215 ( 27.9%)
[11/15 15:58:44   4142s] #Up-Via Summary (total 277111):
[11/15 15:58:44   4142s] #                   single-cut          multi-cut      Total
[11/15 15:58:44   4142s] #-----------------------------------------------------------
[11/15 15:58:44   4142s] # M1             50330 ( 43.8%)     64694 ( 56.2%)     115024
[11/15 15:58:44   4142s] # M2             18207 ( 19.0%)     77727 ( 81.0%)      95934
[11/15 15:58:44   4142s] # M3              5813 ( 15.3%)     32186 ( 84.7%)      37999
[11/15 15:58:44   4142s] # M4              2344 ( 12.5%)     16459 ( 87.5%)      18803
[11/15 15:58:44   4142s] # M5               510 (  6.6%)      7235 ( 93.4%)       7745
[11/15 15:58:44   4142s] # M6                11 (  0.7%)      1595 ( 99.3%)       1606
[11/15 15:58:44   4142s] #-----------------------------------------------------------
[11/15 15:58:44   4142s] #                77215 ( 27.9%)    199896 ( 72.1%)     277111 
[11/15 15:58:44   4142s] #
[11/15 15:58:44   4142s] #Total number of DRC violations = 0
[11/15 15:58:44   4143s] ### Time Record (Detail Routing) is uninstalled.
[11/15 15:58:44   4143s] #Cpu time = 00:00:06
[11/15 15:58:44   4143s] #Elapsed time = 00:00:03
[11/15 15:58:44   4143s] #Increased memory = 25.52 (MB)
[11/15 15:58:44   4143s] #Total memory = 5870.85 (MB)
[11/15 15:58:44   4143s] #Peak memory = 5951.74 (MB)
[11/15 15:58:44   4143s] ### Time Record (Shielding) is installed.
[11/15 15:58:44   4143s] #Analyzing shielding information. 
[11/15 15:58:44   4143s] #ECO shield region = 0.00% (per shield region), 0.00% (per design) 
[11/15 15:58:44   4143s] #Skip eco shield as there is no need to change shield wires.
[11/15 15:58:44   4143s] #-------------------------------------------------------------------------------
[11/15 15:58:44   4143s] #
[11/15 15:58:44   4143s] #	Shielding Summary
[11/15 15:58:44   4143s] #-------------------------------------------------------------------------------
[11/15 15:58:44   4143s] #Primary shielding net(s): VSS 
[11/15 15:58:44   4143s] #Opportunistic shielding net(s): VDD
[11/15 15:58:44   4143s] #
[11/15 15:58:44   4143s] #Number of nets with shield attribute: 206
[11/15 15:58:44   4143s] #Number of nets reported: 206
[11/15 15:58:44   4143s] #Number of nets without shielding: 10
[11/15 15:58:44   4143s] #Average ratio                   : 0.881
[11/15 15:58:44   4143s] #
[11/15 15:58:44   4143s] #Name   Average Length     Shield    Ratio
[11/15 15:58:44   4143s] #   M1:           0.2        0.0     0.110
[11/15 15:58:44   4143s] #   M2:           0.5        0.3     0.323
[11/15 15:58:44   4143s] #   M3:           6.5        9.6     0.735
[11/15 15:58:44   4143s] #   M4:          19.0       34.4     0.907
[11/15 15:58:44   4143s] #   M5:          48.6       87.9     0.904
[11/15 15:58:44   4143s] #   M6:           4.3        6.9     0.806
[11/15 15:58:44   4143s] #   M7:           0.7        1.3     0.990
[11/15 15:58:44   4143s] #-------------------------------------------------------------------------------
[11/15 15:58:44   4143s] #Bottom shield layer (M1) and above: 
[11/15 15:58:44   4143s] #Average (BotShieldLayer) ratio  : 0.881
[11/15 15:58:44   4143s] #
[11/15 15:58:44   4143s] #Name    Actual Length     Shield    Ratio
[11/15 15:58:44   4143s] #   M1:          39.8        8.8     0.110
[11/15 15:58:44   4143s] #   M2:         106.1       68.6     0.323
[11/15 15:58:44   4143s] #   M3:        1342.8     1974.0     0.735
[11/15 15:58:44   4143s] #   M4:        3904.0     7084.6     0.907
[11/15 15:58:44   4143s] #   M5:       10020.2    18117.1     0.904
[11/15 15:58:44   4143s] #   M6:         881.2     1419.9     0.806
[11/15 15:58:44   4143s] #   M7:         139.4      276.1     0.990
[11/15 15:58:44   4143s] #-------------------------------------------------------------------------------
[11/15 15:58:44   4143s] #Preferred routing layer range: M3 - M4
[11/15 15:58:44   4143s] #Average (PrefLayerOnly) ratio   : 0.863
[11/15 15:58:44   4143s] #
[11/15 15:58:44   4143s] #Name    Actual Length     Shield    Ratio
[11/15 15:58:44   4143s] #   M3:        1342.8     1974.0     0.735
[11/15 15:58:44   4143s] #   M4:        3904.0     7084.6     0.907
[11/15 15:58:44   4143s] #-------------------------------------------------------------------------------
[11/15 15:58:44   4143s] ### Time Record (Shielding) is uninstalled.
[11/15 15:58:44   4143s] ### detail_route design signature (309): route=1055618872 flt_obj=0 vio=1905142130 shield_wire=1124209279
[11/15 15:58:44   4143s] ### Time Record (DB Export) is installed.
[11/15 15:58:45   4143s] ### export design design signature (310): route=1055618872 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1124209279 net_attr=1350733381 dirty_area=0 del_dirty_area=0 cell=1591926327 placement=2070985046 pin_access=1588411196 halo=2019803932
[11/15 15:58:45   4145s] ### Time Record (DB Export) is uninstalled.
[11/15 15:58:45   4145s] ### Time Record (Post Callback) is installed.
[11/15 15:58:45   4145s] ### Time Record (Post Callback) is uninstalled.
[11/15 15:58:45   4145s] #
[11/15 15:58:45   4145s] #detailRoute statistics:
[11/15 15:58:45   4145s] #Cpu time = 00:00:10
[11/15 15:58:45   4145s] #Elapsed time = 00:00:05
[11/15 15:58:45   4145s] #Increased memory = 14.75 (MB)
[11/15 15:58:45   4145s] #Total memory = 5848.27 (MB)
[11/15 15:58:45   4145s] #Peak memory = 5951.74 (MB)
[11/15 15:58:45   4145s] #Number of warnings = 22
[11/15 15:58:45   4145s] #Total number of warnings = 201
[11/15 15:58:45   4145s] #Number of fails = 0
[11/15 15:58:45   4145s] #Total number of fails = 0
[11/15 15:58:45   4145s] #Complete detailRoute on Sat Nov 15 15:58:45 2025
[11/15 15:58:45   4145s] #
[11/15 15:58:45   4145s] ### import design signature (311): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1588411196 halo=0
[11/15 15:58:45   4145s] ### Time Record (detailRoute) is uninstalled.
[11/15 15:58:45   4145s] #% End detailRoute (date=11/15 15:58:45, total cpu=0:00:10.5, real=0:00:05.0, peak res=5839.8M, current mem=5839.8M)
[11/15 15:58:45   4145s] ### Time Record (ecoRoute) is uninstalled.
[11/15 15:58:45   4145s] ### 
[11/15 15:58:45   4145s] ###   Scalability Statistics
[11/15 15:58:45   4145s] ### 
[11/15 15:58:45   4145s] ### ------------------------+----------------+----------------+----------------+
[11/15 15:58:45   4145s] ###   ecoRoute              |        cpu time|    elapsed time|     scalability|
[11/15 15:58:45   4145s] ### ------------------------+----------------+----------------+----------------+
[11/15 15:58:45   4145s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[11/15 15:58:45   4145s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[11/15 15:58:45   4145s] ###   DB Import             |        00:00:02|        00:00:01|             1.0|
[11/15 15:58:45   4145s] ###   DB Export             |        00:00:02|        00:00:01|             1.0|
[11/15 15:58:45   4145s] ###   Cell Pin Access       |        00:00:00|        00:00:00|             1.0|
[11/15 15:58:45   4145s] ###   Data Preparation      |        00:00:02|        00:00:01|             1.3|
[11/15 15:58:45   4145s] ###   Detail Routing        |        00:00:04|        00:00:01|             3.0|
[11/15 15:58:45   4145s] ###   Shielding             |        00:00:00|        00:00:00|             1.0|
[11/15 15:58:45   4145s] ###   Entire Command        |        00:00:11|        00:00:05|             2.1|
[11/15 15:58:45   4145s] ### ------------------------+----------------+----------------+----------------+
[11/15 15:58:45   4145s] ### 
[11/15 15:58:45   4145s] **WARN: (IMPVFG-173):	Verify Geometry does not write any warning markers, so the -warning option does not change the output of the tool. The option will be removed from future releases.
[11/15 15:58:45   4145s]  *** Starting Verify Geometry (MEM: 7390.4) ***
[11/15 15:58:45   4145s] 
[11/15 15:58:45   4145s] **WARN: (IMPVFG-257):	setVerifyGeometryMode/verifyGeometry command is obsolete and should not be used any more. It still works in this release but will be removed in future release. You should change to use set_verify_drc_mode/verify_drc which is the replacement tool for verifyGeometry.
[11/15 15:58:45   4145s]   VERIFY GEOMETRY ...... Starting Verification
[11/15 15:58:45   4145s]   VERIFY GEOMETRY ...... Initializing
[11/15 15:58:45   4145s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[11/15 15:58:45   4145s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[11/15 15:58:45   4145s]                   ...... bin size: 2880
[11/15 15:58:45   4145s] Multi-CPU acceleration using 8 CPU(s).
[11/15 15:58:45   4145s] <CMD> saveDrc /tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/vergQTmpr6tW9N/qthread_src.drc
[11/15 15:58:45   4145s] Saving Drc markers ...
[11/15 15:58:45   4145s] ... No Drc file written since there is no markers found.
[11/15 15:58:45   4145s] <CMD> clearDrc
[11/15 15:58:45   4145s]   VERIFY GEOMETRY ...... SubArea : 1 of 28  Thread : 0
[11/15 15:58:45   4145s]   VERIFY GEOMETRY ...... SubArea : 2 of 28  Thread : 1
[11/15 15:58:45   4145s]   VERIFY GEOMETRY ...... SubArea : 3 of 28  Thread : 2
[11/15 15:58:45   4145s]   VERIFY GEOMETRY ...... SubArea : 4 of 28  Thread : 3
[11/15 15:58:45   4145s]   VERIFY GEOMETRY ...... SubArea : 5 of 28  Thread : 4
[11/15 15:58:45   4145s]   VERIFY GEOMETRY ...... SubArea : 9 of 28  Thread : 0
[11/15 15:58:45   4145s]   VERIFY GEOMETRY ...... SubArea : 6 of 28  Thread : 5
[11/15 15:58:45   4145s]   VERIFY GEOMETRY ...... SubArea : 10 of 28  Thread : 1
[11/15 15:58:45   4145s]   VERIFY GEOMETRY ...... SubArea : 7 of 28  Thread : 6
[11/15 15:58:45   4145s]   VERIFY GEOMETRY ...... SubArea : 11 of 28  Thread : 2
[11/15 15:58:45   4145s]   VERIFY GEOMETRY ...... SubArea : 8 of 28  Thread : 7
[11/15 15:58:45   4145s]   VERIFY GEOMETRY ...... SubArea : 12 of 28  Thread : 3
[11/15 15:58:45   4145s]   VERIFY GEOMETRY ...... SubArea : 13 of 28  Thread : 4
[11/15 15:58:45   4145s]   VERIFY GEOMETRY ...... SubArea : 14 of 28  Thread : 5
[11/15 15:58:45   4145s]   VERIFY GEOMETRY ...... SubArea : 15 of 28  Thread : 6
[11/15 15:58:45   4145s]   VERIFY GEOMETRY ...... SubArea : 16 of 28  Thread : 7
[11/15 15:58:45   4145s]   VERIFY GEOMETRY ...... SubArea : 22 of 28  Thread : 5
[11/15 15:58:45   4145s]   VERIFY GEOMETRY ...... SubArea : 23 of 28  Thread : 6
[11/15 15:58:45   4145s]   VERIFY GEOMETRY ...... SubArea : 17 of 28  Thread : 0
[11/15 15:58:45   4145s]   VERIFY GEOMETRY ...... SubArea : 18 of 28  Thread : 1
[11/15 15:58:45   4145s]   VERIFY GEOMETRY ...... SubArea : 20 of 28  Thread : 3
[11/15 15:58:45   4145s]   VERIFY GEOMETRY ...... SubArea : 19 of 28  Thread : 2
[11/15 15:58:45   4145s]   VERIFY GEOMETRY ...... SubArea : 21 of 28  Thread : 4
[11/15 15:58:45   4145s]   VERIFY GEOMETRY ...... SubArea : 24 of 28  Thread : 7
[11/15 15:58:45   4145s]   VERIFY GEOMETRY ...... SubArea : 27 of 28  Thread : 2
[11/15 15:58:45   4145s]   VERIFY GEOMETRY ...... SubArea : 28 of 28  Thread : 3
[11/15 15:58:45   4145s]   VERIFY GEOMETRY ...... SubArea : 25 of 28  Thread : 0
[11/15 15:58:45   4145s]   VERIFY GEOMETRY ...... SubArea : 26 of 28  Thread : 1
[11/15 15:58:49   4161s] VG: elapsed time: 4.00
[11/15 15:58:49   4161s] Begin Summary ...
[11/15 15:58:49   4161s]   Cells       : 0
[11/15 15:58:49   4161s]   SameNet     : 2
[11/15 15:58:49   4161s]   Wiring      : 0
[11/15 15:58:49   4161s]   Antenna     : 0
[11/15 15:58:49   4161s]   Short       : 36
[11/15 15:58:49   4161s]   Overlap     : 91
[11/15 15:58:49   4161s] End Summary
[11/15 15:58:49   4161s] 
[11/15 15:58:49   4161s]   Verification Complete : 129 Viols.  0 Wrngs.
[11/15 15:58:49   4161s] 
[11/15 15:58:49   4161s] **********End: VERIFY GEOMETRY**********
[11/15 15:58:49   4161s]  *** verify geometry (CPU: 0:00:16.3  MEM: 621.5M)
[11/15 15:58:49   4161s] 
[11/15 15:58:49   4161s] **WARN: (IMPSPR-320):	Command "editDeleteViolations" is obsolete and will be removed in future releases. Use "editDelete -regular_wire_with_drc" instead. You should update "editDeleteViolations" to "editDelete -regular_wire_with_drc" in your script.
[11/15 15:58:49   4161s] <CMD> routeDesign
[11/15 15:58:49   4161s] #% Begin routeDesign (date=11/15 15:58:49, mem=5840.0M)
[11/15 15:58:49   4161s] ### Time Record (routeDesign) is installed.
[11/15 15:58:49   4161s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 5839.95 (MB), peak = 5951.74 (MB)
[11/15 15:58:49   4161s] **INFO: User settings:
[11/15 15:58:49   4161s] setNanoRouteMode -dbSkipAnalog                                  true
[11/15 15:58:49   4161s] setNanoRouteMode -drouteAntennaEcoListFile                      rpt/MCU.routeDesign.diodes.txt
[11/15 15:58:49   4161s] setNanoRouteMode -drouteAntennaFactor                           1
[11/15 15:58:49   4161s] setNanoRouteMode -drouteExpEolMarkParalleledge                  false
[11/15 15:58:49   4161s] setNanoRouteMode -drouteFixAntenna                              true
[11/15 15:58:49   4161s] setNanoRouteMode -droutePostRouteSpreadWire                     auto
[11/15 15:58:49   4161s] setNanoRouteMode -droutePostRouteSwapVia                        multiCut
[11/15 15:58:49   4161s] setNanoRouteMode -drouteStartIteration                          0
[11/15 15:58:49   4161s] setNanoRouteMode -drouteUseLefPinTaperRule                      true
[11/15 15:58:49   4161s] setNanoRouteMode -drouteUseMultiCutViaEffort                    medium
[11/15 15:58:49   4161s] setNanoRouteMode -envNumberFailLimit                            10
[11/15 15:58:49   4161s] setNanoRouteMode -extractDesignSignature                        118536786
[11/15 15:58:49   4161s] setNanoRouteMode -extractRcModelFile                            rc_model.bin
[11/15 15:58:49   4161s] setNanoRouteMode -extractThirdPartyCompatible                   false
[11/15 15:58:49   4161s] setNanoRouteMode -grouteExpTdStdDelay                           21.3
[11/15 15:58:49   4161s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[11/15 15:58:49   4161s] setNanoRouteMode -routeAllowPowerGroundPin                      true
[11/15 15:58:49   4161s] setNanoRouteMode -routeAntennaCellName                          ANTENNA2A10TH
[11/15 15:58:49   4161s] setNanoRouteMode -routeFillerInstPrefix                         FILLER
[11/15 15:58:49   4161s] setNanoRouteMode -routeFixTopLayerAntenna                       false
[11/15 15:58:49   4161s] setNanoRouteMode -routeIgnoreAntennaTopCellPin                  false
[11/15 15:58:49   4161s] setNanoRouteMode -routeInsertAntennaDiode                       true
[11/15 15:58:49   4161s] setNanoRouteMode -routeInsertDiodeForClockNets                  true
[11/15 15:58:49   4161s] setNanoRouteMode -routeReInsertFillerCellList                   {FILLTIE128A10TH FILLTIE64A10TH FILLTIE32A10TH FILLTIE16A10TH FILLTIE8A10TH FILLTIE4A10TH FILLTIE2A10TH FILL128A10TH FILL64A10TH FILL32A10TH FILL16A10TH FILL8A10TH FILL4A10TH FILL2A10TH FILL1A10TH}
[11/15 15:58:49   4161s] setNanoRouteMode -routeReInsertFillerCellListFromFile           false
[11/15 15:58:49   4161s] setNanoRouteMode -routeTopRoutingLayer                          7
[11/15 15:58:49   4161s] setNanoRouteMode -routeWithSiPostRouteFix                       false
[11/15 15:58:49   4161s] setNanoRouteMode -timingEngine                                  .timing_file_89100.tif.gz
[11/15 15:58:49   4161s] setDesignMode -flowEffort                                       standard
[11/15 15:58:49   4161s] setDesignMode -powerEffort                                      low
[11/15 15:58:49   4161s] setDesignMode -process                                          65
[11/15 15:58:49   4161s] setDesignMode -propagateActivity                                true
[11/15 15:58:49   4161s] setExtractRCMode -coupled                                       true
[11/15 15:58:49   4161s] setExtractRCMode -coupling_c_th                                 0.1
[11/15 15:58:49   4161s] setExtractRCMode -engine                                        postRoute
[11/15 15:58:49   4161s] setExtractRCMode -noCleanRCDB                                   true
[11/15 15:58:49   4161s] setExtractRCMode -nrNetInMemory                                 100000
[11/15 15:58:49   4161s] setExtractRCMode -relative_c_th                                 1
[11/15 15:58:49   4161s] setExtractRCMode -total_c_th                                    0
[11/15 15:58:49   4161s] setDelayCalMode -enable_high_fanout                             true
[11/15 15:58:49   4161s] setDelayCalMode -eng_copyNetPropToNewNet                        true
[11/15 15:58:49   4161s] setDelayCalMode -engine                                         aae
[11/15 15:58:49   4161s] setDelayCalMode -ignoreNetLoad                                  false
[11/15 15:58:49   4161s] setDelayCalMode -SIAware                                        true
[11/15 15:58:49   4161s] setDelayCalMode -socv_accuracy_mode                             low
[11/15 15:58:49   4161s] setSIMode -separate_delta_delay_on_data                         true
[11/15 15:58:49   4161s] setSIMode -si_reselection                                       slack
[11/15 15:58:49   4161s] 
[11/15 15:58:49   4161s] #**INFO: setDesignMode -flowEffort standard
[11/15 15:58:49   4161s] #**INFO: multi-cut via swapping will be performed after routing.
[11/15 15:58:49   4161s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[11/15 15:58:49   4161s] OPERPROF: Starting checkPlace at level 1, MEM:7390.4M
[11/15 15:58:49   4161s] z: 2, totalTracks: 1
[11/15 15:58:49   4161s] z: 4, totalTracks: 1
[11/15 15:58:49   4161s] z: 6, totalTracks: 1
[11/15 15:58:49   4161s] z: 8, totalTracks: 1
[11/15 15:58:49   4161s] #spOpts: N=65 
[11/15 15:58:50   4161s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:7390.4M
[11/15 15:58:50   4161s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:7390.4M
[11/15 15:58:50   4161s] Core basic site is TSMC65ADV10TSITE
[11/15 15:58:50   4161s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:7390.4M
[11/15 15:58:50   4161s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.070, REAL:0.013, MEM:7383.1M
[11/15 15:58:50   4161s] SiteArray: non-trimmed site array dimensions = 341 x 5920
[11/15 15:58:50   4161s] SiteArray: use 8,380,416 bytes
[11/15 15:58:50   4161s] SiteArray: current memory after site array memory allocation 7383.1M
[11/15 15:58:50   4161s] SiteArray: FP blocked sites are writable
[11/15 15:58:50   4161s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.097, REAL:0.030, MEM:7383.1M
[11/15 15:58:50   4161s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.103, REAL:0.036, MEM:7383.1M
[11/15 15:58:50   4161s] Begin checking placement ... (start mem=7390.4M, init mem=7383.1M)
[11/15 15:58:50   4161s] 
[11/15 15:58:50   4161s] Running CheckPlace using 8 threads!...
[11/15 15:58:50   4162s] 
[11/15 15:58:50   4162s] ...checkPlace MT is done!
[11/15 15:58:50   4162s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:7383.1M
[11/15 15:58:50   4162s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.014, REAL:0.014, MEM:7383.1M
[11/15 15:58:50   4162s] *info: Placed = 36226          (Fixed = 7068)
[11/15 15:58:50   4162s] *info: Unplaced = 0           
[11/15 15:58:50   4162s] Placement Density:44.43%(130382/293476)
[11/15 15:58:50   4162s] Placement Density (including fixed std cells):45.39%(135578/298672)
[11/15 15:58:50   4162s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:7383.1M
[11/15 15:58:50   4162s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.012, REAL:0.012, MEM:7383.1M
[11/15 15:58:50   4162s] Finished checkPlace (total: cpu=0:00:00.5, real=0:00:01.0; vio checks: cpu=0:00:00.4, real=0:00:00.0; mem=7383.1M)
[11/15 15:58:50   4162s] OPERPROF: Finished checkPlace at level 1, CPU:0.498, REAL:0.205, MEM:7383.1M
[11/15 15:58:50   4162s] 
[11/15 15:58:50   4162s] changeUseClockNetStatus Option :  -noFixedNetWires 
[11/15 15:58:50   4162s] *** Changed status on (0) nets in Clock.
[11/15 15:58:50   4162s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=7383.1M) ***
[11/15 15:58:50   4162s] #Start route 571 clock and analog nets...
[11/15 15:58:50   4162s] % Begin globalDetailRoute (date=11/15 15:58:50, mem=5832.2M)
[11/15 15:58:50   4162s] 
[11/15 15:58:50   4162s] globalDetailRoute
[11/15 15:58:50   4162s] 
[11/15 15:58:50   4162s] ### Time Record (globalDetailRoute) is installed.
[11/15 15:58:50   4162s] #Start globalDetailRoute on Sat Nov 15 15:58:50 2025
[11/15 15:58:50   4162s] #
[11/15 15:58:50   4162s] ### Time Record (Pre Callback) is installed.
[11/15 15:58:50   4162s] ### Time Record (Pre Callback) is uninstalled.
[11/15 15:58:50   4162s] ### Time Record (DB Import) is installed.
[11/15 15:58:50   4162s] ### Time Record (Timing Data Generation) is installed.
[11/15 15:58:50   4162s] ### Time Record (Timing Data Generation) is uninstalled.
[11/15 15:58:50   4162s] LayerId::1 widthSet size::1
[11/15 15:58:50   4162s] LayerId::2 widthSet size::2
[11/15 15:58:50   4162s] LayerId::3 widthSet size::2
[11/15 15:58:50   4162s] LayerId::4 widthSet size::2
[11/15 15:58:50   4162s] LayerId::5 widthSet size::2
[11/15 15:58:50   4162s] LayerId::6 widthSet size::2
[11/15 15:58:50   4162s] LayerId::7 widthSet size::1
[11/15 15:58:50   4162s] LayerId::8 widthSet size::1
[11/15 15:58:50   4162s] Initializing multi-corner resistance tables ...
[11/15 15:58:50   4162s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.310779 ; uaWl: 1.000000 ; uaWlH: 0.525405 ; aWlH: 0.000000 ; Pmax: 0.892800 ; wcR: 0.666700 ; newSi: 0.080900 ; pMod: 79 ; 
[11/15 15:58:51   4163s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[31] of net a0[31] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:58:51   4163s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[30] of net a0[30] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:58:51   4163s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[29] of net a0[29] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:58:51   4163s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[28] of net a0[28] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:58:51   4163s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[27] of net a0[27] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:58:51   4163s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[26] of net a0[26] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:58:51   4163s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[25] of net a0[25] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:58:51   4163s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[24] of net a0[24] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:58:51   4163s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[23] of net a0[23] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:58:51   4163s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[22] of net a0[22] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:58:51   4163s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[21] of net a0[21] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:58:51   4163s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[20] of net a0[20] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:58:51   4163s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[19] of net a0[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:58:51   4163s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[18] of net a0[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:58:51   4163s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[17] of net a0[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:58:51   4163s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[16] of net a0[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:58:51   4163s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[15] of net a0[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:58:51   4163s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[14] of net a0[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:58:51   4163s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[13] of net a0[13] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:58:51   4163s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[12] of net a0[12] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:58:51   4163s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[11/15 15:58:51   4163s] #To increase the message display limit, refer to the product command reference manual.
[11/15 15:58:51   4163s] ### Net info: total nets: 33769
[11/15 15:58:51   4163s] ### Net info: dirty nets: 0
[11/15 15:58:51   4163s] ### Net info: marked as disconnected nets: 0
[11/15 15:58:51   4164s] #num needed restored net=33198
[11/15 15:58:51   4164s] #need_extraction net=33198 (total=33769)
[11/15 15:58:51   4164s] ### Net info: fully routed nets: 569
[11/15 15:58:51   4164s] ### Net info: trivial (< 2 pins) nets: 1931
[11/15 15:58:51   4164s] ### Net info: unrouted nets: 0
[11/15 15:58:51   4164s] ### Net info: re-extraction nets: 31269
[11/15 15:58:51   4164s] ### Net info: ignored nets: 0
[11/15 15:58:51   4164s] ### Net info: skip routing nets: 33198
[11/15 15:58:51   4164s] ### import design signature (312): route=1157014602 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=930186227 net_attr=1963635411 dirty_area=0 del_dirty_area=0 cell=1591926327 placement=2070985046 pin_access=1588411196 halo=0
[11/15 15:58:51   4165s] ### Time Record (DB Import) is uninstalled.
[11/15 15:58:51   4165s] #NanoRoute Version 20.12-s088_1 NR201104-1900/20_12-UB
[11/15 15:58:51   4165s] #RTESIG:78da8d94db6e9c3010867bdda71839b9d84a0df1181f2fb7e9568d946cabd5a6b7880443
[11/15 15:58:51   4165s] #       2c71a8c0a887a7af95541554bb18ee06be997ffccf988bcb6fbb03104613645703d53a43
[11/15 15:58:51   4165s] #       d81f1845a4fc0a0da5d78c66e1d3c307f2f6e2f2cbd7a3d1e0fbd1c2e6b1ebeaf7300eb6
[11/15 15:58:51   4165s] #       87c17aefdaeadd2b812902e9bffbebfb9b87a4ef466f3fdac1556d52b8aeb043e27f7a02
[11/15 15:58:51   4165s] #       9bc1f721e54c010698d097073665dde5fe24c79802011bd77a5bd9fe34a210cabc1efef5
[11/15 15:58:51   4165s] #       5bfc6af3c63d4161cb7cacfd7f78cae91c3f51922305baac2a848a9924d100c947df2d5b
[11/15 15:58:51   4165s] #       211905d28446ddcd18714d0a8c8a0a11aad9c28dcd722dc511307248a515206a914aa5e5
[11/15 15:58:51   4165s] #       32aa55d0ed9fb226ccbf4e1e5dbbacae8d8a4e0151ae803835c03049a3ab843ce5d1bde6
[11/15 15:58:51   4165s] #       dcc4250515714806886cf7c7dd7ebf655ba4c7cf911b2151017976d5738c3312c8e0f3b6
[11/15 15:58:51   4165s] #       c8fb22b0b61d9b7364a858773f16212dc3fa7dbabdbbdb1d22c25ab2f8b1b55c61a0562c
[11/15 15:58:51   4165s] #       3a09ade2d3d25abff67ebcdd21d32f2ec3df58f25998b259887216ce53e79993c499c654
[11/15 15:58:51   4165s] #       605a7d5a7a824fe829bc6633b45ee3a989fb65b802b57c8fd188f8dfdf48b58259d1b451
[11/15 15:58:51   4165s] #       34568851ca8124de35e15d56bada66da20a5e14d9954bfcf5af7e60f58b91822
[11/15 15:58:51   4165s] #
[11/15 15:58:51   4165s] #Skip comparing routing design signature in db-snapshot flow
[11/15 15:58:51   4165s] ### Time Record (Data Preparation) is installed.
[11/15 15:58:51   4165s] #RTESIG:78da8d95cb6edb301045bbee570c982c1ca05138149f4b3775d100891b184eb78212510e
[11/15 15:58:51   4165s] #       013d0a89421f5f5fc2290aa9b0456937d299b9c33b43e8e2f2db660784d104d9754fb5ce
[11/15 15:58:51   4165s] #       10b63b461129bf4643e90da359f8f4f491bcbfb8fcfab8371a7c3758583db76df50186de
[11/15 15:58:51   4165s] #       76d05bef5d73b87a23304520dd777ff370fb9474ede0ed27dbbb439314ae2d6c9ff89f9e
[11/15 15:58:51   4165s] #       c0aaf75d483953800126f4f8c0aaacdadc9fe418532060e51a6f0fb63b8d288432affa7f
[11/15 15:58:51   4165s] #       fd16bf9abc762f50d8321f2aff1f9e723ac54f94e44881ceab0aa16226493440f2c1b7f3
[11/15 15:58:51   4165s] #       56484681d4a151773b445c9302a3a242846ab670433d5f4b71048c1c526905885aa45269
[11/15 15:58:51   4165s] #       398f6a1574bb97ac0ef3af9267d7ccab6ba3a25340940b204e0d304cd2e82a214f7974af
[11/15 15:58:51   4165s] #       3937714941451c920122ebed7eb3ddaed91ae9fe4be4464854405edde135c61909a4f779
[11/15 15:58:51   4165s] #       53e45d1158db0cf5393254acda1fb3900a37911c4f13d1d532ece9e7bbfbfbcd2e4ab2b8
[11/15 15:58:51   4165s] #       3f5a2e705a2b161d9956f1b16aaddf7adfdf6d90e9e338e06f2cf9244cd924443909a7a9
[11/15 15:58:51   4165s] #       d3cc51e244632c30ae3e2e3dc247f4185eb2425a2ff1d4c4fd325c819abff06844fc3761
[11/15 15:58:51   4165s] #       a45ac02c68da281a2bc428e54012efeaf02e2b5d65336d90d2f0a64c0ebfcf5af7ee0f0c
[11/15 15:58:51   4165s] #       bc24d3
[11/15 15:58:51   4165s] #
[11/15 15:58:51   4165s] ### Time Record (Data Preparation) is uninstalled.
[11/15 15:58:51   4165s] ### Time Record (Global Routing) is installed.
[11/15 15:58:51   4165s] ### Time Record (Global Routing) is uninstalled.
[11/15 15:58:51   4165s] #Total number of trivial nets (e.g. < 2 pins) = 1931 (skipped).
[11/15 15:58:51   4165s] #Total number of nets with skipped attribute = 31269 (skipped).
[11/15 15:58:51   4165s] #Total number of routable nets = 569.
[11/15 15:58:51   4165s] #Total number of nets in the design = 33769.
[11/15 15:58:51   4165s] #569 routable nets have routed wires.
[11/15 15:58:51   4165s] #31269 skipped nets have only detail routed wires.
[11/15 15:58:51   4165s] #569 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[11/15 15:58:51   4165s] #No nets have been global routed.
[11/15 15:58:51   4165s] #Using multithreading with 8 threads.
[11/15 15:58:51   4165s] ### Time Record (Data Preparation) is installed.
[11/15 15:58:51   4165s] #Start routing data preparation on Sat Nov 15 15:58:51 2025
[11/15 15:58:51   4165s] #
[11/15 15:58:51   4165s] #Minimum voltage of a net in the design = 0.000.
[11/15 15:58:51   4165s] #Maximum voltage of a net in the design = 1.100.
[11/15 15:58:51   4165s] #Voltage range [0.000 - 1.100] has 33765 nets.
[11/15 15:58:51   4165s] #Voltage range [0.900 - 1.100] has 1 net.
[11/15 15:58:51   4165s] #Voltage range [0.000 - 0.000] has 3 nets.
[11/15 15:58:51   4165s] ### Time Record (Cell Pin Access) is installed.
[11/15 15:58:51   4165s] #Rebuild pin access data for design.
[11/15 15:58:52   4165s] #Initial pin access analysis.
[11/15 15:58:55   4194s] #Detail pin access analysis.
[11/15 15:58:55   4194s] ### Time Record (Cell Pin Access) is uninstalled.
[11/15 15:58:56   4194s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[11/15 15:58:56   4194s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[11/15 15:58:56   4194s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[11/15 15:58:56   4194s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[11/15 15:58:56   4194s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[11/15 15:58:56   4194s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[11/15 15:58:56   4194s] # M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[11/15 15:58:56   4194s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[11/15 15:58:56   4194s] #Monitoring time of adding inner blkg by smac
[11/15 15:58:56   4194s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 5922.32 (MB), peak = 6191.05 (MB)
[11/15 15:58:56   4195s] #Regenerating Ggrids automatically.
[11/15 15:58:56   4195s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[11/15 15:58:56   4195s] #Using automatically generated G-grids.
[11/15 15:58:56   4195s] #Done routing data preparation.
[11/15 15:58:56   4195s] #cpu time = 00:00:30, elapsed time = 00:00:05, memory = 5925.25 (MB), peak = 6191.05 (MB)
[11/15 15:58:57   4196s] #
[11/15 15:58:57   4196s] #Finished routing data preparation on Sat Nov 15 15:58:57 2025
[11/15 15:58:57   4196s] #
[11/15 15:58:57   4196s] #Cpu time = 00:00:31
[11/15 15:58:57   4196s] #Elapsed time = 00:00:05
[11/15 15:58:57   4196s] #Increased memory = 71.87 (MB)
[11/15 15:58:57   4196s] #Total memory = 5969.21 (MB)
[11/15 15:58:57   4196s] #Peak memory = 6191.05 (MB)
[11/15 15:58:57   4196s] #
[11/15 15:58:57   4196s] ### Time Record (Data Preparation) is uninstalled.
[11/15 15:58:57   4196s] ### Time Record (Global Routing) is installed.
[11/15 15:58:57   4196s] #
[11/15 15:58:57   4196s] #Start global routing on Sat Nov 15 15:58:57 2025
[11/15 15:58:57   4196s] #
[11/15 15:58:57   4196s] #
[11/15 15:58:57   4196s] #Start global routing initialization on Sat Nov 15 15:58:57 2025
[11/15 15:58:57   4196s] #
[11/15 15:58:57   4196s] #WARNING (NRGR-22) Design is already detail routed.
[11/15 15:58:57   4196s] ### Time Record (Global Routing) is uninstalled.
[11/15 15:58:57   4196s] ### Time Record (Data Preparation) is installed.
[11/15 15:58:57   4196s] ### Time Record (Data Preparation) is uninstalled.
[11/15 15:58:57   4196s] ### track-assign external-init starts on Sat Nov 15 15:58:57 2025 with memory = 5969.21 (MB), peak = 6191.05 (MB)
[11/15 15:58:57   4196s] ### Time Record (Track Assignment) is installed.
[11/15 15:58:57   4196s] ### Time Record (Track Assignment) is uninstalled.
[11/15 15:58:57   4196s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:5.8 GB, peak:6.0 GB --3.21 [8]--
[11/15 15:58:57   4196s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[11/15 15:58:57   4196s] #Cpu time = 00:00:31
[11/15 15:58:57   4196s] #Elapsed time = 00:00:06
[11/15 15:58:57   4196s] #Increased memory = 72.09 (MB)
[11/15 15:58:57   4196s] #Total memory = 5969.43 (MB)
[11/15 15:58:57   4196s] #Peak memory = 6191.05 (MB)
[11/15 15:58:57   4196s] #Using multithreading with 8 threads.
[11/15 15:58:57   4196s] ### Time Record (Detail Routing) is installed.
[11/15 15:58:57   4196s] ### max drc and si pitch = 6840 ( 3.42000 um) MT-safe pitch = 2120 ( 1.06000 um) patch pitch = 6640 ( 3.32000 um)
[11/15 15:58:57   4196s] #
[11/15 15:58:57   4196s] #Start Detail Routing..
[11/15 15:58:57   4196s] #start initial detail routing ...
[11/15 15:58:57   4196s] ### Design has 0 dirty nets, has valid drcs
[11/15 15:58:57   4196s] #   Improving pin accessing ...
[11/15 15:58:57   4196s] #    elapsed time = 00:00:00, memory = 5995.91 (MB)
[11/15 15:58:57   4196s] #   Improving pin accessing ...
[11/15 15:58:57   4196s] #    elapsed time = 00:00:00, memory = 5995.91 (MB)
[11/15 15:58:57   4196s] #   Improving pin accessing ...
[11/15 15:58:57   4196s] #    elapsed time = 00:00:00, memory = 5995.91 (MB)
[11/15 15:58:57   4196s] #   Improving pin accessing ...
[11/15 15:58:57   4196s] #    elapsed time = 00:00:00, memory = 5995.91 (MB)
[11/15 15:58:57   4196s] #   Improving pin accessing ...
[11/15 15:58:57   4196s] #    elapsed time = 00:00:00, memory = 5995.91 (MB)
[11/15 15:58:57   4196s] #   Improving pin accessing ...
[11/15 15:58:57   4196s] #    elapsed time = 00:00:00, memory = 5995.91 (MB)
[11/15 15:58:57   4196s] #   Improving pin accessing ...
[11/15 15:58:57   4196s] #    elapsed time = 00:00:00, memory = 5995.91 (MB)
[11/15 15:58:57   4196s] #   Improving pin accessing ...
[11/15 15:58:57   4196s] #    elapsed time = 00:00:00, memory = 5995.91 (MB)
[11/15 15:58:57   4196s] #   Improving pin accessing ...
[11/15 15:58:57   4196s] #    elapsed time = 00:00:00, memory = 5995.91 (MB)
[11/15 15:58:57   4196s] #   Improving pin accessing ...
[11/15 15:58:57   4196s] #    elapsed time = 00:00:00, memory = 5995.91 (MB)
[11/15 15:58:57   4196s] #   number of violations = 0
[11/15 15:58:57   4196s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 5995.93 (MB), peak = 6191.05 (MB)
[11/15 15:58:57   4196s] #Complete Detail Routing.
[11/15 15:58:57   4196s] #Total number of nets with non-default rule or having extra spacing = 571
[11/15 15:58:57   4196s] #Total wire length = 45046 um.
[11/15 15:58:57   4196s] #Total half perimeter of net bounding box = 31934 um.
[11/15 15:58:57   4196s] #Total wire length on LAYER M1 = 64 um.
[11/15 15:58:57   4196s] #Total wire length on LAYER M2 = 7430 um.
[11/15 15:58:57   4196s] #Total wire length on LAYER M3 = 14175 um.
[11/15 15:58:57   4196s] #Total wire length on LAYER M4 = 9987 um.
[11/15 15:58:57   4196s] #Total wire length on LAYER M5 = 11678 um.
[11/15 15:58:57   4196s] #Total wire length on LAYER M6 = 1566 um.
[11/15 15:58:57   4196s] #Total wire length on LAYER M7 = 147 um.
[11/15 15:58:57   4196s] #Total wire length on LAYER M8 = 0 um.
[11/15 15:58:57   4196s] #Total number of vias = 16217
[11/15 15:58:57   4196s] #Total number of multi-cut vias = 13302 ( 82.0%)
[11/15 15:58:57   4196s] #Total number of single cut vias = 2915 ( 18.0%)
[11/15 15:58:57   4196s] #Up-Via Summary (total 16217):
[11/15 15:58:57   4196s] #                   single-cut          multi-cut      Total
[11/15 15:58:57   4196s] #-----------------------------------------------------------
[11/15 15:58:57   4196s] # M1              2911 ( 51.4%)      2752 ( 48.6%)       5663
[11/15 15:58:57   4196s] # M2                 4 (  0.1%)      6786 ( 99.9%)       6790
[11/15 15:58:57   4196s] # M3                 0 (  0.0%)      2776 (100.0%)       2776
[11/15 15:58:57   4196s] # M4                 0 (  0.0%)       784 (100.0%)        784
[11/15 15:58:57   4196s] # M5                 0 (  0.0%)       177 (100.0%)        177
[11/15 15:58:57   4196s] # M6                 0 (  0.0%)        27 (100.0%)         27
[11/15 15:58:57   4196s] #-----------------------------------------------------------
[11/15 15:58:57   4196s] #                 2915 ( 18.0%)     13302 ( 82.0%)      16217 
[11/15 15:58:57   4196s] #
[11/15 15:58:57   4196s] #Total number of DRC violations = 0
[11/15 15:58:57   4196s] ### Time Record (Detail Routing) is uninstalled.
[11/15 15:58:57   4196s] #Cpu time = 00:00:01
[11/15 15:58:57   4196s] #Elapsed time = 00:00:00
[11/15 15:58:57   4196s] #Increased memory = 3.15 (MB)
[11/15 15:58:57   4196s] #Total memory = 5972.58 (MB)
[11/15 15:58:57   4196s] #Peak memory = 6191.05 (MB)
[11/15 15:58:57   4196s] ### Time Record (Antenna Fixing) is installed.
[11/15 15:58:57   4197s] #
[11/15 15:58:57   4197s] #start routing for process antenna violation fix ...
[11/15 15:58:57   4197s] ### max drc and si pitch = 6840 ( 3.42000 um) MT-safe pitch = 2120 ( 1.06000 um) patch pitch = 6640 ( 3.32000 um)
[11/15 15:58:58   4197s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 5996.05 (MB), peak = 6191.05 (MB)
[11/15 15:58:58   4197s] #
[11/15 15:58:58   4197s] #Total number of nets with non-default rule or having extra spacing = 571
[11/15 15:58:58   4197s] #Total wire length = 45046 um.
[11/15 15:58:58   4197s] #Total half perimeter of net bounding box = 31934 um.
[11/15 15:58:58   4197s] #Total wire length on LAYER M1 = 64 um.
[11/15 15:58:58   4197s] #Total wire length on LAYER M2 = 7430 um.
[11/15 15:58:58   4197s] #Total wire length on LAYER M3 = 14175 um.
[11/15 15:58:58   4197s] #Total wire length on LAYER M4 = 9987 um.
[11/15 15:58:58   4197s] #Total wire length on LAYER M5 = 11678 um.
[11/15 15:58:58   4197s] #Total wire length on LAYER M6 = 1566 um.
[11/15 15:58:58   4197s] #Total wire length on LAYER M7 = 147 um.
[11/15 15:58:58   4197s] #Total wire length on LAYER M8 = 0 um.
[11/15 15:58:58   4197s] #Total number of vias = 16217
[11/15 15:58:58   4197s] #Total number of multi-cut vias = 13302 ( 82.0%)
[11/15 15:58:58   4197s] #Total number of single cut vias = 2915 ( 18.0%)
[11/15 15:58:58   4197s] #Up-Via Summary (total 16217):
[11/15 15:58:58   4197s] #                   single-cut          multi-cut      Total
[11/15 15:58:58   4197s] #-----------------------------------------------------------
[11/15 15:58:58   4197s] # M1              2911 ( 51.4%)      2752 ( 48.6%)       5663
[11/15 15:58:58   4197s] # M2                 4 (  0.1%)      6786 ( 99.9%)       6790
[11/15 15:58:58   4197s] # M3                 0 (  0.0%)      2776 (100.0%)       2776
[11/15 15:58:58   4197s] # M4                 0 (  0.0%)       784 (100.0%)        784
[11/15 15:58:58   4197s] # M5                 0 (  0.0%)       177 (100.0%)        177
[11/15 15:58:58   4197s] # M6                 0 (  0.0%)        27 (100.0%)         27
[11/15 15:58:58   4197s] #-----------------------------------------------------------
[11/15 15:58:58   4197s] #                 2915 ( 18.0%)     13302 ( 82.0%)      16217 
[11/15 15:58:58   4197s] #
[11/15 15:58:58   4197s] #Total number of DRC violations = 0
[11/15 15:58:58   4197s] #Total number of process antenna violations = 0
[11/15 15:58:58   4197s] #Total number of net violated process antenna rule = 0 ant fix stage
[11/15 15:58:58   4197s] #
[11/15 15:58:58   4197s] #
[11/15 15:58:58   4197s] #Total number of nets with non-default rule or having extra spacing = 571
[11/15 15:58:58   4197s] #Total wire length = 45046 um.
[11/15 15:58:58   4197s] #Total half perimeter of net bounding box = 31934 um.
[11/15 15:58:58   4197s] #Total wire length on LAYER M1 = 64 um.
[11/15 15:58:58   4197s] #Total wire length on LAYER M2 = 7430 um.
[11/15 15:58:58   4197s] #Total wire length on LAYER M3 = 14175 um.
[11/15 15:58:58   4197s] #Total wire length on LAYER M4 = 9987 um.
[11/15 15:58:58   4197s] #Total wire length on LAYER M5 = 11678 um.
[11/15 15:58:58   4197s] #Total wire length on LAYER M6 = 1566 um.
[11/15 15:58:58   4197s] #Total wire length on LAYER M7 = 147 um.
[11/15 15:58:58   4197s] #Total wire length on LAYER M8 = 0 um.
[11/15 15:58:58   4197s] #Total number of vias = 16217
[11/15 15:58:58   4197s] #Total number of multi-cut vias = 13302 ( 82.0%)
[11/15 15:58:58   4197s] #Total number of single cut vias = 2915 ( 18.0%)
[11/15 15:58:58   4197s] #Up-Via Summary (total 16217):
[11/15 15:58:58   4197s] #                   single-cut          multi-cut      Total
[11/15 15:58:58   4197s] #-----------------------------------------------------------
[11/15 15:58:58   4197s] # M1              2911 ( 51.4%)      2752 ( 48.6%)       5663
[11/15 15:58:58   4197s] # M2                 4 (  0.1%)      6786 ( 99.9%)       6790
[11/15 15:58:58   4197s] # M3                 0 (  0.0%)      2776 (100.0%)       2776
[11/15 15:58:58   4197s] # M4                 0 (  0.0%)       784 (100.0%)        784
[11/15 15:58:58   4197s] # M5                 0 (  0.0%)       177 (100.0%)        177
[11/15 15:58:58   4197s] # M6                 0 (  0.0%)        27 (100.0%)         27
[11/15 15:58:58   4197s] #-----------------------------------------------------------
[11/15 15:58:58   4197s] #                 2915 ( 18.0%)     13302 ( 82.0%)      16217 
[11/15 15:58:58   4197s] #
[11/15 15:58:58   4197s] #Total number of DRC violations = 0
[11/15 15:58:58   4197s] #Total number of process antenna violations = 0
[11/15 15:58:58   4197s] #Total number of net violated process antenna rule = 0 ant fix stage
[11/15 15:58:58   4197s] #
[11/15 15:58:58   4197s] ### Time Record (Antenna Fixing) is uninstalled.
[11/15 15:58:58   4197s] ### Time Record (Shielding) is installed.
[11/15 15:58:58   4197s] #Analyzing shielding information. 
[11/15 15:58:58   4197s] #ECO shield region = 0.00% (per shield region), 0.00% (per design) 
[11/15 15:58:58   4197s] #Shielding eco is not required as there is no change in the shield net.
[11/15 15:58:58   4197s] #  Total shield net = 206 (one-side = 0, hf = 0 ), 12 nets need to be shielded.
[11/15 15:58:58   4197s] #  Bottom shield layer is layer 1.
[11/15 15:58:58   4197s] #  Bottom routing layer for shield is layer 1.
[11/15 15:58:58   4197s] #  Start shielding step 1
[11/15 15:58:58   4197s] #  Finished shielding step 1: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 5975.25 (MB), peak = 6191.05 (MB)
[11/15 15:58:58   4197s] #  Start shielding step 2 
[11/15 15:58:58   4198s] #    Inner loop #1
[11/15 15:58:58   4198s] #    Inner loop #2
[11/15 15:58:58   4198s] #  Finished shielding step 2:   cpu time = 00:00:01, elapsed time = 00:00:00, memory = 5979.21 (MB), peak = 6191.05 (MB)
[11/15 15:58:58   4199s] #  Start shielding step 3
[11/15 15:58:58   4199s] #    Start loop 1
[11/15 15:58:58   4199s] #    Finished loop 1 cpu time = 00:00:00, elapsed time = 00:00:00, memory = 6002.65 (MB), peak = 6191.05 (MB)
[11/15 15:58:58   4199s] #  Finished shielding step 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 6002.65 (MB), peak = 6191.05 (MB)
[11/15 15:58:58   4199s] #  Start shielding step 4
[11/15 15:58:58   4199s] #    Inner loop #1
[11/15 15:58:58   4199s] #WARNING (NRDR-33) All the available nets are either not detail routed or they are fixed, skipped, or trivial nets. DRC checking cannot be run.
[11/15 15:58:58   4199s] #  Finished shielding step 4:   cpu time = 00:00:00, elapsed time = 00:00:00, memory = 6002.65 (MB), peak = 6191.05 (MB)
[11/15 15:58:58   4199s] #    cpu time = 00:00:01, elapsed time = 00:00:00, memory = 6002.65 (MB), peak = 6191.05 (MB)
[11/15 15:58:58   4199s] #-------------------------------------------------------------------------------
[11/15 15:58:58   4199s] #
[11/15 15:58:58   4199s] #	Shielding Summary
[11/15 15:58:58   4199s] #-------------------------------------------------------------------------------
[11/15 15:58:58   4199s] #Primary shielding net(s): VSS 
[11/15 15:58:58   4199s] #Opportunistic shielding net(s): VDD
[11/15 15:58:58   4199s] #
[11/15 15:58:58   4199s] #Number of nets with shield attribute: 206
[11/15 15:58:58   4199s] #Number of nets reported: 206
[11/15 15:58:58   4199s] #Number of nets without shielding: 8
[11/15 15:58:58   4199s] #Average ratio                   : 0.881
[11/15 15:58:58   4199s] #
[11/15 15:58:58   4199s] #Name   Average Length     Shield    Ratio
[11/15 15:58:58   4199s] #   M1:           0.2        0.0     0.110
[11/15 15:58:58   4199s] #   M2:           0.5        0.4     0.397
[11/15 15:58:58   4199s] #   M3:           6.5        9.6     0.736
[11/15 15:58:58   4199s] #   M4:          19.0       34.4     0.908
[11/15 15:58:58   4199s] #   M5:          48.6       87.9     0.904
[11/15 15:58:58   4199s] #   M6:           4.3        6.9     0.806
[11/15 15:58:58   4199s] #   M7:           0.7        1.3     0.990
[11/15 15:58:58   4199s] #-------------------------------------------------------------------------------
[11/15 15:58:58   4199s] #Bottom shield layer (M1) and above: 
[11/15 15:58:58   4199s] #Average (BotShieldLayer) ratio  : 0.881
[11/15 15:58:58   4199s] #
[11/15 15:58:58   4199s] #Name    Actual Length     Shield    Ratio
[11/15 15:58:58   4199s] #   M1:          39.8        8.8     0.110
[11/15 15:58:58   4199s] #   M2:         106.1       84.3     0.397
[11/15 15:58:58   4199s] #   M3:        1342.8     1976.3     0.736
[11/15 15:58:58   4199s] #   M4:        3904.0     7086.5     0.908
[11/15 15:58:58   4199s] #   M5:       10020.2    18117.4     0.904
[11/15 15:58:58   4199s] #   M6:         881.2     1419.9     0.806
[11/15 15:58:58   4199s] #   M7:         139.4      276.1     0.990
[11/15 15:58:58   4199s] #-------------------------------------------------------------------------------
[11/15 15:58:58   4199s] #Preferred routing layer range: M3 - M4
[11/15 15:58:58   4199s] #Average (PrefLayerOnly) ratio   : 0.864
[11/15 15:58:58   4199s] #
[11/15 15:58:58   4199s] #Name    Actual Length     Shield    Ratio
[11/15 15:58:58   4199s] #   M3:        1342.8     1976.3     0.736
[11/15 15:58:58   4199s] #   M4:        3904.0     7086.5     0.908
[11/15 15:58:58   4199s] #-------------------------------------------------------------------------------
[11/15 15:58:58   4199s] #Done Shielding:    cpu time = 00:00:02, elapsed time = 00:00:01, memory = 5979.64 (MB), peak = 6191.05 (MB)
[11/15 15:58:58   4199s] #Total number of nets with non-default rule or having extra spacing = 571
[11/15 15:58:58   4199s] #Total wire length = 45046 um.
[11/15 15:58:58   4199s] #Total half perimeter of net bounding box = 31934 um.
[11/15 15:58:58   4199s] #Total wire length on LAYER M1 = 64 um.
[11/15 15:58:58   4199s] #Total wire length on LAYER M2 = 7430 um.
[11/15 15:58:58   4199s] #Total wire length on LAYER M3 = 14175 um.
[11/15 15:58:58   4199s] #Total wire length on LAYER M4 = 9987 um.
[11/15 15:58:58   4199s] #Total wire length on LAYER M5 = 11678 um.
[11/15 15:58:58   4199s] #Total wire length on LAYER M6 = 1566 um.
[11/15 15:58:58   4199s] #Total wire length on LAYER M7 = 147 um.
[11/15 15:58:58   4199s] #Total wire length on LAYER M8 = 0 um.
[11/15 15:58:58   4199s] #Total number of vias = 16217
[11/15 15:58:58   4199s] #Total number of multi-cut vias = 13302 ( 82.0%)
[11/15 15:58:58   4199s] #Total number of single cut vias = 2915 ( 18.0%)
[11/15 15:58:58   4199s] #Up-Via Summary (total 16217):
[11/15 15:58:58   4199s] #                   single-cut          multi-cut      Total
[11/15 15:58:58   4199s] #-----------------------------------------------------------
[11/15 15:58:58   4199s] # M1              2911 ( 51.4%)      2752 ( 48.6%)       5663
[11/15 15:58:58   4199s] # M2                 4 (  0.1%)      6786 ( 99.9%)       6790
[11/15 15:58:58   4199s] # M3                 0 (  0.0%)      2776 (100.0%)       2776
[11/15 15:58:58   4199s] # M4                 0 (  0.0%)       784 (100.0%)        784
[11/15 15:58:58   4199s] # M5                 0 (  0.0%)       177 (100.0%)        177
[11/15 15:58:58   4199s] # M6                 0 (  0.0%)        27 (100.0%)         27
[11/15 15:58:58   4199s] #-----------------------------------------------------------
[11/15 15:58:58   4199s] #                 2915 ( 18.0%)     13302 ( 82.0%)      16217 
[11/15 15:58:58   4199s] #
[11/15 15:58:58   4199s] #
[11/15 15:58:58   4199s] #Vias used for rule 'DEFAULT'
[11/15 15:58:58   4199s] # VIA1_X                     2795	(single)
[11/15 15:58:58   4199s] # VIA1_2CUT_N                 991
[11/15 15:58:58   4199s] # VIA1_2CUT_S                 965
[11/15 15:58:58   4199s] # VIA1_2CUT_E                 180
[11/15 15:58:58   4199s] # VIA1_2CUT_W                 132
[11/15 15:58:58   4199s] # VIA1_V                       79	(single)
[11/15 15:58:58   4199s] # VIA1_H                       31	(single)
[11/15 15:58:58   4199s] # VIA1_XR                       6	(single)
[11/15 15:58:58   4199s] # VIA2_2CUT_N                2203
[11/15 15:58:58   4199s] # VIA2_2CUT_E                 208
[11/15 15:58:58   4199s] # VIA2_2CUT_S                 167
[11/15 15:58:58   4199s] # VIA2_2CUT_W                  63
[11/15 15:58:58   4199s] # VIA2_X                        4	(single)
[11/15 15:58:58   4199s] # VIA3_2CUT_E                   8
[11/15 15:58:58   4199s] # VIA3_2CUT_N                   3
[11/15 15:58:58   4199s] # VIA3_2CUT_S                   1
[11/15 15:58:58   4199s] #
[11/15 15:58:58   4199s] #Vias used for rule 'CTS_2W2S'
[11/15 15:58:58   4199s] # CTS_2W2S_via1Array_2x1_HV_C        189
[11/15 15:58:58   4199s] # CTS_2W2S_via1Array_1x2_HH_C         35
[11/15 15:58:58   4199s] # CTS_2W2S_via2Array_1x2_HH_C        425
[11/15 15:58:58   4199s] # CTS_2W2S_via2Array_2x1_VV_C          8
[11/15 15:58:58   4199s] # CTS_2W2S_via3Array_2x1_VV_C        732
[11/15 15:58:58   4199s] # CTS_2W2S_via3Array_1x2_HH_C          3
[11/15 15:58:58   4199s] # CTS_2W2S_via4Array_1x2_HH_C        498
[11/15 15:58:58   4199s] # CTS_2W2S_via4Array_2x1_VV_C          1
[11/15 15:58:58   4199s] # CTS_2W2S_via5Array_2x1_VV_C         80
[11/15 15:58:58   4199s] # CTS_2W2S_via6Array_2x1_VH_C         19
[11/15 15:58:58   4199s] #
[11/15 15:58:58   4199s] #Vias used for rule 'CTS_2W1S'
[11/15 15:58:58   4199s] # CTS_2W1S_via1Array_1x2_HH_C        141
[11/15 15:58:58   4199s] # CTS_2W1S_via1Array_2x1_HV_C        119
[11/15 15:58:58   4199s] # CTS_2W1S_via2Array_1x2_HH_C       3616
[11/15 15:58:58   4199s] # CTS_2W1S_via2Array_2x1_VV_C         96
[11/15 15:58:58   4199s] # CTS_2W1S_via3Array_2x1_VV_C       1981
[11/15 15:58:58   4199s] # CTS_2W1S_via3Array_1x2_HH_C         48
[11/15 15:58:58   4199s] # CTS_2W1S_via4Array_1x2_HH_C        281
[11/15 15:58:58   4199s] # CTS_2W1S_via4Array_2x1_VV_C          4
[11/15 15:58:58   4199s] # CTS_2W1S_via5Array_2x1_VV_C         97
[11/15 15:58:58   4199s] # CTS_2W1S_via6Array_2x1_VH_C          8
[11/15 15:58:58   4199s] #
[11/15 15:58:58   4199s] #Please check the report file : MCU_init_wire.rpt
[11/15 15:58:59   4199s] ### Time Record (Shielding) is uninstalled.
[11/15 15:58:59   4199s] ### Time Record (Post Route Via Swapping) is installed.
[11/15 15:58:59   4199s] ### max drc and si pitch = 6840 ( 3.42000 um) MT-safe pitch = 2120 ( 1.06000 um) patch pitch = 6640 ( 3.32000 um)
[11/15 15:58:59   4199s] #
[11/15 15:58:59   4199s] #Start Post Route via swapping...
[11/15 15:58:59   4199s] #No area is rerouted by ECO routing. Post route via swapping is skipped.
[11/15 15:58:59   4199s] #   number of violations = 0
[11/15 15:58:59   4199s] #cpu time = 01:09:12, elapsed time = 489789:58:59, memory = 5979.66 (MB), peak = 6191.05 (MB)
[11/15 15:58:59   4199s] #CELL_VIEW MCU,init has no DRC violation.
[11/15 15:58:59   4199s] #Total number of DRC violations = 0
[11/15 15:58:59   4199s] #Total number of process antenna violations = 0
[11/15 15:58:59   4199s] #Total number of net violated process antenna rule = 0 ant fix stage
[11/15 15:58:59   4199s] #No via is swapped.
[11/15 15:58:59   4199s] #Post Route via swapping is done.
[11/15 15:58:59   4199s] ### Time Record (Post Route Via Swapping) is uninstalled.
[11/15 15:58:59   4199s] #Total number of nets with non-default rule or having extra spacing = 571
[11/15 15:58:59   4199s] #Total wire length = 45046 um.
[11/15 15:58:59   4199s] #Total half perimeter of net bounding box = 31934 um.
[11/15 15:58:59   4199s] #Total wire length on LAYER M1 = 64 um.
[11/15 15:58:59   4199s] #Total wire length on LAYER M2 = 7430 um.
[11/15 15:58:59   4199s] #Total wire length on LAYER M3 = 14175 um.
[11/15 15:58:59   4199s] #Total wire length on LAYER M4 = 9987 um.
[11/15 15:58:59   4199s] #Total wire length on LAYER M5 = 11678 um.
[11/15 15:58:59   4199s] #Total wire length on LAYER M6 = 1566 um.
[11/15 15:58:59   4199s] #Total wire length on LAYER M7 = 147 um.
[11/15 15:58:59   4199s] #Total wire length on LAYER M8 = 0 um.
[11/15 15:58:59   4199s] #Total number of vias = 16217
[11/15 15:58:59   4199s] #Total number of multi-cut vias = 13302 ( 82.0%)
[11/15 15:58:59   4199s] #Total number of single cut vias = 2915 ( 18.0%)
[11/15 15:58:59   4199s] #Up-Via Summary (total 16217):
[11/15 15:58:59   4199s] #                   single-cut          multi-cut      Total
[11/15 15:58:59   4199s] #-----------------------------------------------------------
[11/15 15:58:59   4199s] # M1              2911 ( 51.4%)      2752 ( 48.6%)       5663
[11/15 15:58:59   4199s] # M2                 4 (  0.1%)      6786 ( 99.9%)       6790
[11/15 15:58:59   4199s] # M3                 0 (  0.0%)      2776 (100.0%)       2776
[11/15 15:58:59   4199s] # M4                 0 (  0.0%)       784 (100.0%)        784
[11/15 15:58:59   4199s] # M5                 0 (  0.0%)       177 (100.0%)        177
[11/15 15:58:59   4199s] # M6                 0 (  0.0%)        27 (100.0%)         27
[11/15 15:58:59   4199s] #-----------------------------------------------------------
[11/15 15:58:59   4199s] #                 2915 ( 18.0%)     13302 ( 82.0%)      16217 
[11/15 15:58:59   4199s] #
[11/15 15:58:59   4199s] #detailRoute Statistics:
[11/15 15:58:59   4199s] #Cpu time = 00:00:04
[11/15 15:58:59   4199s] #Elapsed time = 00:00:02
[11/15 15:58:59   4199s] #Increased memory = 10.30 (MB)
[11/15 15:58:59   4199s] #Total memory = 5979.73 (MB)
[11/15 15:58:59   4199s] #Peak memory = 6191.05 (MB)
[11/15 15:58:59   4199s] #Skip updating routing design signature in db-snapshot flow
[11/15 15:58:59   4199s] ### global_detail_route design signature (339): route=1959146870 flt_obj=0 vio=1905142130 shield_wire=1838118672
[11/15 15:58:59   4199s] ### Time Record (DB Export) is installed.
[11/15 15:58:59   4200s] ### export design design signature (340): route=1959146870 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1838118672 net_attr=1975857273 dirty_area=0 del_dirty_area=0 cell=1591926327 placement=2070985046 pin_access=1588411196 halo=2019803932
[11/15 15:59:00   4201s] ### Time Record (DB Export) is uninstalled.
[11/15 15:59:00   4201s] ### Time Record (Post Callback) is installed.
[11/15 15:59:00   4201s] ### Time Record (Post Callback) is uninstalled.
[11/15 15:59:00   4201s] #
[11/15 15:59:00   4201s] #globalDetailRoute statistics:
[11/15 15:59:00   4201s] #Cpu time = 00:00:39
[11/15 15:59:00   4201s] #Elapsed time = 00:00:10
[11/15 15:59:00   4201s] #Increased memory = 69.20 (MB)
[11/15 15:59:00   4201s] #Total memory = 5901.35 (MB)
[11/15 15:59:00   4201s] #Peak memory = 6191.05 (MB)
[11/15 15:59:00   4201s] #Number of warnings = 23
[11/15 15:59:00   4201s] #Total number of warnings = 224
[11/15 15:59:00   4201s] #Number of fails = 0
[11/15 15:59:00   4201s] #Total number of fails = 0
[11/15 15:59:00   4201s] #Complete globalDetailRoute on Sat Nov 15 15:59:00 2025
[11/15 15:59:00   4201s] #
[11/15 15:59:00   4201s] ### import design signature (341): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1588411196 halo=0
[11/15 15:59:00   4201s] ### Time Record (globalDetailRoute) is uninstalled.
[11/15 15:59:00   4201s] % End globalDetailRoute (date=11/15 15:59:00, total cpu=0:00:39.0, real=0:00:10.0, peak res=6191.0M, current mem=5891.6M)
[11/15 15:59:00   4201s] % Begin globalDetailRoute (date=11/15 15:59:00, mem=5891.6M)
[11/15 15:59:00   4201s] 
[11/15 15:59:00   4201s] globalDetailRoute
[11/15 15:59:00   4201s] 
[11/15 15:59:00   4201s] ### Time Record (globalDetailRoute) is installed.
[11/15 15:59:00   4201s] #Start globalDetailRoute on Sat Nov 15 15:59:00 2025
[11/15 15:59:00   4201s] #
[11/15 15:59:00   4201s] ### Time Record (Pre Callback) is installed.
[11/15 15:59:00   4201s] ### Time Record (Pre Callback) is uninstalled.
[11/15 15:59:00   4201s] ### Time Record (DB Import) is installed.
[11/15 15:59:00   4201s] ### Time Record (Timing Data Generation) is installed.
[11/15 15:59:00   4201s] #Warning: design is detail-routed. Trial route is skipped!
[11/15 15:59:00   4201s] ### Time Record (Timing Data Generation) is uninstalled.
[11/15 15:59:00   4201s] LayerId::1 widthSet size::1
[11/15 15:59:00   4201s] LayerId::2 widthSet size::2
[11/15 15:59:00   4201s] LayerId::3 widthSet size::2
[11/15 15:59:00   4201s] LayerId::4 widthSet size::2
[11/15 15:59:00   4201s] LayerId::5 widthSet size::2
[11/15 15:59:00   4201s] LayerId::6 widthSet size::2
[11/15 15:59:00   4201s] LayerId::7 widthSet size::1
[11/15 15:59:00   4201s] LayerId::8 widthSet size::1
[11/15 15:59:00   4201s] Initializing multi-corner resistance tables ...
[11/15 15:59:00   4201s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.310779 ; uaWl: 1.000000 ; uaWlH: 0.525405 ; aWlH: 0.000000 ; Pmax: 0.892800 ; wcR: 0.666700 ; newSi: 0.080900 ; pMod: 79 ; 
[11/15 15:59:01   4202s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[31] of net a0[31] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:59:01   4202s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[30] of net a0[30] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:59:01   4202s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[29] of net a0[29] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:59:01   4202s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[28] of net a0[28] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:59:01   4202s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[27] of net a0[27] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:59:01   4202s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[26] of net a0[26] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:59:01   4202s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[25] of net a0[25] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:59:01   4202s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[24] of net a0[24] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:59:01   4202s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[23] of net a0[23] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:59:01   4202s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[22] of net a0[22] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:59:01   4202s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[21] of net a0[21] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:59:01   4202s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[20] of net a0[20] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:59:01   4202s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[19] of net a0[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:59:01   4202s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[18] of net a0[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:59:01   4202s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[17] of net a0[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:59:01   4202s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[16] of net a0[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:59:01   4202s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[15] of net a0[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:59:01   4202s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[14] of net a0[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:59:01   4202s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[13] of net a0[13] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:59:01   4202s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[12] of net a0[12] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:59:01   4202s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[11/15 15:59:01   4202s] #To increase the message display limit, refer to the product command reference manual.
[11/15 15:59:01   4202s] ### Net info: total nets: 33769
[11/15 15:59:01   4202s] ### Net info: dirty nets: 0
[11/15 15:59:01   4202s] ### Net info: marked as disconnected nets: 0
[11/15 15:59:01   4203s] #num needed restored net=0
[11/15 15:59:01   4203s] #need_extraction net=0 (total=33769)
[11/15 15:59:01   4203s] ### Net info: fully routed nets: 31838
[11/15 15:59:01   4203s] ### Net info: trivial (< 2 pins) nets: 1931
[11/15 15:59:01   4203s] ### Net info: unrouted nets: 0
[11/15 15:59:01   4203s] ### Net info: re-extraction nets: 0
[11/15 15:59:01   4203s] ### Net info: ignored nets: 0
[11/15 15:59:01   4203s] ### Net info: skip routing nets: 0
[11/15 15:59:02   4204s] #Start reading timing information from file .timing_file_89100.tif.gz ...
[11/15 15:59:02   4204s] #Read in timing information for 334 ports, 29731 instances from timing file .timing_file_89100.tif.gz.
[11/15 15:59:02   4204s] ### import design signature (342): route=1157014602 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=2094490550 net_attr=348498283 dirty_area=0 del_dirty_area=0 cell=1591926327 placement=2070985046 pin_access=1588411196 halo=0
[11/15 15:59:02   4204s] ### Time Record (DB Import) is uninstalled.
[11/15 15:59:02   4204s] #NanoRoute Version 20.12-s088_1 NR201104-1900/20_12-UB
[11/15 15:59:02   4204s] #RTESIG:78da8d935b6f9c301085fbdc5f3172f2b0951a3263c097c76dba552325db6ab5e92b22c1
[11/15 15:59:02   4204s] #       104b5c2a30eae5d7d74aaa0aaa5d0c6f03df9ce3191f2e2ebfed0ec03846c4af06542a23
[11/15 15:59:02   4204s] #       d81f38126172451af19a63e63f3d7c606f2f2ebf7c3d6a05ae1f0d6c1ebbae7e0fe3607a
[11/15 15:59:02   4204s] #       188c73b6addebd121413b0febbbbbebf7988fa6e74e6a3196cd54685ed0a3344eea763b0
[11/15 15:59:02   4204s] #       195cef5bce0870a0085f1ed8947597bb931c9704655e0fff0e53fc6af3c63e4161ca7cac
[11/15 15:59:02   4204s] #       dd7f789ce01c3f21991082f7b4ad3395e94f22692a431b10a481e5a3eb96e7141c8135fe
[11/15 15:59:02   4204s] #       a0f6660cac44a414344d53af660a3b36cb5a3221a0c09052492052692ca412cba892deb7
[11/15 15:59:02   4204s] #       7fca1a7fb975f468db6577a565f01628410d9ca23818014ae22498c714d3b0a5f010dbee
[11/15 15:59:02   4204s] #       8fbbfd7ecbb784c7cf81900a92c09e6df51ce2b40036b8bc2df2bef0ac69c7e61ce915eb
[11/15 15:59:02   4204s] #       eec722a4840fcda7dbbbbbdd2160ac040f8fad845e01491e5cb292e18b504abd9efd78bb
[11/15 15:59:02   4204s] #       23ae5eb60c7f6b91ccca98cf4a12b372de3aef9c34ce3ca60653f5a9f4049fd053784d32
[11/15 15:59:02   4204s] #       945ab3531dde97c67855c47422412effa5a4850cfbad0983961812e28809b0c8d9c6bfcb
[11/15 15:59:02   4204s] #       4a5b9b4c6942f46fcaa8fa7d769a377f007867f751
[11/15 15:59:02   4204s] #
[11/15 15:59:02   4204s] ### Time Record (Data Preparation) is installed.
[11/15 15:59:02   4204s] #RTESIG:78da8d93c96edb3010867bee530c981c1ca051662889cbd14d5d3440e20686d3aba04494
[11/15 15:59:02   4204s] #       43404b2151e8f2f4259ca2900a5b946e437df3ff9c851797df363b601c23e2d73d2a9511
[11/15 15:59:02   4204s] #       6c771c8930b9268d78c331f3bf9e3eb2f717975f1ff75a81eb0603abe7b6ad3ec0d09b0e
[11/15 15:59:02   4204s] #       7ae39c6d0e576f04c504acfbee6e1e6e9fa2ae1d9cf9647a7b68a2c2b685e923f7d33158
[11/15 15:59:02   4204s] #       f5aef3296704385084c70f5665d5e6ee24c725419957fdbfcb14bf9abcb62f5098321f2a
[11/15 15:59:02   4204s] #       f71f1e2738c54f482684e03d6de3ccc17427913495a10e08d2c0f2c1b5f3750a8ec06a7f
[11/15 15:59:02   4204s] #       517b3b045a22520a9aa6a95733851dea792d991050a048a92410a934165289795449efdb
[11/15 15:59:02   4204s] #       bd64b51f6e153ddb66de5d69199c0225a8815314075780923809ee638a69d8527888adb7
[11/15 15:59:02   4204s] #       fbcd76bbe66bc2fd97c0920a92c05eede135c46901ac777953e45de159d30cf539d22b56
[11/15 15:59:02   4204s] #       ed8f5948fac7c18ed5047c95f0dbf5f9eefe7eb30b923cdc1f25f40248f2e034940c4f4c
[11/15 15:59:02   4204s] #       29f576f7fddd86b83a8e03fec6229984319f842426e134759a394a9c788c0dc6ea63e911
[11/15 15:59:02   4204s] #       3ea2c7f09215526a494f75b85f1ae345bba8130972fe39931632ecb76419b4c49010474c
[11/15 15:59:02   4204s] #       8045ced6fe2c2b6d6532a509d19f94d1e1f7d96adefd01f5f50411
[11/15 15:59:02   4204s] #
[11/15 15:59:02   4204s] ### Time Record (Data Preparation) is uninstalled.
[11/15 15:59:02   4204s] ### Time Record (Global Routing) is installed.
[11/15 15:59:02   4204s] ### Time Record (Global Routing) is uninstalled.
[11/15 15:59:02   4204s] #Total number of trivial nets (e.g. < 2 pins) = 1931 (skipped).
[11/15 15:59:02   4204s] #Total number of routable nets = 31838.
[11/15 15:59:02   4204s] #Total number of nets in the design = 33769.
[11/15 15:59:02   4204s] #31838 routable nets have routed wires.
[11/15 15:59:02   4204s] #850 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[11/15 15:59:02   4204s] #No nets have been global routed.
[11/15 15:59:02   4204s] #Using multithreading with 8 threads.
[11/15 15:59:02   4204s] ### Time Record (Data Preparation) is installed.
[11/15 15:59:02   4204s] #Start routing data preparation on Sat Nov 15 15:59:02 2025
[11/15 15:59:02   4204s] #
[11/15 15:59:02   4205s] #Minimum voltage of a net in the design = 0.000.
[11/15 15:59:02   4205s] #Maximum voltage of a net in the design = 1.100.
[11/15 15:59:02   4205s] #Voltage range [0.000 - 1.100] has 33765 nets.
[11/15 15:59:02   4205s] #Voltage range [0.900 - 1.100] has 1 net.
[11/15 15:59:02   4205s] #Voltage range [0.000 - 0.000] has 3 nets.
[11/15 15:59:02   4205s] ### Time Record (Cell Pin Access) is installed.
[11/15 15:59:02   4205s] #Initial pin access analysis.
[11/15 15:59:02   4205s] #Detail pin access analysis.
[11/15 15:59:02   4205s] ### Time Record (Cell Pin Access) is uninstalled.
[11/15 15:59:03   4205s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[11/15 15:59:03   4205s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[11/15 15:59:03   4205s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[11/15 15:59:03   4205s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[11/15 15:59:03   4205s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[11/15 15:59:03   4205s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[11/15 15:59:03   4205s] # M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[11/15 15:59:03   4205s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[11/15 15:59:03   4205s] #Monitoring time of adding inner blkg by smac
[11/15 15:59:03   4205s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 5927.14 (MB), peak = 6191.05 (MB)
[11/15 15:59:03   4206s] #Regenerating Ggrids automatically.
[11/15 15:59:03   4206s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[11/15 15:59:03   4206s] #Using automatically generated G-grids.
[11/15 15:59:03   4206s] #Done routing data preparation.
[11/15 15:59:03   4206s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 5940.29 (MB), peak = 6191.05 (MB)
[11/15 15:59:03   4206s] #
[11/15 15:59:03   4206s] #Finished routing data preparation on Sat Nov 15 15:59:03 2025
[11/15 15:59:03   4206s] #
[11/15 15:59:03   4206s] #Cpu time = 00:00:02
[11/15 15:59:03   4206s] #Elapsed time = 00:00:01
[11/15 15:59:03   4206s] #Increased memory = 22.04 (MB)
[11/15 15:59:03   4206s] #Total memory = 5940.29 (MB)
[11/15 15:59:03   4206s] #Peak memory = 6191.05 (MB)
[11/15 15:59:03   4206s] #
[11/15 15:59:03   4206s] ### Time Record (Data Preparation) is uninstalled.
[11/15 15:59:03   4206s] ### Time Record (Global Routing) is installed.
[11/15 15:59:03   4206s] #
[11/15 15:59:03   4206s] #Start global routing on Sat Nov 15 15:59:03 2025
[11/15 15:59:03   4206s] #
[11/15 15:59:03   4206s] #
[11/15 15:59:03   4206s] #Start global routing initialization on Sat Nov 15 15:59:03 2025
[11/15 15:59:03   4206s] #
[11/15 15:59:03   4206s] #WARNING (NRGR-22) Design is already detail routed.
[11/15 15:59:03   4206s] ### Time Record (Global Routing) is uninstalled.
[11/15 15:59:03   4206s] ### Time Record (Data Preparation) is installed.
[11/15 15:59:03   4206s] ### Time Record (Data Preparation) is uninstalled.
[11/15 15:59:04   4206s] ### track-assign external-init starts on Sat Nov 15 15:59:04 2025 with memory = 5940.54 (MB), peak = 6191.05 (MB)
[11/15 15:59:04   4206s] ### Time Record (Track Assignment) is installed.
[11/15 15:59:04   4207s] ### Time Record (Track Assignment) is uninstalled.
[11/15 15:59:04   4207s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:5.8 GB, peak:6.0 GB --1.57 [8]--
[11/15 15:59:04   4207s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[11/15 15:59:04   4207s] #Cpu time = 00:00:03
[11/15 15:59:04   4207s] #Elapsed time = 00:00:02
[11/15 15:59:04   4207s] #Increased memory = 22.30 (MB)
[11/15 15:59:04   4207s] #Total memory = 5940.54 (MB)
[11/15 15:59:04   4207s] #Peak memory = 6191.05 (MB)
[11/15 15:59:04   4207s] #Using multithreading with 8 threads.
[11/15 15:59:04   4207s] ### Time Record (Detail Routing) is installed.
[11/15 15:59:05   4208s] ### max drc and si pitch = 6840 ( 3.42000 um) MT-safe pitch = 2120 ( 1.06000 um) patch pitch = 6640 ( 3.32000 um)
[11/15 15:59:05   4208s] #
[11/15 15:59:05   4208s] #Start Detail Routing..
[11/15 15:59:05   4208s] #start initial detail routing ...
[11/15 15:59:05   4208s] ### Design has 0 dirty nets, has valid drcs
[11/15 15:59:05   4208s] #   Improving pin accessing ...
[11/15 15:59:05   4208s] #    elapsed time = 00:00:00, memory = 5968.55 (MB)
[11/15 15:59:05   4209s] #   Improving pin accessing ...
[11/15 15:59:05   4209s] #    elapsed time = 00:00:00, memory = 5968.55 (MB)
[11/15 15:59:05   4209s] #   Improving pin accessing ...
[11/15 15:59:05   4209s] #    elapsed time = 00:00:00, memory = 5968.55 (MB)
[11/15 15:59:05   4209s] #   Improving pin accessing ...
[11/15 15:59:05   4209s] #    elapsed time = 00:00:00, memory = 5968.55 (MB)
[11/15 15:59:05   4209s] #   Improving pin accessing ...
[11/15 15:59:05   4209s] #    elapsed time = 00:00:00, memory = 5968.55 (MB)
[11/15 15:59:05   4209s] #   Improving pin accessing ...
[11/15 15:59:05   4209s] #    elapsed time = 00:00:00, memory = 5968.55 (MB)
[11/15 15:59:05   4209s] #   Improving pin accessing ...
[11/15 15:59:05   4209s] #    elapsed time = 00:00:00, memory = 5968.55 (MB)
[11/15 15:59:05   4209s] #   Improving pin accessing ...
[11/15 15:59:05   4209s] #    elapsed time = 00:00:00, memory = 5968.55 (MB)
[11/15 15:59:05   4209s] #   Improving pin accessing ...
[11/15 15:59:05   4209s] #    elapsed time = 00:00:00, memory = 5968.55 (MB)
[11/15 15:59:05   4209s] #   Improving pin accessing ...
[11/15 15:59:05   4209s] #    elapsed time = 00:00:00, memory = 5968.55 (MB)
[11/15 15:59:05   4209s] #   number of violations = 0
[11/15 15:59:05   4209s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 5967.90 (MB), peak = 6191.05 (MB)
[11/15 15:59:05   4209s] #Complete Detail Routing.
[11/15 15:59:05   4209s] #Total number of nets with non-default rule or having extra spacing = 852
[11/15 15:59:05   4209s] #Total wire length = 1088870 um.
[11/15 15:59:05   4209s] #Total half perimeter of net bounding box = 905239 um.
[11/15 15:59:05   4209s] #Total wire length on LAYER M1 = 23970 um.
[11/15 15:59:05   4209s] #Total wire length on LAYER M2 = 209768 um.
[11/15 15:59:05   4209s] #Total wire length on LAYER M3 = 278502 um.
[11/15 15:59:05   4209s] #Total wire length on LAYER M4 = 171002 um.
[11/15 15:59:05   4209s] #Total wire length on LAYER M5 = 284287 um.
[11/15 15:59:05   4209s] #Total wire length on LAYER M6 = 107206 um.
[11/15 15:59:05   4209s] #Total wire length on LAYER M7 = 14135 um.
[11/15 15:59:05   4209s] #Total wire length on LAYER M8 = 0 um.
[11/15 15:59:05   4209s] #Total number of vias = 277111
[11/15 15:59:05   4209s] #Total number of multi-cut vias = 199896 ( 72.1%)
[11/15 15:59:05   4209s] #Total number of single cut vias = 77215 ( 27.9%)
[11/15 15:59:05   4209s] #Up-Via Summary (total 277111):
[11/15 15:59:05   4209s] #                   single-cut          multi-cut      Total
[11/15 15:59:05   4209s] #-----------------------------------------------------------
[11/15 15:59:05   4209s] # M1             50330 ( 43.8%)     64694 ( 56.2%)     115024
[11/15 15:59:05   4209s] # M2             18207 ( 19.0%)     77727 ( 81.0%)      95934
[11/15 15:59:05   4209s] # M3              5813 ( 15.3%)     32186 ( 84.7%)      37999
[11/15 15:59:05   4209s] # M4              2344 ( 12.5%)     16459 ( 87.5%)      18803
[11/15 15:59:05   4209s] # M5               510 (  6.6%)      7235 ( 93.4%)       7745
[11/15 15:59:05   4209s] # M6                11 (  0.7%)      1595 ( 99.3%)       1606
[11/15 15:59:05   4209s] #-----------------------------------------------------------
[11/15 15:59:05   4209s] #                77215 ( 27.9%)    199896 ( 72.1%)     277111 
[11/15 15:59:05   4209s] #
[11/15 15:59:05   4209s] #Total number of DRC violations = 0
[11/15 15:59:05   4210s] ### Time Record (Detail Routing) is uninstalled.
[11/15 15:59:05   4210s] #Cpu time = 00:00:03
[11/15 15:59:05   4210s] #Elapsed time = 00:00:01
[11/15 15:59:05   4210s] #Increased memory = 3.87 (MB)
[11/15 15:59:05   4210s] #Total memory = 5944.41 (MB)
[11/15 15:59:05   4210s] #Peak memory = 6191.05 (MB)
[11/15 15:59:05   4210s] ### Time Record (Antenna Fixing) is installed.
[11/15 15:59:05   4210s] #
[11/15 15:59:05   4210s] #start routing for process antenna violation fix ...
[11/15 15:59:05   4210s] ### max drc and si pitch = 6840 ( 3.42000 um) MT-safe pitch = 2120 ( 1.06000 um) patch pitch = 6640 ( 3.32000 um)
[11/15 15:59:06   4212s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 5970.40 (MB), peak = 6191.05 (MB)
[11/15 15:59:06   4212s] #
[11/15 15:59:06   4212s] #Total number of nets with non-default rule or having extra spacing = 852
[11/15 15:59:06   4212s] #Total wire length = 1088870 um.
[11/15 15:59:06   4212s] #Total half perimeter of net bounding box = 905239 um.
[11/15 15:59:06   4212s] #Total wire length on LAYER M1 = 23970 um.
[11/15 15:59:06   4212s] #Total wire length on LAYER M2 = 209768 um.
[11/15 15:59:06   4212s] #Total wire length on LAYER M3 = 278502 um.
[11/15 15:59:06   4212s] #Total wire length on LAYER M4 = 171002 um.
[11/15 15:59:06   4212s] #Total wire length on LAYER M5 = 284287 um.
[11/15 15:59:06   4212s] #Total wire length on LAYER M6 = 107206 um.
[11/15 15:59:06   4212s] #Total wire length on LAYER M7 = 14135 um.
[11/15 15:59:06   4212s] #Total wire length on LAYER M8 = 0 um.
[11/15 15:59:06   4212s] #Total number of vias = 277111
[11/15 15:59:06   4212s] #Total number of multi-cut vias = 199896 ( 72.1%)
[11/15 15:59:06   4212s] #Total number of single cut vias = 77215 ( 27.9%)
[11/15 15:59:06   4212s] #Up-Via Summary (total 277111):
[11/15 15:59:06   4212s] #                   single-cut          multi-cut      Total
[11/15 15:59:06   4212s] #-----------------------------------------------------------
[11/15 15:59:06   4212s] # M1             50330 ( 43.8%)     64694 ( 56.2%)     115024
[11/15 15:59:06   4212s] # M2             18207 ( 19.0%)     77727 ( 81.0%)      95934
[11/15 15:59:06   4212s] # M3              5813 ( 15.3%)     32186 ( 84.7%)      37999
[11/15 15:59:06   4212s] # M4              2344 ( 12.5%)     16459 ( 87.5%)      18803
[11/15 15:59:06   4212s] # M5               510 (  6.6%)      7235 ( 93.4%)       7745
[11/15 15:59:06   4212s] # M6                11 (  0.7%)      1595 ( 99.3%)       1606
[11/15 15:59:06   4212s] #-----------------------------------------------------------
[11/15 15:59:06   4212s] #                77215 ( 27.9%)    199896 ( 72.1%)     277111 
[11/15 15:59:06   4212s] #
[11/15 15:59:06   4212s] #Total number of DRC violations = 0
[11/15 15:59:06   4212s] #Total number of process antenna violations = 0
[11/15 15:59:06   4212s] #Total number of net violated process antenna rule = 0 ant fix stage
[11/15 15:59:06   4212s] #
[11/15 15:59:06   4214s] #
[11/15 15:59:06   4214s] #Total number of nets with non-default rule or having extra spacing = 852
[11/15 15:59:06   4214s] #Total wire length = 1088870 um.
[11/15 15:59:06   4214s] #Total half perimeter of net bounding box = 905239 um.
[11/15 15:59:06   4214s] #Total wire length on LAYER M1 = 23970 um.
[11/15 15:59:06   4214s] #Total wire length on LAYER M2 = 209768 um.
[11/15 15:59:06   4214s] #Total wire length on LAYER M3 = 278502 um.
[11/15 15:59:06   4214s] #Total wire length on LAYER M4 = 171002 um.
[11/15 15:59:06   4214s] #Total wire length on LAYER M5 = 284287 um.
[11/15 15:59:06   4214s] #Total wire length on LAYER M6 = 107206 um.
[11/15 15:59:06   4214s] #Total wire length on LAYER M7 = 14135 um.
[11/15 15:59:06   4214s] #Total wire length on LAYER M8 = 0 um.
[11/15 15:59:06   4214s] #Total number of vias = 277111
[11/15 15:59:06   4214s] #Total number of multi-cut vias = 199896 ( 72.1%)
[11/15 15:59:06   4214s] #Total number of single cut vias = 77215 ( 27.9%)
[11/15 15:59:06   4214s] #Up-Via Summary (total 277111):
[11/15 15:59:06   4214s] #                   single-cut          multi-cut      Total
[11/15 15:59:06   4214s] #-----------------------------------------------------------
[11/15 15:59:06   4214s] # M1             50330 ( 43.8%)     64694 ( 56.2%)     115024
[11/15 15:59:06   4214s] # M2             18207 ( 19.0%)     77727 ( 81.0%)      95934
[11/15 15:59:06   4214s] # M3              5813 ( 15.3%)     32186 ( 84.7%)      37999
[11/15 15:59:06   4214s] # M4              2344 ( 12.5%)     16459 ( 87.5%)      18803
[11/15 15:59:06   4214s] # M5               510 (  6.6%)      7235 ( 93.4%)       7745
[11/15 15:59:06   4214s] # M6                11 (  0.7%)      1595 ( 99.3%)       1606
[11/15 15:59:06   4214s] #-----------------------------------------------------------
[11/15 15:59:06   4214s] #                77215 ( 27.9%)    199896 ( 72.1%)     277111 
[11/15 15:59:06   4214s] #
[11/15 15:59:06   4214s] #Total number of DRC violations = 0
[11/15 15:59:06   4214s] #Total number of process antenna violations = 0
[11/15 15:59:06   4214s] #Total number of net violated process antenna rule = 0 ant fix stage
[11/15 15:59:06   4214s] #
[11/15 15:59:06   4214s] ### Time Record (Antenna Fixing) is uninstalled.
[11/15 15:59:06   4214s] ### Time Record (Shielding) is installed.
[11/15 15:59:06   4214s] #Analyzing shielding information. 
[11/15 15:59:06   4214s] #ECO shield region = 0.00% (per shield region), 0.00% (per design) 
[11/15 15:59:06   4214s] #Shielding eco is not required as there is no change in the shield net.
[11/15 15:59:06   4214s] #  Total shield net = 206 (one-side = 0, hf = 0 ), 11 nets need to be shielded.
[11/15 15:59:06   4214s] #  Bottom shield layer is layer 1.
[11/15 15:59:06   4214s] #  Bottom routing layer for shield is layer 1.
[11/15 15:59:06   4215s] #  Start shielding step 1
[11/15 15:59:06   4215s] #  Finished shielding step 1: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 5951.16 (MB), peak = 6191.05 (MB)
[11/15 15:59:06   4215s] #  Start shielding step 2 
[11/15 15:59:06   4215s] #    Inner loop #1
[11/15 15:59:07   4216s] #    Inner loop #2
[11/15 15:59:07   4216s] #WARNING (NRDR-32) All the nets are fixed, skipped, or trivial nets. DRC checking cannot be run.
[11/15 15:59:07   4216s] #WARNING (NRDR-32) All the nets are fixed, skipped, or trivial nets. DRC checking cannot be run.
[11/15 15:59:07   4216s] #  Finished shielding step 2:   cpu time = 00:00:01, elapsed time = 00:00:01, memory = 5983.03 (MB), peak = 6191.05 (MB)
[11/15 15:59:07   4216s] #  Start shielding step 3
[11/15 15:59:07   4216s] #    Start loop 1
[11/15 15:59:07   4216s] #    Finished loop 1 cpu time = 00:00:00, elapsed time = 00:00:00, memory = 6006.29 (MB), peak = 6191.05 (MB)
[11/15 15:59:07   4216s] #  Finished shielding step 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 6006.29 (MB), peak = 6191.05 (MB)
[11/15 15:59:07   4216s] #  Start shielding step 4
[11/15 15:59:07   4217s] #    Inner loop #1
[11/15 15:59:07   4217s] #WARNING (NRDR-221) Option routeSelectedNetOnly is set to TRUE but there is no net selected.  Turn off the option or make selection of nets first.
[11/15 15:59:07   4217s] #  Finished shielding step 4:   cpu time = 00:00:01, elapsed time = 00:00:00, memory = 6006.29 (MB), peak = 6191.05 (MB)
[11/15 15:59:07   4217s] #    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 6006.29 (MB), peak = 6191.05 (MB)
[11/15 15:59:07   4217s] #-------------------------------------------------------------------------------
[11/15 15:59:07   4217s] #
[11/15 15:59:07   4217s] #	Shielding Summary
[11/15 15:59:07   4217s] #-------------------------------------------------------------------------------
[11/15 15:59:07   4217s] #Primary shielding net(s): VSS 
[11/15 15:59:07   4217s] #Opportunistic shielding net(s): VDD
[11/15 15:59:07   4217s] #
[11/15 15:59:07   4217s] #Number of nets with shield attribute: 206
[11/15 15:59:07   4217s] #Number of nets reported: 206
[11/15 15:59:07   4217s] #Number of nets without shielding: 9
[11/15 15:59:07   4217s] #Average ratio                   : 0.881
[11/15 15:59:07   4217s] #
[11/15 15:59:07   4217s] #Name   Average Length     Shield    Ratio
[11/15 15:59:07   4217s] #   M1:           0.2        0.0     0.110
[11/15 15:59:07   4217s] #   M2:           0.5        0.3     0.327
[11/15 15:59:07   4217s] #   M3:           6.5        9.6     0.735
[11/15 15:59:07   4217s] #   M4:          19.0       34.4     0.907
[11/15 15:59:07   4217s] #   M5:          48.6       87.9     0.904
[11/15 15:59:07   4217s] #   M6:           4.3        6.9     0.806
[11/15 15:59:07   4217s] #   M7:           0.7        1.3     0.990
[11/15 15:59:07   4217s] #-------------------------------------------------------------------------------
[11/15 15:59:07   4217s] #Bottom shield layer (M1) and above: 
[11/15 15:59:07   4217s] #Average (BotShieldLayer) ratio  : 0.881
[11/15 15:59:07   4217s] #
[11/15 15:59:07   4217s] #Name    Actual Length     Shield    Ratio
[11/15 15:59:07   4217s] #   M1:          39.8        8.8     0.110
[11/15 15:59:07   4217s] #   M2:         106.1       69.4     0.327
[11/15 15:59:07   4217s] #   M3:        1342.8     1974.0     0.735
[11/15 15:59:07   4217s] #   M4:        3904.0     7084.6     0.907
[11/15 15:59:07   4217s] #   M5:       10020.2    18117.1     0.904
[11/15 15:59:07   4217s] #   M6:         881.2     1419.9     0.806
[11/15 15:59:07   4217s] #   M7:         139.4      276.1     0.990
[11/15 15:59:07   4217s] #-------------------------------------------------------------------------------
[11/15 15:59:07   4217s] #Preferred routing layer range: M3 - M4
[11/15 15:59:07   4217s] #Average (PrefLayerOnly) ratio   : 0.863
[11/15 15:59:07   4217s] #
[11/15 15:59:07   4217s] #Name    Actual Length     Shield    Ratio
[11/15 15:59:07   4217s] #   M3:        1342.8     1974.0     0.735
[11/15 15:59:07   4217s] #   M4:        3904.0     7084.6     0.907
[11/15 15:59:07   4217s] #-------------------------------------------------------------------------------
[11/15 15:59:07   4217s] #Done Shielding:    cpu time = 00:00:03, elapsed time = 00:00:01, memory = 5996.94 (MB), peak = 6191.05 (MB)
[11/15 15:59:07   4217s] #Total number of nets with non-default rule or having extra spacing = 852
[11/15 15:59:07   4217s] #Total wire length = 1088870 um.
[11/15 15:59:07   4217s] #Total half perimeter of net bounding box = 905239 um.
[11/15 15:59:07   4217s] #Total wire length on LAYER M1 = 23970 um.
[11/15 15:59:07   4217s] #Total wire length on LAYER M2 = 209768 um.
[11/15 15:59:07   4217s] #Total wire length on LAYER M3 = 278502 um.
[11/15 15:59:07   4217s] #Total wire length on LAYER M4 = 171002 um.
[11/15 15:59:07   4217s] #Total wire length on LAYER M5 = 284287 um.
[11/15 15:59:07   4217s] #Total wire length on LAYER M6 = 107206 um.
[11/15 15:59:07   4217s] #Total wire length on LAYER M7 = 14135 um.
[11/15 15:59:07   4217s] #Total wire length on LAYER M8 = 0 um.
[11/15 15:59:07   4217s] #Total number of vias = 277111
[11/15 15:59:07   4217s] #Total number of multi-cut vias = 199896 ( 72.1%)
[11/15 15:59:07   4217s] #Total number of single cut vias = 77215 ( 27.9%)
[11/15 15:59:07   4217s] #Up-Via Summary (total 277111):
[11/15 15:59:07   4217s] #                   single-cut          multi-cut      Total
[11/15 15:59:07   4217s] #-----------------------------------------------------------
[11/15 15:59:07   4217s] # M1             50330 ( 43.8%)     64694 ( 56.2%)     115024
[11/15 15:59:07   4217s] # M2             18207 ( 19.0%)     77727 ( 81.0%)      95934
[11/15 15:59:07   4217s] # M3              5813 ( 15.3%)     32186 ( 84.7%)      37999
[11/15 15:59:07   4217s] # M4              2344 ( 12.5%)     16459 ( 87.5%)      18803
[11/15 15:59:07   4217s] # M5               510 (  6.6%)      7235 ( 93.4%)       7745
[11/15 15:59:07   4217s] # M6                11 (  0.7%)      1595 ( 99.3%)       1606
[11/15 15:59:07   4217s] #-----------------------------------------------------------
[11/15 15:59:07   4217s] #                77215 ( 27.9%)    199896 ( 72.1%)     277111 
[11/15 15:59:07   4217s] #
[11/15 15:59:07   4217s] #
[11/15 15:59:07   4217s] #Vias used for rule 'DEFAULT'
[11/15 15:59:07   4217s] # VIA1_X                    40159	(single)
[11/15 15:59:07   4217s] # VIA1_2CUT_N               29723
[11/15 15:59:07   4217s] # VIA1_2CUT_S               24566
[11/15 15:59:07   4217s] # VIA1_V                     8672	(single)
[11/15 15:59:07   4217s] # VIA1_2CUT_E                5650
[11/15 15:59:07   4217s] # VIA1_2CUT_W                4271
[11/15 15:59:07   4217s] # VIA1_XR                    1296	(single)
[11/15 15:59:07   4217s] # VIA1_H                      203	(single)
[11/15 15:59:07   4217s] # VIA2_2CUT_N               22872
[11/15 15:59:07   4217s] # VIA2_2CUT_E               18363
[11/15 15:59:07   4217s] # VIA2_X                    17961	(single)
[11/15 15:59:07   4217s] # VIA2_2CUT_S               17434
[11/15 15:59:07   4217s] # VIA2_2CUT_W               14913
[11/15 15:59:07   4217s] # VIA2_H                      246	(single)
[11/15 15:59:07   4217s] # VIA3_2CUT_E                9140
[11/15 15:59:07   4217s] # VIA3_2CUT_N                7748
[11/15 15:59:07   4217s] # VIA3_2CUT_W                6422
[11/15 15:59:07   4217s] # VIA3_2CUT_S                6112
[11/15 15:59:07   4217s] # VIA3_X                     5787	(single)
[11/15 15:59:07   4217s] # VIA3_V                       26	(single)
[11/15 15:59:07   4217s] # VIA4_2CUT_E                5321
[11/15 15:59:07   4217s] # VIA4_2CUT_N                3839
[11/15 15:59:07   4217s] # VIA4_2CUT_W                3373
[11/15 15:59:07   4217s] # VIA4_2CUT_S                3142
[11/15 15:59:07   4217s] # VIA4_X                     2338	(single)
[11/15 15:59:07   4217s] # VIA4_H                        6	(single)
[11/15 15:59:07   4217s] # VIA5_2CUT_E                2669
[11/15 15:59:07   4217s] # VIA5_2CUT_N                1684
[11/15 15:59:07   4217s] # VIA5_2CUT_W                1473
[11/15 15:59:07   4217s] # VIA5_2CUT_S                1232
[11/15 15:59:07   4217s] # VIA5_X                      510	(single)
[11/15 15:59:07   4217s] # VIA6_2CUT_N                 739
[11/15 15:59:07   4217s] # VIA6_2CUT_S                 408
[11/15 15:59:07   4217s] # VIA6_2CUT_E                 254
[11/15 15:59:07   4217s] # VIA6_2CUT_W                 167
[11/15 15:59:07   4217s] # VIA6_X                       11	(single)
[11/15 15:59:07   4217s] #
[11/15 15:59:07   4217s] #Vias used for rule 'CTS_2W2S'
[11/15 15:59:07   4217s] # CTS_2W2S_via1Array_2x1_HV_C        189
[11/15 15:59:07   4217s] # CTS_2W2S_via1Array_1x2_HH_C         35
[11/15 15:59:07   4217s] # CTS_2W2S_via2Array_1x2_HH_C        425
[11/15 15:59:07   4217s] # CTS_2W2S_via2Array_2x1_VV_C          8
[11/15 15:59:07   4217s] # CTS_2W2S_via3Array_2x1_VV_C        732
[11/15 15:59:07   4217s] # CTS_2W2S_via3Array_1x2_HH_C          3
[11/15 15:59:07   4217s] # CTS_2W2S_via4Array_1x2_HH_C        498
[11/15 15:59:07   4217s] # CTS_2W2S_via4Array_2x1_VV_C          1
[11/15 15:59:07   4217s] # CTS_2W2S_via5Array_2x1_VV_C         80
[11/15 15:59:07   4217s] # CTS_2W2S_via6Array_2x1_VH_C         19
[11/15 15:59:07   4217s] #
[11/15 15:59:07   4217s] #Vias used for rule 'CTS_2W1S'
[11/15 15:59:07   4217s] # CTS_2W1S_via1Array_1x2_HH_C        141
[11/15 15:59:07   4217s] # CTS_2W1S_via1Array_2x1_HV_C        119
[11/15 15:59:07   4217s] # CTS_2W1S_via2Array_1x2_HH_C       3616
[11/15 15:59:07   4217s] # CTS_2W1S_via2Array_2x1_VV_C         96
[11/15 15:59:07   4217s] # CTS_2W1S_via3Array_2x1_VV_C       1981
[11/15 15:59:07   4217s] # CTS_2W1S_via3Array_1x2_HH_C         48
[11/15 15:59:07   4217s] # CTS_2W1S_via4Array_1x2_HH_C        281
[11/15 15:59:07   4217s] # CTS_2W1S_via4Array_2x1_VV_C          4
[11/15 15:59:07   4217s] # CTS_2W1S_via5Array_2x1_VV_C         97
[11/15 15:59:07   4217s] # CTS_2W1S_via6Array_2x1_VH_C          8
[11/15 15:59:07   4217s] #
[11/15 15:59:07   4217s] #Please check the report file : MCU_init_wire.rpt
[11/15 15:59:08   4218s] ### Time Record (Shielding) is uninstalled.
[11/15 15:59:08   4218s] #Set shielded net as skip routing for Post Route optimization.
[11/15 15:59:08   4219s] ### Time Record (Post Route Via Swapping) is installed.
[11/15 15:59:08   4219s] ### max drc and si pitch = 6840 ( 3.42000 um) MT-safe pitch = 2120 ( 1.06000 um) patch pitch = 6640 ( 3.32000 um)
[11/15 15:59:08   4220s] #
[11/15 15:59:08   4220s] #Start Post Route via swapping...
[11/15 15:59:08   4220s] #No area is rerouted by ECO routing. Post route via swapping is skipped.
[11/15 15:59:08   4220s] #   number of violations = 0
[11/15 15:59:08   4220s] #cpu time = 01:09:32, elapsed time = 489789:59:09, memory = 5967.70 (MB), peak = 6191.05 (MB)
[11/15 15:59:08   4220s] #CELL_VIEW MCU,init has no DRC violation.
[11/15 15:59:08   4220s] #Total number of DRC violations = 0
[11/15 15:59:08   4220s] #Total number of process antenna violations = 0
[11/15 15:59:08   4220s] #Total number of net violated process antenna rule = 0 ant fix stage
[11/15 15:59:08   4220s] #No via is swapped.
[11/15 15:59:08   4220s] #Post Route via swapping is done.
[11/15 15:59:08   4220s] ### Time Record (Post Route Via Swapping) is uninstalled.
[11/15 15:59:08   4220s] #-------------------------------------------------------------------------------
[11/15 15:59:08   4220s] #
[11/15 15:59:08   4220s] #	Shielding Summary
[11/15 15:59:08   4220s] #-------------------------------------------------------------------------------
[11/15 15:59:08   4220s] #Primary shielding net(s): VSS 
[11/15 15:59:08   4220s] #Opportunistic shielding net(s): VDD
[11/15 15:59:08   4220s] #
[11/15 15:59:08   4220s] #Number of nets with shield attribute: 206
[11/15 15:59:08   4220s] #Number of nets reported: 206
[11/15 15:59:08   4220s] #Number of nets without shielding: 9
[11/15 15:59:08   4220s] #Average ratio                   : 0.881
[11/15 15:59:08   4220s] #
[11/15 15:59:08   4220s] #Name   Average Length     Shield    Ratio
[11/15 15:59:08   4220s] #   M1:           0.2        0.0     0.110
[11/15 15:59:08   4220s] #   M2:           0.5        0.3     0.327
[11/15 15:59:08   4220s] #   M3:           6.5        9.6     0.735
[11/15 15:59:08   4220s] #   M4:          19.0       34.4     0.907
[11/15 15:59:08   4220s] #   M5:          48.6       87.9     0.904
[11/15 15:59:08   4220s] #   M6:           4.3        6.9     0.806
[11/15 15:59:08   4220s] #   M7:           0.7        1.3     0.990
[11/15 15:59:08   4220s] #-------------------------------------------------------------------------------
[11/15 15:59:08   4220s] #Bottom shield layer (M1) and above: 
[11/15 15:59:08   4220s] #Average (BotShieldLayer) ratio  : 0.881
[11/15 15:59:08   4220s] #
[11/15 15:59:08   4220s] #Name    Actual Length     Shield    Ratio
[11/15 15:59:08   4220s] #   M1:          39.8        8.8     0.110
[11/15 15:59:08   4220s] #   M2:         106.1       69.4     0.327
[11/15 15:59:08   4220s] #   M3:        1342.8     1974.0     0.735
[11/15 15:59:08   4220s] #   M4:        3904.0     7084.6     0.907
[11/15 15:59:08   4220s] #   M5:       10020.2    18117.1     0.904
[11/15 15:59:08   4220s] #   M6:         881.2     1419.9     0.806
[11/15 15:59:08   4220s] #   M7:         139.4      276.1     0.990
[11/15 15:59:08   4220s] #-------------------------------------------------------------------------------
[11/15 15:59:08   4220s] #Preferred routing layer range: M3 - M4
[11/15 15:59:08   4220s] #Average (PrefLayerOnly) ratio   : 0.863
[11/15 15:59:08   4220s] #
[11/15 15:59:08   4220s] #Name    Actual Length     Shield    Ratio
[11/15 15:59:08   4220s] #   M3:        1342.8     1974.0     0.735
[11/15 15:59:08   4220s] #   M4:        3904.0     7084.6     0.907
[11/15 15:59:08   4220s] #-------------------------------------------------------------------------------
[11/15 15:59:08   4220s] #Total number of nets with non-default rule or having extra spacing = 852
[11/15 15:59:08   4220s] #Total wire length = 1088870 um.
[11/15 15:59:08   4220s] #Total half perimeter of net bounding box = 905239 um.
[11/15 15:59:08   4220s] #Total wire length on LAYER M1 = 23970 um.
[11/15 15:59:08   4220s] #Total wire length on LAYER M2 = 209768 um.
[11/15 15:59:08   4220s] #Total wire length on LAYER M3 = 278502 um.
[11/15 15:59:08   4220s] #Total wire length on LAYER M4 = 171002 um.
[11/15 15:59:08   4220s] #Total wire length on LAYER M5 = 284287 um.
[11/15 15:59:08   4220s] #Total wire length on LAYER M6 = 107206 um.
[11/15 15:59:08   4220s] #Total wire length on LAYER M7 = 14135 um.
[11/15 15:59:08   4220s] #Total wire length on LAYER M8 = 0 um.
[11/15 15:59:08   4220s] #Total number of vias = 277111
[11/15 15:59:08   4220s] #Total number of multi-cut vias = 199896 ( 72.1%)
[11/15 15:59:08   4220s] #Total number of single cut vias = 77215 ( 27.9%)
[11/15 15:59:08   4220s] #Up-Via Summary (total 277111):
[11/15 15:59:08   4220s] #                   single-cut          multi-cut      Total
[11/15 15:59:08   4220s] #-----------------------------------------------------------
[11/15 15:59:08   4220s] # M1             50330 ( 43.8%)     64694 ( 56.2%)     115024
[11/15 15:59:08   4220s] # M2             18207 ( 19.0%)     77727 ( 81.0%)      95934
[11/15 15:59:08   4220s] # M3              5813 ( 15.3%)     32186 ( 84.7%)      37999
[11/15 15:59:08   4220s] # M4              2344 ( 12.5%)     16459 ( 87.5%)      18803
[11/15 15:59:08   4220s] # M5               510 (  6.6%)      7235 ( 93.4%)       7745
[11/15 15:59:08   4220s] # M6                11 (  0.7%)      1595 ( 99.3%)       1606
[11/15 15:59:08   4220s] #-----------------------------------------------------------
[11/15 15:59:08   4220s] #                77215 ( 27.9%)    199896 ( 72.1%)     277111 
[11/15 15:59:08   4220s] #
[11/15 15:59:08   4220s] #detailRoute Statistics:
[11/15 15:59:08   4220s] #Cpu time = 00:00:13
[11/15 15:59:08   4220s] #Elapsed time = 00:00:04
[11/15 15:59:08   4220s] #Increased memory = 39.96 (MB)
[11/15 15:59:08   4220s] #Total memory = 5980.50 (MB)
[11/15 15:59:08   4220s] #Peak memory = 6191.05 (MB)
[11/15 15:59:08   4220s] ### global_detail_route design signature (365): route=1055618872 flt_obj=0 vio=1905142130 shield_wire=2094490550
[11/15 15:59:08   4220s] ### Time Record (DB Export) is installed.
[11/15 15:59:08   4220s] ### export design design signature (366): route=1055618872 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=2094490550 net_attr=1475943325 dirty_area=0 del_dirty_area=0 cell=1591926327 placement=2070985046 pin_access=1588411196 halo=2019803932
[11/15 15:59:10   4222s] ### Time Record (DB Export) is uninstalled.
[11/15 15:59:10   4222s] ### Time Record (Post Callback) is installed.
[11/15 15:59:10   4222s] ### Time Record (Post Callback) is uninstalled.
[11/15 15:59:10   4222s] #
[11/15 15:59:10   4222s] #globalDetailRoute statistics:
[11/15 15:59:10   4222s] #Cpu time = 00:00:21
[11/15 15:59:10   4222s] #Elapsed time = 00:00:10
[11/15 15:59:10   4222s] #Increased memory = 31.26 (MB)
[11/15 15:59:10   4222s] #Total memory = 5922.91 (MB)
[11/15 15:59:10   4222s] #Peak memory = 6191.05 (MB)
[11/15 15:59:10   4222s] #Number of warnings = 25
[11/15 15:59:10   4222s] #Total number of warnings = 249
[11/15 15:59:10   4222s] #Number of fails = 0
[11/15 15:59:10   4222s] #Total number of fails = 0
[11/15 15:59:10   4222s] #Complete globalDetailRoute on Sat Nov 15 15:59:10 2025
[11/15 15:59:10   4222s] #
[11/15 15:59:10   4222s] ### import design signature (367): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1588411196 halo=0
[11/15 15:59:10   4222s] ### Time Record (globalDetailRoute) is uninstalled.
[11/15 15:59:10   4222s] % End globalDetailRoute (date=11/15 15:59:10, total cpu=0:00:21.2, real=0:00:10.0, peak res=5911.8M, current mem=5911.8M)
[11/15 15:59:10   4222s] #Default setup view is reset to setup_analysis_view.
[11/15 15:59:10   4222s] #Default setup view is reset to setup_analysis_view.
[11/15 15:59:10   4222s] #routeDesign: cpu time = 00:01:01, elapsed time = 00:00:21, memory = 5673.81 (MB), peak = 6191.05 (MB)
[11/15 15:59:10   4222s] *** Message Summary: 0 warning(s), 0 error(s)
[11/15 15:59:10   4222s] 
[11/15 15:59:10   4222s] ### Time Record (routeDesign) is uninstalled.
[11/15 15:59:10   4222s] ### 
[11/15 15:59:10   4222s] ###   Scalability Statistics
[11/15 15:59:10   4222s] ### 
[11/15 15:59:10   4222s] ### --------------------------------+----------------+----------------+----------------+
[11/15 15:59:10   4222s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[11/15 15:59:10   4222s] ### --------------------------------+----------------+----------------+----------------+
[11/15 15:59:10   4222s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[11/15 15:59:10   4222s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[11/15 15:59:10   4222s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[11/15 15:59:10   4222s] ###   DB Import                     |        00:00:06|        00:00:03|             1.8|
[11/15 15:59:10   4222s] ###   DB Export                     |        00:00:03|        00:00:02|             1.6|
[11/15 15:59:10   4222s] ###   Cell Pin Access               |        00:00:29|        00:00:04|             7.2|
[11/15 15:59:10   4222s] ###   Data Preparation              |        00:00:04|        00:00:03|             1.3|
[11/15 15:59:10   4222s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[11/15 15:59:10   4222s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[11/15 15:59:10   4222s] ###   Detail Routing                |        00:00:03|        00:00:01|             2.2|
[11/15 15:59:10   4222s] ###   Antenna Fixing                |        00:00:06|        00:00:01|             4.0|
[11/15 15:59:10   4222s] ###   Post Route Via Swapping       |        00:00:00|        00:00:00|             1.0|
[11/15 15:59:10   4222s] ###   Shielding                     |        00:00:05|        00:00:03|             1.8|
[11/15 15:59:10   4222s] ###   Entire Command                |        00:01:01|        00:00:21|             3.0|
[11/15 15:59:10   4222s] ### --------------------------------+----------------+----------------+----------------+
[11/15 15:59:10   4222s] ### 
[11/15 15:59:10   4222s] #% End routeDesign (date=11/15 15:59:10, total cpu=0:01:01, real=0:00:21.0, peak res=6191.0M, current mem=5673.8M)
[11/15 15:59:10   4222s] **WARN: (IMPVFG-173):	Verify Geometry does not write any warning markers, so the -warning option does not change the output of the tool. The option will be removed from future releases.
[11/15 15:59:10   4222s]  *** Starting Verify Geometry (MEM: 7145.5) ***
[11/15 15:59:10   4222s] 
[11/15 15:59:10   4222s] **WARN: (IMPVFG-257):	setVerifyGeometryMode/verifyGeometry command is obsolete and should not be used any more. It still works in this release but will be removed in future release. You should change to use set_verify_drc_mode/verify_drc which is the replacement tool for verifyGeometry.
[11/15 15:59:10   4222s]   VERIFY GEOMETRY ...... Starting Verification
[11/15 15:59:10   4222s]   VERIFY GEOMETRY ...... Initializing
[11/15 15:59:10   4223s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[11/15 15:59:10   4223s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[11/15 15:59:10   4223s]                   ...... bin size: 2880
[11/15 15:59:10   4223s] Multi-CPU acceleration using 8 CPU(s).
[11/15 15:59:10   4223s] <CMD> saveDrc /tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/vergQTmpBvLk5R/qthread_src.drc
[11/15 15:59:10   4223s] Saving Drc markers ...
[11/15 15:59:10   4223s] ... No Drc file written since there is no markers found.
[11/15 15:59:10   4223s] <CMD> clearDrc
[11/15 15:59:10   4223s]   VERIFY GEOMETRY ...... SubArea : 1 of 28  Thread : 0
[11/15 15:59:10   4223s]   VERIFY GEOMETRY ...... SubArea : 2 of 28  Thread : 1
[11/15 15:59:10   4223s]   VERIFY GEOMETRY ...... SubArea : 3 of 28  Thread : 2
[11/15 15:59:10   4223s]   VERIFY GEOMETRY ...... SubArea : 4 of 28  Thread : 3
[11/15 15:59:10   4223s]   VERIFY GEOMETRY ...... SubArea : 5 of 28  Thread : 4
[11/15 15:59:10   4223s]   VERIFY GEOMETRY ...... SubArea : 9 of 28  Thread : 0
[11/15 15:59:10   4223s]   VERIFY GEOMETRY ...... SubArea : 6 of 28  Thread : 5
[11/15 15:59:10   4223s]   VERIFY GEOMETRY ...... SubArea : 10 of 28  Thread : 1
[11/15 15:59:10   4223s]   VERIFY GEOMETRY ...... SubArea : 7 of 28  Thread : 6
[11/15 15:59:10   4223s]   VERIFY GEOMETRY ...... SubArea : 11 of 28  Thread : 2
[11/15 15:59:10   4223s]   VERIFY GEOMETRY ...... SubArea : 8 of 28  Thread : 7
[11/15 15:59:10   4223s]   VERIFY GEOMETRY ...... SubArea : 12 of 28  Thread : 3
[11/15 15:59:10   4223s]   VERIFY GEOMETRY ...... SubArea : 13 of 28  Thread : 4
[11/15 15:59:10   4223s]   VERIFY GEOMETRY ...... SubArea : 14 of 28  Thread : 5
[11/15 15:59:10   4223s]   VERIFY GEOMETRY ...... SubArea : 15 of 28  Thread : 6
[11/15 15:59:10   4223s]   VERIFY GEOMETRY ...... SubArea : 16 of 28  Thread : 7
[11/15 15:59:10   4223s]   VERIFY GEOMETRY ...... SubArea : 22 of 28  Thread : 5
[11/15 15:59:10   4223s]   VERIFY GEOMETRY ...... SubArea : 23 of 28  Thread : 6
[11/15 15:59:10   4223s]   VERIFY GEOMETRY ...... SubArea : 17 of 28  Thread : 0
[11/15 15:59:10   4223s]   VERIFY GEOMETRY ...... SubArea : 18 of 28  Thread : 1
[11/15 15:59:10   4223s]   VERIFY GEOMETRY ...... SubArea : 20 of 28  Thread : 3
[11/15 15:59:10   4223s]   VERIFY GEOMETRY ...... SubArea : 19 of 28  Thread : 2
[11/15 15:59:10   4223s]   VERIFY GEOMETRY ...... SubArea : 21 of 28  Thread : 4
[11/15 15:59:10   4223s]   VERIFY GEOMETRY ...... SubArea : 24 of 28  Thread : 7
[11/15 15:59:10   4223s]   VERIFY GEOMETRY ...... SubArea : 27 of 28  Thread : 2
[11/15 15:59:10   4223s]   VERIFY GEOMETRY ...... SubArea : 28 of 28  Thread : 3
[11/15 15:59:10   4223s]   VERIFY GEOMETRY ...... SubArea : 25 of 28  Thread : 0
[11/15 15:59:10   4223s]   VERIFY GEOMETRY ...... SubArea : 26 of 28  Thread : 1
[11/15 15:59:14   4239s] VG: elapsed time: 4.00
[11/15 15:59:14   4239s] Begin Summary ...
[11/15 15:59:14   4239s]   Cells       : 0
[11/15 15:59:14   4239s]   SameNet     : 2
[11/15 15:59:14   4239s]   Wiring      : 0
[11/15 15:59:14   4239s]   Antenna     : 0
[11/15 15:59:14   4239s]   Short       : 36
[11/15 15:59:14   4239s]   Overlap     : 91
[11/15 15:59:14   4239s] End Summary
[11/15 15:59:14   4239s] 
[11/15 15:59:14   4239s]   Verification Complete : 129 Viols.  0 Wrngs.
[11/15 15:59:14   4239s] 
[11/15 15:59:14   4239s] **********End: VERIFY GEOMETRY**********
[11/15 15:59:14   4239s]  *** verify geometry (CPU: 0:00:16.3  MEM: 523.1M)
[11/15 15:59:14   4239s] 
[11/15 15:59:14   4239s] <CMD> streamOut out/MCU.gds2 -libName WorkLib -structureName MCU -stripes 1 -units 1000 -mode ALL -mapFile in/innovus2gds.map
[11/15 15:59:14   4239s] **WARN: (IMPTCM-125):	Option "-stripes" for command streamOut is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[11/15 15:59:14   4239s] Parse flat map file...
[11/15 15:59:14   4239s] **WARN: (IMPOGDS-392):	Unknown layer PO 
[11/15 15:59:14   4239s] Type 'man IMPOGDS-392' for more detail.
[11/15 15:59:14   4239s] **WARN: (IMPOGDS-392):	Unknown layer PO 
[11/15 15:59:14   4239s] Type 'man IMPOGDS-392' for more detail.
[11/15 15:59:14   4239s] **WARN: (IMPOGDS-392):	Unknown layer PO 
[11/15 15:59:14   4239s] Type 'man IMPOGDS-392' for more detail.
[11/15 15:59:14   4239s] **WARN: (IMPOGDS-392):	Unknown layer PO 
[11/15 15:59:14   4239s] Type 'man IMPOGDS-392' for more detail.
[11/15 15:59:14   4239s] **WARN: (IMPOGDS-392):	Unknown layer PO 
[11/15 15:59:14   4239s] Type 'man IMPOGDS-392' for more detail.
[11/15 15:59:14   4239s] **WARN: (IMPOGDS-392):	Unknown layer PO 
[11/15 15:59:14   4239s] Type 'man IMPOGDS-392' for more detail.
[11/15 15:59:14   4239s] **WARN: (IMPOGDS-392):	Unknown layer PO 
[11/15 15:59:14   4239s] Type 'man IMPOGDS-392' for more detail.
[11/15 15:59:14   4239s] **WARN: (IMPOGDS-392):	Unknown layer PO 
[11/15 15:59:14   4239s] Type 'man IMPOGDS-392' for more detail.
[11/15 15:59:14   4239s] **WARN: (IMPOGDS-392):	Unknown layer PO 
[11/15 15:59:14   4239s] Type 'man IMPOGDS-392' for more detail.
[11/15 15:59:14   4239s] **WARN: (IMPOGDS-392):	Unknown layer CO 
[11/15 15:59:14   4239s] Type 'man IMPOGDS-392' for more detail.
[11/15 15:59:14   4239s] **WARN: (IMPOGDS-392):	Unknown layer CO 
[11/15 15:59:14   4239s] Type 'man IMPOGDS-392' for more detail.
[11/15 15:59:14   4239s] **WARN: (IMPOGDS-392):	Unknown layer CO 
[11/15 15:59:14   4239s] Type 'man IMPOGDS-392' for more detail.
[11/15 15:59:14   4239s] **WARN: (IMPOGDS-392):	Unknown layer CO 
[11/15 15:59:14   4239s] Type 'man IMPOGDS-392' for more detail.
[11/15 15:59:14   4239s] **WARN: (IMPOGDS-392):	Unknown layer CO 
[11/15 15:59:14   4239s] Type 'man IMPOGDS-392' for more detail.
[11/15 15:59:14   4239s] **WARN: (IMPOGDS-392):	Unknown layer VIA8 
[11/15 15:59:14   4239s] Type 'man IMPOGDS-392' for more detail.
[11/15 15:59:14   4239s] **WARN: (IMPOGDS-392):	Unknown layer VIA8 
[11/15 15:59:14   4239s] Type 'man IMPOGDS-392' for more detail.
[11/15 15:59:14   4239s] **WARN: (IMPOGDS-392):	Unknown layer VIA8 
[11/15 15:59:14   4239s] Type 'man IMPOGDS-392' for more detail.
[11/15 15:59:14   4239s] **WARN: (IMPOGDS-392):	Unknown layer VIA8 
[11/15 15:59:14   4239s] Type 'man IMPOGDS-392' for more detail.
[11/15 15:59:14   4239s] **WARN: (IMPOGDS-392):	Unknown layer VIA8 
[11/15 15:59:14   4239s] Type 'man IMPOGDS-392' for more detail.
[11/15 15:59:14   4239s] **WARN: (IMPOGDS-392):	Unknown layer M9 
[11/15 15:59:14   4239s] Type 'man IMPOGDS-392' for more detail.
[11/15 15:59:14   4239s] **WARN: (EMS-27):	Message (IMPOGDS-392) has exceeded the current message display limit of 20.
[11/15 15:59:14   4239s] To increase the message display limit, refer to the product command reference manual.
[11/15 15:59:14   4239s] **ERROR: (IMPOGDS-395):	Invalid object type CELL
Writing GDSII file ...
[11/15 15:59:14   4239s] 	****** db unit per micron = 2000 ******
[11/15 15:59:14   4239s] 	****** output gds2 file unit per micron = 1000 ******
[11/15 15:59:14   4239s] 	****** unit scaling factor = 0.5 ******
[11/15 15:59:14   4239s] **WARN: (IMPOGDS-250):	Specified unit is smaller than the one in db. You may have rounding problems
[11/15 15:59:14   4239s] Output for instance
[11/15 15:59:14   4239s] Output for bump
[11/15 15:59:14   4239s] Output for physical terminals
[11/15 15:59:14   4239s] Output for logical terminals
[11/15 15:59:14   4239s] Output for regular nets
[11/15 15:59:15   4239s] Output for special nets and metal fills
[11/15 15:59:15   4239s] Output for via structure generation total number 139
[11/15 15:59:15   4239s] Statistics for GDS generated (version 3)
[11/15 15:59:15   4239s] ----------------------------------------
[11/15 15:59:15   4239s] Stream Out Layer Mapping Information:
[11/15 15:59:15   4239s] GDS Layer Number          GDS Layer Name
[11/15 15:59:15   4239s] ----------------------------------------
[11/15 15:59:15   4239s]     38                                M8
[11/15 15:59:15   4239s]     57                              VIA7
[11/15 15:59:15   4239s]     34                                M4
[11/15 15:59:15   4239s]     37                                M7
[11/15 15:59:15   4239s]     53                              VIA3
[11/15 15:59:15   4239s]     33                                M3
[11/15 15:59:15   4239s]     36                                M6
[11/15 15:59:15   4239s]     56                              VIA6
[11/15 15:59:15   4239s]     52                              VIA2
[11/15 15:59:15   4239s]     32                                M2
[11/15 15:59:15   4239s]     54                              VIA4
[11/15 15:59:15   4239s]     31                                M1
[11/15 15:59:15   4239s]     51                              VIA1
[11/15 15:59:15   4239s]     35                                M5
[11/15 15:59:15   4239s]     55                              VIA5
[11/15 15:59:15   4239s]     138                               M8
[11/15 15:59:15   4239s]     133                               M3
[11/15 15:59:15   4239s]     134                               M4
[11/15 15:59:15   4239s]     132                               M2
[11/15 15:59:15   4239s]     136                               M6
[11/15 15:59:15   4239s]     135                               M5
[11/15 15:59:15   4239s]     131                               M1
[11/15 15:59:15   4239s]     137                               M7
[11/15 15:59:15   4239s] 
[11/15 15:59:15   4239s] 
[11/15 15:59:15   4239s] Stream Out Information Processed for GDS version 3:
[11/15 15:59:15   4239s] Units: 1000 DBU
[11/15 15:59:15   4239s] 
[11/15 15:59:15   4239s] Object                             Count
[11/15 15:59:15   4239s] ----------------------------------------
[11/15 15:59:15   4239s] Instances                          36226
[11/15 15:59:15   4239s] 
[11/15 15:59:15   4239s] Ports/Pins                           416
[11/15 15:59:15   4239s]     metal layer M2                   302
[11/15 15:59:15   4239s]     metal layer M7                   114
[11/15 15:59:15   4239s] 
[11/15 15:59:15   4239s] Nets                              502029
[11/15 15:59:15   4239s]     metal layer M1                 20343
[11/15 15:59:15   4239s]     metal layer M2                207423
[11/15 15:59:15   4239s]     metal layer M3                134975
[11/15 15:59:15   4239s]     metal layer M4                 64207
[11/15 15:59:15   4239s]     metal layer M5                 58191
[11/15 15:59:15   4239s]     metal layer M6                 15082
[11/15 15:59:15   4239s]     metal layer M7                  1808
[11/15 15:59:15   4239s] 
[11/15 15:59:15   4239s]     Via Instances                 277111
[11/15 15:59:15   4239s] 
[11/15 15:59:15   4239s] Special Nets                       12103
[11/15 15:59:15   4239s]     metal layer M1                   613
[11/15 15:59:15   4239s]     metal layer M2                  2581
[11/15 15:59:15   4239s]     metal layer M3                  3124
[11/15 15:59:15   4239s]     metal layer M4                  3114
[11/15 15:59:15   4239s]     metal layer M5                  2243
[11/15 15:59:15   4239s]     metal layer M6                   269
[11/15 15:59:15   4239s]     metal layer M7                   125
[11/15 15:59:15   4239s]     metal layer M8                    34
[11/15 15:59:15   4239s] 
[11/15 15:59:15   4239s]     Via Instances                  32569
[11/15 15:59:15   4239s] 
[11/15 15:59:15   4239s] Metal Fills                            0
[11/15 15:59:15   4239s] 
[11/15 15:59:15   4239s]     Via Instances                      0
[11/15 15:59:15   4239s] 
[11/15 15:59:15   4239s] Metal FillOPCs                         0
[11/15 15:59:15   4239s] 
[11/15 15:59:15   4239s]     Via Instances                      0
[11/15 15:59:15   4239s] 
[11/15 15:59:15   4239s] Metal FillDRCs                         0
[11/15 15:59:15   4239s] 
[11/15 15:59:15   4239s]     Via Instances                      0
[11/15 15:59:15   4239s] 
[11/15 15:59:15   4239s] Text                                 448
[11/15 15:59:15   4239s]     metal layer M1                    32
[11/15 15:59:15   4239s]     metal layer M2                   302
[11/15 15:59:15   4239s]     metal layer M7                   114
[11/15 15:59:15   4239s] 
[11/15 15:59:15   4239s] 
[11/15 15:59:15   4239s] Blockages                              0
[11/15 15:59:15   4239s] 
[11/15 15:59:15   4239s] 
[11/15 15:59:15   4239s] Custom Text                            0
[11/15 15:59:15   4239s] 
[11/15 15:59:15   4239s] 
[11/15 15:59:15   4239s] Custom Box                             0
[11/15 15:59:15   4239s] 
[11/15 15:59:15   4239s] Trim Metal                             0
[11/15 15:59:15   4239s] 
[11/15 15:59:15   4239s] ######Streamout is finished!
[11/15 15:59:15   4239s] **WARN: (IMPVFG-173):	Verify Geometry does not write any warning markers, so the -warning option does not change the output of the tool. The option will be removed from future releases.
[11/15 15:59:15   4239s]  *** Starting Verify Geometry (MEM: 7145.5) ***
[11/15 15:59:15   4239s] 
[11/15 15:59:15   4239s] **WARN: (IMPVFG-257):	setVerifyGeometryMode/verifyGeometry command is obsolete and should not be used any more. It still works in this release but will be removed in future release. You should change to use set_verify_drc_mode/verify_drc which is the replacement tool for verifyGeometry.
[11/15 15:59:15   4239s]   VERIFY GEOMETRY ...... Starting Verification
[11/15 15:59:15   4239s]   VERIFY GEOMETRY ...... Initializing
[11/15 15:59:15   4239s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[11/15 15:59:15   4239s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[11/15 15:59:15   4239s]                   ...... bin size: 2880
[11/15 15:59:15   4239s] Multi-CPU acceleration using 8 CPU(s).
[11/15 15:59:15   4239s] <CMD> saveDrc /tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/vergQTmpHcUe49/qthread_src.drc
[11/15 15:59:15   4239s] Saving Drc markers ...
[11/15 15:59:15   4239s] ... No Drc file written since there is no markers found.
[11/15 15:59:15   4239s] <CMD> clearDrc
[11/15 15:59:15   4239s]   VERIFY GEOMETRY ...... SubArea : 1 of 28  Thread : 0
[11/15 15:59:15   4239s]   VERIFY GEOMETRY ...... SubArea : 2 of 28  Thread : 1
[11/15 15:59:15   4239s]   VERIFY GEOMETRY ...... SubArea : 3 of 28  Thread : 2
[11/15 15:59:15   4239s]   VERIFY GEOMETRY ...... SubArea : 4 of 28  Thread : 3
[11/15 15:59:15   4239s]   VERIFY GEOMETRY ...... SubArea : 5 of 28  Thread : 4
[11/15 15:59:15   4239s]   VERIFY GEOMETRY ...... SubArea : 9 of 28  Thread : 0
[11/15 15:59:15   4239s]   VERIFY GEOMETRY ...... SubArea : 6 of 28  Thread : 5
[11/15 15:59:15   4239s]   VERIFY GEOMETRY ...... SubArea : 10 of 28  Thread : 1
[11/15 15:59:15   4239s]   VERIFY GEOMETRY ...... SubArea : 7 of 28  Thread : 6
[11/15 15:59:15   4239s]   VERIFY GEOMETRY ...... SubArea : 11 of 28  Thread : 2
[11/15 15:59:15   4239s]   VERIFY GEOMETRY ...... SubArea : 8 of 28  Thread : 7
[11/15 15:59:15   4239s]   VERIFY GEOMETRY ...... SubArea : 12 of 28  Thread : 3
[11/15 15:59:15   4239s]   VERIFY GEOMETRY ...... SubArea : 13 of 28  Thread : 4
[11/15 15:59:15   4239s]   VERIFY GEOMETRY ...... SubArea : 14 of 28  Thread : 5
[11/15 15:59:15   4239s]   VERIFY GEOMETRY ...... SubArea : 15 of 28  Thread : 6
[11/15 15:59:15   4239s]   VERIFY GEOMETRY ...... SubArea : 16 of 28  Thread : 7
[11/15 15:59:15   4239s]   VERIFY GEOMETRY ...... SubArea : 22 of 28  Thread : 5
[11/15 15:59:15   4239s]   VERIFY GEOMETRY ...... SubArea : 23 of 28  Thread : 6
[11/15 15:59:15   4239s]   VERIFY GEOMETRY ...... SubArea : 17 of 28  Thread : 0
[11/15 15:59:15   4239s]   VERIFY GEOMETRY ...... SubArea : 18 of 28  Thread : 1
[11/15 15:59:15   4239s]   VERIFY GEOMETRY ...... SubArea : 20 of 28  Thread : 3
[11/15 15:59:15   4239s]   VERIFY GEOMETRY ...... SubArea : 19 of 28  Thread : 2
[11/15 15:59:15   4239s]   VERIFY GEOMETRY ...... SubArea : 21 of 28  Thread : 4
[11/15 15:59:15   4239s]   VERIFY GEOMETRY ...... SubArea : 24 of 28  Thread : 7
[11/15 15:59:15   4239s]   VERIFY GEOMETRY ...... SubArea : 27 of 28  Thread : 2
[11/15 15:59:15   4239s]   VERIFY GEOMETRY ...... SubArea : 28 of 28  Thread : 3
[11/15 15:59:15   4239s]   VERIFY GEOMETRY ...... SubArea : 25 of 28  Thread : 0
[11/15 15:59:15   4239s]   VERIFY GEOMETRY ...... SubArea : 26 of 28  Thread : 1
[11/15 15:59:19   4256s] VG: elapsed time: 4.00
[11/15 15:59:19   4256s] Begin Summary ...
[11/15 15:59:19   4256s]   Cells       : 0
[11/15 15:59:19   4256s]   SameNet     : 2
[11/15 15:59:19   4256s]   Wiring      : 0
[11/15 15:59:19   4256s]   Antenna     : 0
[11/15 15:59:19   4256s]   Short       : 36
[11/15 15:59:19   4256s]   Overlap     : 91
[11/15 15:59:19   4256s] End Summary
[11/15 15:59:19   4256s] 
[11/15 15:59:19   4256s]   Verification Complete : 129 Viols.  0 Wrngs.
[11/15 15:59:19   4256s] 
[11/15 15:59:19   4256s] **********End: VERIFY GEOMETRY**********
[11/15 15:59:19   4256s]  *** verify geometry (CPU: 0:00:16.3  MEM: 504.6M)
[11/15 15:59:19   4256s] 
[11/15 15:59:19   4256s] **WARN: (IMPFP-3803):	Command "deleteAllRouteBlks" is obsolete and has been replaced by "deleteRouteBlk -all". 
[11/15 15:59:19   4256s] The obsolete command still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "deleteRouteBlk -all".
[11/15 15:59:19   4256s] Type 'man IMPFP-3803' for more detail.
[11/15 15:59:19   4256s] <CMD> addFiller
[11/15 15:59:19   4256s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[11/15 15:59:19   4256s] Type 'man IMPSP-5217' for more detail.
[11/15 15:59:19   4256s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:7145.5M
[11/15 15:59:19   4256s] OPERPROF:   Starting DPlace-Init at level 2, MEM:7145.5M
[11/15 15:59:19   4256s] z: 2, totalTracks: 1
[11/15 15:59:19   4256s] z: 4, totalTracks: 1
[11/15 15:59:19   4256s] z: 6, totalTracks: 1
[11/15 15:59:19   4256s] z: 8, totalTracks: 1
[11/15 15:59:19   4256s] #spOpts: N=65 
[11/15 15:59:19   4256s] All LLGs are deleted
[11/15 15:59:19   4256s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:7145.5M
[11/15 15:59:19   4256s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.001, REAL:0.001, MEM:7145.5M
[11/15 15:59:19   4256s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:7145.5M
[11/15 15:59:19   4256s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:7145.5M
[11/15 15:59:19   4256s] Core basic site is TSMC65ADV10TSITE
[11/15 15:59:19   4256s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:7145.5M
[11/15 15:59:19   4257s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:1.435, REAL:0.182, MEM:7145.5M
[11/15 15:59:19   4257s] SiteArray: non-trimmed site array dimensions = 341 x 5920
[11/15 15:59:19   4257s] SiteArray: use 8,380,416 bytes
[11/15 15:59:19   4257s] SiteArray: current memory after site array memory allocation 7145.5M
[11/15 15:59:19   4257s] SiteArray: FP blocked sites are writable
[11/15 15:59:19   4257s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/15 15:59:19   4257s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:7145.5M
[11/15 15:59:19   4259s] Process 823347 wires and vias for routing blockage analysis
[11/15 15:59:19   4259s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:1.910, REAL:0.240, MEM:7145.5M
[11/15 15:59:19   4259s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:3.394, REAL:0.463, MEM:7145.5M
[11/15 15:59:19   4259s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:3.415, REAL:0.485, MEM:7145.5M
[11/15 15:59:19   4259s] [CPU] DPlace-Init (cpu=0:00:03.4, real=0:00:00.0, mem=7145.5MB).
[11/15 15:59:19   4259s] OPERPROF:   Finished DPlace-Init at level 2, CPU:3.451, REAL:0.521, MEM:7145.5M
[11/15 15:59:19   4259s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:7145.5M
[11/15 15:59:19   4259s]   Signal wire search tree: 779140 elements. (cpu=0:00:00.2, mem=0.0M)
[11/15 15:59:19   4259s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.237, REAL:0.237, MEM:7145.5M
[11/15 15:59:19   4259s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:7145.5M
[11/15 15:59:19   4259s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:7145.5M
[11/15 15:59:19   4259s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:7145.5M
[11/15 15:59:19   4259s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:7145.5M
[11/15 15:59:19   4259s] AddFiller init all instances time CPU:0.003, REAL:0.003
[11/15 15:59:21   4261s] AddFiller main function time CPU:1.729, REAL:1.256
[11/15 15:59:21   4261s] Filler instance commit time CPU:0.359, REAL:0.357
[11/15 15:59:21   4261s] *INFO: Adding fillers to top-module.
[11/15 15:59:21   4261s] *INFO:   Added 0 filler inst  (cell FILL128A10TH / prefix FILLER).
[11/15 15:59:21   4261s] *INFO:   Added 0 filler inst  (cell FILLTIE128A10TH / prefix FILLER).
[11/15 15:59:21   4261s] *INFO:   Added 1943 filler insts (cell FILL64A10TH / prefix FILLER).
[11/15 15:59:21   4261s] *INFO:   Added 0 filler inst  (cell FILLTIE64A10TH / prefix FILLER).
[11/15 15:59:21   4261s] *INFO:   Added 2886 filler insts (cell FILL32A10TH / prefix FILLER).
[11/15 15:59:21   4261s] *INFO:   Added 0 filler inst  (cell FILLTIE32A10TH / prefix FILLER).
[11/15 15:59:21   4261s] *INFO:   Added 4073 filler insts (cell FILL16A10TH / prefix FILLER).
[11/15 15:59:21   4261s] *INFO:   Added 0 filler inst  (cell FILLTIE16A10TH / prefix FILLER).
[11/15 15:59:21   4261s] *INFO:   Added 5315 filler insts (cell FILL8A10TH / prefix FILLER).
[11/15 15:59:21   4261s] *INFO:   Added 0 filler inst  (cell FILLTIE8A10TH / prefix FILLER).
[11/15 15:59:21   4261s] *INFO:   Added 11184 filler insts (cell FILL4A10TH / prefix FILLER).
[11/15 15:59:21   4261s] *INFO:   Added 0 filler inst  (cell FILLTIE4A10TH / prefix FILLER).
[11/15 15:59:21   4261s] *INFO:   Added 13322 filler insts (cell FILL2A10TH / prefix FILLER).
[11/15 15:59:21   4261s] *INFO:   Added 0 filler inst  (cell FILLTIE2A10TH / prefix FILLER).
[11/15 15:59:21   4261s] *INFO:   Added 11962 filler insts (cell FILL1A10TH / prefix FILLER).
[11/15 15:59:21   4261s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:1.752, REAL:1.261, MEM:7145.5M
[11/15 15:59:21   4261s] *INFO: Total 50685 filler insts added - prefix FILLER (CPU: 0:00:05.5).
[11/15 15:59:21   4261s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:1.752, REAL:1.261, MEM:7145.5M
[11/15 15:59:21   4261s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:7145.5M
[11/15 15:59:21   4261s] For 50685 new insts, 50685 new pwr-pin connections were made to global net 'VDD'.
[11/15 15:59:21   4261s] 50685 new gnd-pin connections were made to global net 'VSS'.
[11/15 15:59:21   4261s] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[11/15 15:59:21   4261s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.030, REAL:0.030, MEM:7145.5M
[11/15 15:59:21   4261s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:1.790, REAL:1.299, MEM:7145.5M
[11/15 15:59:21   4261s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:1.790, REAL:1.299, MEM:7145.5M
[11/15 15:59:21   4261s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:7145.5M
[11/15 15:59:21   4261s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:7145.5M
[11/15 15:59:21   4261s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.020, REAL:0.020, MEM:7145.5M
[11/15 15:59:21   4261s] All LLGs are deleted
[11/15 15:59:21   4261s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:7145.5M
[11/15 15:59:21   4261s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:7145.5M
[11/15 15:59:21   4261s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.166, REAL:0.059, MEM:7145.5M
[11/15 15:59:21   4261s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:5.705, REAL:2.176, MEM:7145.5M
[11/15 15:59:21   4261s] ### UNL STATUS #### : verifyConnectivity
[11/15 15:59:21   4261s] <CMD> verifyConnectivity -error 100000 -connectPadSpecialPorts -report rpt/MCU.verifyConnectivity.signoff.rpt
[11/15 15:59:21   4261s] **WARN: (IMPTCM-77):	Option "-connectPadSpecialPorts" for command verifyConnectivity is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/15 15:59:21   4261s] VERIFY_CONNECTIVITY use new engine.
[11/15 15:59:21   4261s] 
[11/15 15:59:21   4261s] ******** Start: VERIFY CONNECTIVITY ********
[11/15 15:59:21   4261s] Start Time: Sat Nov 15 15:59:21 2025
[11/15 15:59:21   4261s] 
[11/15 15:59:21   4261s] Design Name: MCU
[11/15 15:59:21   4261s] Database Units: 2000
[11/15 15:59:21   4261s] Design Boundary: (0.0000, 0.0000) (1186.0000, 686.0000)
[11/15 15:59:21   4261s] Error Limit = 100000; Warning Limit = 50
[11/15 15:59:21   4261s] Check all nets
[11/15 15:59:21   4261s] Use 8 pthreads
[11/15 15:59:21   4262s] **WARN: (IMPVFC-97):	IO pin a0[28] of net a0[28] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[11/15 15:59:21   4262s] **WARN: (IMPVFC-97):	IO pin a0[20] of net a0[20] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[11/15 15:59:21   4262s] **WARN: (IMPVFC-97):	IO pin a0[12] of net a0[12] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[11/15 15:59:21   4262s] **WARN: (IMPVFC-97):	IO pin a0[4] of net a0[4] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[11/15 15:59:21   4262s] **WARN: (IMPVFC-97):	IO pin a0[31] of net a0[31] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[11/15 15:59:21   4262s] **WARN: (IMPVFC-97):	IO pin a0[23] of net a0[23] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[11/15 15:59:21   4262s] **WARN: (IMPVFC-97):	IO pin a0[15] of net a0[15] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[11/15 15:59:21   4262s] **WARN: (IMPVFC-97):	IO pin a0[25] of net a0[25] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[11/15 15:59:21   4262s] **WARN: (IMPVFC-97):	IO pin a0[7] of net a0[7] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[11/15 15:59:21   4262s] **WARN: (IMPVFC-97):	IO pin a0[17] of net a0[17] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[11/15 15:59:21   4262s] **WARN: (IMPVFC-97):	IO pin a0[9] of net a0[9] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[11/15 15:59:21   4262s] **WARN: (IMPVFC-97):	IO pin a0[1] of net a0[1] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[11/15 15:59:21   4262s] **WARN: (IMPVFC-97):	IO pin a0[29] of net a0[29] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[11/15 15:59:21   4262s] **WARN: (IMPVFC-97):	IO pin a0[21] of net a0[21] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[11/15 15:59:21   4262s] **WARN: (IMPVFC-97):	IO pin a0[13] of net a0[13] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[11/15 15:59:21   4262s] **WARN: (IMPVFC-97):	IO pin a0[5] of net a0[5] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[11/15 15:59:21   4262s] **WARN: (IMPVFC-97):	IO pin a0[30] of net a0[30] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[11/15 15:59:21   4262s] **WARN: (IMPVFC-97):	IO pin a0[22] of net a0[22] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[11/15 15:59:21   4262s] **WARN: (IMPVFC-97):	IO pin a0[14] of net a0[14] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[11/15 15:59:21   4262s] **WARN: (IMPVFC-97):	IO pin a0[6] of net a0[6] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[11/15 15:59:21   4262s] **WARN: (EMS-27):	Message (IMPVFC-97) has exceeded the current message display limit of 20.
[11/15 15:59:21   4262s] To increase the message display limit, refer to the product command reference manual.
[11/15 15:59:21   4264s] 
[11/15 15:59:21   4264s] Begin Summary 
[11/15 15:59:21   4264s]   Found no problems or warnings.
[11/15 15:59:21   4264s] End Summary
[11/15 15:59:21   4264s] 
[11/15 15:59:21   4264s] End Time: Sat Nov 15 15:59:21 2025
[11/15 15:59:21   4264s] Time Elapsed: 0:00:00.0
[11/15 15:59:21   4264s] 
[11/15 15:59:21   4264s] ******** End: VERIFY CONNECTIVITY ********
[11/15 15:59:21   4264s]   Verification Complete : 0 Viols.  0 Wrngs.
[11/15 15:59:21   4264s]   (CPU Time: 0:00:02.1  MEM: 0.000M)
[11/15 15:59:21   4264s] 
[11/15 15:59:21   4264s] ### UNL STATUS #### : verifyGeometry
[11/15 15:59:21   4264s]  *** Starting Verify Geometry (MEM: 7145.5) ***
[11/15 15:59:21   4264s] 
[11/15 15:59:21   4264s] **WARN: (IMPVFG-257):	setVerifyGeometryMode/verifyGeometry command is obsolete and should not be used any more. It still works in this release but will be removed in future release. You should change to use set_verify_drc_mode/verify_drc which is the replacement tool for verifyGeometry.
[11/15 15:59:21   4264s]   VERIFY GEOMETRY ...... Starting Verification
[11/15 15:59:21   4264s]   VERIFY GEOMETRY ...... Initializing
[11/15 15:59:21   4264s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[11/15 15:59:21   4264s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[11/15 15:59:21   4264s]                   ...... bin size: 2880
[11/15 15:59:21   4264s] Multi-CPU acceleration using 8 CPU(s).
[11/15 15:59:21   4264s] <CMD> saveDrc /tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/vergQTmpR199sN/qthread_src.drc
[11/15 15:59:21   4264s] Saving Drc markers ...
[11/15 15:59:21   4264s] ... No Drc file written since there is no markers found.
[11/15 15:59:21   4264s] <CMD> clearDrc
[11/15 15:59:21   4264s]   VERIFY GEOMETRY ...... SubArea : 1 of 28  Thread : 0
[11/15 15:59:21   4264s]   VERIFY GEOMETRY ...... SubArea : 2 of 28  Thread : 1
[11/15 15:59:21   4264s]   VERIFY GEOMETRY ...... SubArea : 3 of 28  Thread : 2
[11/15 15:59:21   4264s]   VERIFY GEOMETRY ...... SubArea : 4 of 28  Thread : 3
[11/15 15:59:21   4264s]   VERIFY GEOMETRY ...... SubArea : 5 of 28  Thread : 4
[11/15 15:59:21   4264s]   VERIFY GEOMETRY ...... SubArea : 9 of 28  Thread : 0
[11/15 15:59:21   4264s]   VERIFY GEOMETRY ...... SubArea : 6 of 28  Thread : 5
[11/15 15:59:21   4264s]   VERIFY GEOMETRY ...... SubArea : 10 of 28  Thread : 1
[11/15 15:59:21   4264s]   VERIFY GEOMETRY ...... SubArea : 7 of 28  Thread : 6
[11/15 15:59:21   4264s]   VERIFY GEOMETRY ...... SubArea : 11 of 28  Thread : 2
[11/15 15:59:21   4264s]   VERIFY GEOMETRY ...... SubArea : 8 of 28  Thread : 7
[11/15 15:59:21   4264s]   VERIFY GEOMETRY ...... SubArea : 12 of 28  Thread : 3
[11/15 15:59:21   4264s]   VERIFY GEOMETRY ...... SubArea : 13 of 28  Thread : 4
[11/15 15:59:21   4264s]   VERIFY GEOMETRY ...... SubArea : 14 of 28  Thread : 5
[11/15 15:59:21   4264s]   VERIFY GEOMETRY ...... SubArea : 15 of 28  Thread : 6
[11/15 15:59:21   4264s]   VERIFY GEOMETRY ...... SubArea : 16 of 28  Thread : 7
[11/15 15:59:21   4264s]   VERIFY GEOMETRY ...... SubArea : 22 of 28  Thread : 5
[11/15 15:59:21   4264s]   VERIFY GEOMETRY ...... SubArea : 23 of 28  Thread : 6
[11/15 15:59:21   4264s]   VERIFY GEOMETRY ...... SubArea : 17 of 28  Thread : 0
[11/15 15:59:21   4264s]   VERIFY GEOMETRY ...... SubArea : 18 of 28  Thread : 1
[11/15 15:59:21   4264s]   VERIFY GEOMETRY ...... SubArea : 20 of 28  Thread : 3
[11/15 15:59:21   4264s]   VERIFY GEOMETRY ...... SubArea : 19 of 28  Thread : 2
[11/15 15:59:21   4264s]   VERIFY GEOMETRY ...... SubArea : 21 of 28  Thread : 4
[11/15 15:59:21   4264s]   VERIFY GEOMETRY ...... SubArea : 24 of 28  Thread : 7
[11/15 15:59:21   4264s]   VERIFY GEOMETRY ...... SubArea : 27 of 28  Thread : 2
[11/15 15:59:21   4264s]   VERIFY GEOMETRY ...... SubArea : 28 of 28  Thread : 3
[11/15 15:59:21   4264s]   VERIFY GEOMETRY ...... SubArea : 25 of 28  Thread : 0
[11/15 15:59:21   4264s]   VERIFY GEOMETRY ...... SubArea : 26 of 28  Thread : 1
[11/15 15:59:26   4281s] VG: elapsed time: 5.00
[11/15 15:59:26   4281s] Begin Summary ...
[11/15 15:59:26   4281s]   Cells       : 0
[11/15 15:59:26   4281s]   SameNet     : 0
[11/15 15:59:26   4281s]   Wiring      : 0
[11/15 15:59:26   4281s]   Antenna     : 0
[11/15 15:59:26   4281s]   Short       : 0
[11/15 15:59:26   4281s]   Overlap     : 0
[11/15 15:59:26   4281s] End Summary
[11/15 15:59:26   4281s] 
[11/15 15:59:26   4281s]   Verification Complete : 0 Viols.  0 Wrngs.
[11/15 15:59:26   4281s] 
[11/15 15:59:26   4281s] **********End: VERIFY GEOMETRY**********
[11/15 15:59:26   4281s]  *** verify geometry (CPU: 0:00:17.3  MEM: 525.0M)
[11/15 15:59:26   4281s] 
[11/15 15:59:26   4281s] ### UNL STATUS #### : verifyProcessAntenna
[11/15 15:59:26   4281s] <CMD> verifyProcessAntenna -report rpt/MCU.verifyProcessAntenna.signoff.rpt
[11/15 15:59:26   4281s] 
[11/15 15:59:26   4281s] ******* START VERIFY ANTENNA ********
[11/15 15:59:26   4281s] Report File: rpt/MCU.verifyProcessAntenna.signoff.rpt
[11/15 15:59:26   4281s] LEF Macro File: MCU.antenna.lef
[11/15 15:59:26   4281s] 5000 nets processed: 0 violations
[11/15 15:59:27   4282s] 10000 nets processed: 0 violations
[11/15 15:59:27   4282s] 15000 nets processed: 0 violations
[11/15 15:59:27   4282s] 20000 nets processed: 0 violations
[11/15 15:59:27   4282s] 25000 nets processed: 0 violations
[11/15 15:59:28   4283s] 30000 nets processed: 0 violations
[11/15 15:59:28   4283s] Verification Complete: 0 Violations
[11/15 15:59:28   4283s] ******* DONE VERIFY ANTENNA ********
[11/15 15:59:28   4283s] (CPU Time: 0:00:01.9  MEM: 0.000M)
[11/15 15:59:28   4283s] 
[11/15 15:59:28   4283s] <CMD> fit
[11/15 15:59:28   4283s] <CMD> redraw
[11/15 15:59:28   4283s] <CMD> setDelayCalMode -SIAware false
[11/15 15:59:28   4283s] AAE DB initialization (MEM=7168.64 CPU=0:00:00.0 REAL=0:00:00.0) 
[11/15 15:59:28   4283s] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[11/15 15:59:28   4283s] ### UNL STATUS #### : timeDesign
[11/15 15:59:28   4283s] <CMD> timeDesign -si -signoff -outdir rpt/MCU.timeDesign.signoff.rpt
[11/15 15:59:28   4283s] **WARN: (IMPOPT-7250):	Option -signOff for command timeDesign is obsolete and has been replaced by signoffTimeDesign.
[11/15 15:59:28   4283s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use signoffTimeDesign.
[11/15 15:59:28   4283s] The 'setDelayCalMode -SIAware false' command is set. Running Signoff Base AAE Analysis. If Signoff SI AAE Analysis is required set 'setDelayCalMode -SIAware true'.
[11/15 15:59:28   4283s] **WARN: (IMPOPT-7058):	The command 'timeDesign -signoff -si [-hold | -reportOnly]' is obsolete. To avoid this warning and to ensure compatibility with future releases you should use the very latest Signoff AAE SI Analysis. To do this ensure that'setDelayCalMode -engine default -siAware true' is set & use 'timeDesign-signoff [-hold | -reportOnly]'.
[11/15 15:59:28   4283s] *** timeDesign #2 [begin] : totSession cpu/real = 1:11:23.7/0:22:27.8 (3.2), mem = 7168.6M
[11/15 15:59:28   4283s] Restoring the original setting for timing_disable_library_data_to_data_checks. Setting it to 'false'.
[11/15 15:59:28   4283s] Restoring the original setting for timing_disable_user_data_to_data_checks. Setting it to 'false'.
[11/15 15:59:28   4283s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[11/15 15:59:28   4283s] Deleting AAE DB and timing data for delay calculations...
[11/15 15:59:28   4283s] AAE DB initialization (MEM=7168.64 CPU=0:00:00.0 REAL=0:00:00.0) 
[11/15 15:59:28   4283s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[11/15 15:59:28   4283s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[11/15 15:59:28   4283s] Extraction called for design 'MCU' of instances=86911 and nets=33769 using extraction engine 'postRoute' at effort level 'signoff' .
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s]   Cadence Quantus Extraction - 64-bit Parasitic Extractor - Version
[11/15 15:59:29   4284s] 19.1.3-s062 Tue Jul 23 02:42:20 PDT 2019
[11/15 15:59:29   4284s] ---------------------------------------------------------------------------------------------------------------
[11/15 15:59:29   4284s]                                   Copyright 2019 Cadence Design Systems,
[11/15 15:59:29   4284s] Inc.
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTQRCXLOG-103) : The Command File Options for the current Quantus run are as follows:
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] distributed_processing \
[11/15 15:59:29   4284s] 	 -multi_cpu 8
[11/15 15:59:29   4284s] extract \
[11/15 15:59:29   4284s] 	 -selection "all" \
[11/15 15:59:29   4284s] 	 -type "rc_decoupled"
[11/15 15:59:29   4284s] extraction_setup \
[11/15 15:59:29   4284s] 	 -max_fracture_length 50 \
[11/15 15:59:29   4284s] 	 -promote_pin_pad "LOGICAL"
[11/15 15:59:29   4284s] filter_coupling_cap \
[11/15 15:59:29   4284s] 	 -cap_filtering_mode "absolute_and_relative" \
[11/15 15:59:29   4284s] 	 -coupling_cap_threshold_absolute 0.1 \
[11/15 15:59:29   4284s] 	 -coupling_cap_threshold_relative 1.0 \
[11/15 15:59:29   4284s] 	 -total_cap_threshold 0.0
[11/15 15:59:29   4284s] input_db -type def \
[11/15 15:59:29   4284s] 	 -lef_file_list_file "/tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/tmp_qrc_r3m3XD/qrc.leflist"
[11/15 15:59:29   4284s] log_file \
[11/15 15:59:29   4284s] 	 -dump_options true \
[11/15 15:59:29   4284s] 	 -file_name "qrc_89100_20251115_15:59:28.log"
[11/15 15:59:29   4284s] output_db -type spef \
[11/15 15:59:29   4284s] 	 -short_incomplete_net_pins true \
[11/15 15:59:29   4284s] 	 -subtype "EXTENDED"
[11/15 15:59:29   4284s] output_setup \
[11/15 15:59:29   4284s] 	 -compressed true \
[11/15 15:59:29   4284s] 	 -directory_name "/tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/tmp_qrc_r3m3XD" \
[11/15 15:59:29   4284s] 	 -file_name "MCU" \
[11/15 15:59:29   4284s] 	 -temporary_directory_name "/tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/tmp_qrc_r3m3XD"
[11/15 15:59:29   4284s] process_technology \
[11/15 15:59:29   4284s] 	 -technology_corner \
[11/15 15:59:29   4284s] 		"best_rc_corner" \
[11/15 15:59:29   4284s] 	 -technology_library_file "/tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/tmp_qrc_r3m3XD/_qrc_techlib.defs" \
[11/15 15:59:29   4284s] 	 -technology_name "_qrc_tech_" \
[11/15 15:59:29   4284s] 	 -temperature \
[11/15 15:59:29   4284s] 		25
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-102) : Starting at 2025-Nov-15 15:59:29 (2025-Nov-15 21:59:29 GMT) on host atlas
[11/15 15:59:29   4284s] with pid 112887.
[11/15 15:59:29   4284s] Running binary as: 
[11/15 15:59:29   4284s]  /opt/cadence/EXT191/tools.lnx86/extraction/bin/64bit/qrc -cmd
[11/15 15:59:29   4284s] /tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/tmp_qrc_r3m3XD/__qrc.qrc.cmd
[11/15 15:59:29   4284s] -multi_cpu 8
[11/15 15:59:29   4284s] /tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/tmp_qrc_r3m3XD/qrc.def.gz 
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-142) : Command line arguments:
[11/15 15:59:29   4284s] "-cmd"
[11/15 15:59:29   4284s] "/tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/tmp_qrc_r3m3XD/__qrc.qrc.cmd"
[11/15 15:59:29   4284s] "-multi_cpu"
[11/15 15:59:29   4284s] "8"
[11/15 15:59:29   4284s] "/tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/tmp_qrc_r3m3XD/qrc.def.gz"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option copy_port_to_obs = "true"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option log_file = "qrc_89100_20251115_15:59:28.log"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option max_error_messages = "100"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option message_detail_level = "10"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option tech_file = ""
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option library_name = ""
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option oa_default_rule_name = ""
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option gray_data = "obs"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option use_macro_density = "false"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option comp_prealloc = "0"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option net_prealloc = "0"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option output_directory_name =
[11/15 15:59:29   4284s] "/tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/tmp_qrc_r3m3XD"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option output_coordinate_units = "micron"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option user_comment = ""
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option output_cache_directory_name =
[11/15 15:59:29   4284s] "/tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/tmp_qrc_r3m3XD/.qrctemp"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option keep_temporary_files = "false"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option output_density_tiles = "false"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option output_file_name = "MCU"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option spef_define_file = ""
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option reduce_output = "false"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option debug_log = "false"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option spef_output = "extended"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option dspf_output = "none"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option netlist_output = "none"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option net_cc_output = "false"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option rcdb_output = "false"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option hierarchy_char = "/"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option bus_chars = "[]"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option pin_char = ":"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option output_incomplete_nets_type = "no_pin one_pin disconnected_pin
[11/15 15:59:29   4284s] multiple_partitions floating_resistors"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option layout_scale = "1.0"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option output_file_max_size = "9223372036854775807"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option dump_options = "true"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option output_incomplete_nets = "true"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option output_unrouted_nets = "false"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option treat_special_chars = "true"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option reduction_max_frequency = "1.0e+08"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option compressed_output = "true"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option max_resistor_length = "50"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option promote_instance_ports = "none"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option remove_floating_metals = "false"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option quickcap_file = "false"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option ict_file = "process.ict"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option lefcap_output = "false"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option lefres_output = "false"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option kfactor_file = ""
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option total_c_threshold = "0"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option relative_c_threshold = "1"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option cap_mode = "default"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option parallel_options = ""
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option load_optimized_views = "true"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option advanced_metal_fill = "false"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option metal_fill_type = "floating"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option vmf_rule_file = ""
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option ignore_conn_to_bump = "true"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option lic_queue = "0"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option metal_fill_gds_file = ""
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option density_check_method = "none"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option temperature = "25"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option use_layer_bias_in_cmd_and_process_bias_in_tech = "false"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option map_eeq_to_master_in_output = "false"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option match_res_cap_in_output = "false"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option coupling_c_threshold = "0.1"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option use_name_map_in_spef = "true"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option name_map_start_index_in_spef = "0"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option timeout = "300"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option num_of_trials = "0"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option separate_cc_prefix_in_dspf = "false"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option output_oa = "false"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option oa_analysis_point = "default"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option enable_sensitivity_extraction = "false"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option report_details = "false"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option report_shorts = "false"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option metal_fill_gds_offset_X = "0.0"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option metal_fill_gds_offset_Y = "0.0"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option ignore_pushdown_blockages = "false"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option compress_cache_files = "true"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option strong_gray_debug = "false"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option disable_instances = "true"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option disable_subnodes = "true"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option dump_erosion_info = ""
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option silicon_width_printing = "true"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option unscaled_res_params_printing = "false"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option enable_active_fill_via_processing = "false"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option add_explicit_vias = "false"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option cap_ground_net = "0"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option output_res_temp_coeff = "false"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option write_coupled_decoupled_files = "false"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option capacitance_coupling = "default"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option top_cell = ""
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option input_directory_name = ""
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option binary_input = "false"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option binary_output = "false"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option enable_ieee_sensitivity = "false"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option bump_map_file = ""
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option enable_bump_instance = "false"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option enable_tsv_instance = "false"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option enable_TSV_STA_Cc_model = "false"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option stitch_bump_model = "false"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option stitch_tsv_model = "none"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option enable_eco_mode = "false"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option eco_file = ""
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option override_eco_reference = "true"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option analysis_mode = "timing"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option use_lef_for_hierarchical_def = "false"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option include_gate_forming_layers = "false"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option strict_error_reporting = "false"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option report_outside_diearea_object = "false"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option report_outside_diearea_object_error_limit = "1"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option change_overhang_direction = "false"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option ubump_subckt_file = ""
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option tsv_subckt_file = ""
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option LEF files =
[11/15 15:59:29   4284s] "/opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X1Z_tech.lef
[11/15 15:59:29   4284s] /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/lef/tsmc65_hvt_sc_adv10_macro.lef
[11/15 15:59:29   4284s] ../ip/rom_hvt_pg/rom_hvt_pg.lef
[11/15 15:59:29   4284s] ../ip/sram1p16k_hvt_pg/sram1p16k_hvt_pg.vclef
[11/15 15:59:29   4284s] ../ic/abstracts/myshkin_abs/GlitchFilter/GlitchFilter.lef
[11/15 15:59:29   4284s] ../ic/abstracts/myshkin_abs/PowerOnResetCheng/PowerOnResetCheng.lef
[11/15 15:59:29   4284s] ../ic/abstracts/myshkin_abs/OscillatorCurrentStarved/OscillatorCurrentStarved.lef"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option DEF files =
[11/15 15:59:29   4284s] "/tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/tmp_qrc_r3m3XD/qrc.def.gz"
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option GDSII files = ""
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option GDSII/RDL files = ""
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option SPICE files = ""
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option DENSITY cells = ""
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option stitch bump cells = ""
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option ignored macros = ""
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-143) : Option black macros = ""
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-155) : Layer mappings were not specified.
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-276) : Gds/Oasis Layer Map settings were not specified.
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-548) : Gds/Oasis Fill layer Map settings were not specified.
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-550) : Gds/Oasis Active Fill layer Map settings were not specified.
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-562) : HPB layer settings were not specified.
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-623) : Background density layer mappings were not specified.
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-144) : There were no layer bias commands for R values.
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-151) : Parameter name settings were not specified.
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTGRMP-260) : Layer cluster settings were not specified.
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTHPY-253) : Extraction started at Sat Nov 15 15:59:29 2025.
[11/15 15:59:29   4284s] 
[11/15 15:59:29   4284s] INFO (EXTHPY-232) : Preprocessing stage started at Sat Nov 15 15:59:29 2025.
[11/15 15:59:46   4284s] 
[11/15 15:59:46   4284s] INFO (EXTGRMP-205) : Reading DEF file: /tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/tmp_qrc_r3m3XD/qrc.def.gz
[11/15 15:59:46   4284s] 
[11/15 15:59:46   4284s] 
[11/15 15:59:46   4284s] INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:
[11/15 15:59:46   4284s] 
[11/15 15:59:46   4284s] INFO (EXTGRMP-338) : /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X1Z_tech.lef
[11/15 15:59:46   4284s] 
[11/15 15:59:46   4284s] WARNING (EXTGRMP-330) : LEF layer "POLY1" is not mapped with any tech file layer. Ignoring its definition. 
[11/15 15:59:46   4284s] An error will be issued if its definition is required.
[11/15 15:59:46   4284s] 
[11/15 15:59:46   4284s] WARNING (EXTGRMP-605) : Layer "POLY1" will not be extracted and will be ignored. 
[11/15 15:59:46   4284s] 
[11/15 15:59:46   4284s] 
[11/15 15:59:46   4284s] WARNING (EXTGRMP-330) : LEF layer "M1" is not mapped with any tech file layer. Ignoring its definition. 
[11/15 15:59:46   4284s] An error will be issued if its definition is required.
[11/15 15:59:46   4284s] 
[11/15 15:59:46   4284s] WARNING (EXTGRMP-330) : LEF layer "VIA1" is not mapped with any tech file layer. Ignoring its definition. 
[11/15 15:59:46   4284s] An error will be issued if its definition is required.
[11/15 15:59:46   4284s] 
[11/15 15:59:46   4284s] WARNING (EXTGRMP-330) : LEF layer "M2" is not mapped with any tech file layer. Ignoring its definition. 
[11/15 15:59:46   4284s] An error will be issued if its definition is required.
[11/15 15:59:46   4284s] 
[11/15 15:59:46   4284s] WARNING (EXTGRMP-330) : LEF layer "VIA2" is not mapped with any tech file layer. Ignoring its definition. 
[11/15 15:59:46   4284s] An error will be issued if its definition is required.
[11/15 15:59:46   4284s] 
[11/15 15:59:46   4284s] WARNING (EXTGRMP-330) : LEF layer "M3" is not mapped with any tech file layer. Ignoring its definition. 
[11/15 15:59:46   4284s] An error will be issued if its definition is required.
[11/15 15:59:46   4284s] 
[11/15 15:59:46   4284s] WARNING (EXTGRMP-330) : LEF layer "VIA3" is not mapped with any tech file layer. Ignoring its definition. 
[11/15 15:59:46   4284s] An error will be issued if its definition is required.
[11/15 15:59:46   4284s] 
[11/15 15:59:46   4284s] WARNING (EXTGRMP-330) : LEF layer "M4" is not mapped with any tech file layer. Ignoring its definition. 
[11/15 15:59:46   4284s] An error will be issued if its definition is required.
[11/15 15:59:46   4284s] 
[11/15 15:59:46   4284s] WARNING (EXTGRMP-330) : LEF layer "VIA4" is not mapped with any tech file layer. Ignoring its definition. 
[11/15 15:59:46   4284s] An error will be issued if its definition is required.
[11/15 15:59:46   4284s] 
[11/15 15:59:46   4284s] WARNING (EXTGRMP-330) : LEF layer "M5" is not mapped with any tech file layer. Ignoring its definition. 
[11/15 15:59:46   4284s] An error will be issued if its definition is required.
[11/15 15:59:46   4284s] 
[11/15 15:59:46   4284s] WARNING (EXTGRMP-330) : LEF layer "VIA5" is not mapped with any tech file layer. Ignoring its definition. 
[11/15 15:59:46   4284s] An error will be issued if its definition is required.
[11/15 15:59:46   4284s] 
[11/15 15:59:46   4284s] WARNING (EXTGRMP-330) : LEF layer "M6" is not mapped with any tech file layer. Ignoring its definition. 
[11/15 15:59:46   4284s] An error will be issued if its definition is required.
[11/15 15:59:46   4284s] 
[11/15 15:59:46   4284s] WARNING (EXTGRMP-330) : LEF layer "VIA6" is not mapped with any tech file layer. Ignoring its definition. 
[11/15 15:59:46   4284s] An error will be issued if its definition is required.
[11/15 15:59:46   4284s] 
[11/15 15:59:46   4284s] WARNING (EXTGRMP-330) : LEF layer "M7" is not mapped with any tech file layer. Ignoring its definition. 
[11/15 15:59:46   4284s] An error will be issued if its definition is required.
[11/15 15:59:46   4284s] 
[11/15 15:59:46   4284s] WARNING (EXTGRMP-330) : LEF layer "VIA7" is not mapped with any tech file layer. Ignoring its definition. 
[11/15 15:59:46   4284s] An error will be issued if its definition is required.
[11/15 15:59:46   4284s] 
[11/15 15:59:46   4284s] WARNING (EXTGRMP-330) : LEF layer "M8" is not mapped with any tech file layer. Ignoring its definition. 
[11/15 15:59:46   4284s] An error will be issued if its definition is required.
[11/15 15:59:46   4284s] 
[11/15 15:59:46   4284s] WARNING (EXTGRMP-553) : Via VIA1_H contains a layer "M1" that is not mapped in the technology file. Any instantiation of this via in the design will be ignored.
[11/15 15:59:46   4284s] 
[11/15 15:59:46   4284s] WARNING (EXTGRMP-553) : Via VIA1_H contains a layer "VIA1" that is not mapped in the technology file. Any instantiation of this via in the design will be ignored.
[11/15 15:59:46   4284s] 
[11/15 15:59:46   4284s] WARNING (EXTGRMP-553) : Via VIA1_H contains a layer "M2" that is not mapped in the technology file. Any instantiation of this via in the design will be ignored.
[11/15 15:59:46   4284s] 
[11/15 15:59:46   4284s] WARNING (EXTGRMP-553) : Via VIA1_V contains a layer "M1" that is not mapped in the technology file. Any instantiation of this via in the design will be ignored.
[11/15 15:59:46   4284s] 
[11/15 15:59:46   4284s] WARNING (EXTGRMP-553) : Via VIA1_V contains a layer "VIA1" that is not mapped in the technology file. Any instantiation of this via in the design will be ignored.
[11/15 15:59:46   4284s] 
[11/15 15:59:46   4284s] WARNING (EXTGRMP-553) : Via VIA1_V contains a layer "M2" that is not mapped in the technology file. Any instantiation of this via in the design will be ignored.
[11/15 15:59:46   4284s] 
[11/15 15:59:46   4284s] WARNING (EXTGRMP-553) : Via VIA1_X contains a layer "M1" that is not mapped in the technology file. Any instantiation of this via in the design will be ignored.
[11/15 15:59:46   4284s] 
[11/15 15:59:46   4284s] WARNING (EXTGRMP-553) : Via VIA1_X contains a layer "VIA1" that is not mapped in the technology file. Any instantiation of this via in the design will be ignored.
[11/15 15:59:46   4284s] 
[11/15 15:59:46   4284s] WARNING (EXTGRMP-553) : Via VIA1_X contains a layer "M2" that is not mapped in the technology file. Any instantiation of this via in the design will be ignored.
[11/15 15:59:46   4284s] 
[11/15 15:59:46   4284s] WARNING (EXTGRMP-553) : Via VIA1_XR contains a layer "M1" that is not mapped in the technology file. Any instantiation of this via in the design will be ignored.
[11/15 15:59:46   4284s] 
[11/15 15:59:46   4284s] WARNING (EXTGRMP-553) : Via VIA1_XR contains a layer "VIA1" that is not mapped in the technology file. Any instantiation of this via in the design will be ignored.
[11/15 15:59:46   4284s] 
[11/15 15:59:46   4284s] WARNING (EXTGRMP-553) : Via VIA1_XR contains a layer "M2" that is not mapped in the technology file. Any instantiation of this via in the design will be ignored.
[11/15 15:59:46   4284s] 
[11/15 15:59:46   4284s] WARNING (EXTGRMP-553) : Via VIA2_H contains a layer "M2" that is not mapped in the technology file. Any instantiation of this via in the design will be ignored.
[11/15 15:59:46   4284s] 
[11/15 15:59:46   4284s] WARNING (EXTGRMP-553) : Via VIA2_H contains a layer "VIA2" that is not mapped in the technology file. Any instantiation of this via in the design will be ignored.
[11/15 15:59:46   4284s] 
[11/15 15:59:46   4284s] WARNING (EXTGRMP-553) : Via VIA2_H contains a layer "M3" that is not mapped in the technology file. Any instantiation of this via in the design will be ignored.
[11/15 15:59:46   4284s] 
[11/15 15:59:46   4284s] WARNING (EXTGRMP-553) : Via VIA2_V contains a layer "M2" that is not mapped in the technology file. Any instantiation of this via in the design will be ignored.
[11/15 15:59:46   4284s] 
[11/15 15:59:46   4284s] WARNING (EXTGRMP-553) : Via VIA2_V contains a layer "VIA2" that is not mapped in the technology file. Any instantiation of this via in the design will be ignored.
[11/15 15:59:46   4284s] 
[11/15 15:59:46   4284s] WARNING (EXTGRMP-553) : Via VIA2_V contains a layer "M3" that is not mapped in the technology file. Any instantiation of this via in the design will be ignored.
[11/15 15:59:46   4284s] 
[11/15 15:59:46   4284s] WARNING (EXTGRMP-553) : Via VIA2_X contains a layer "M2" that is not mapped in the technology file. Any instantiation of this via in the design will be ignored.
[11/15 15:59:46   4284s] 
[11/15 15:59:46   4284s] WARNING (EXTGRMP-553) : Via VIA2_X contains a layer "VIA2" that is not mapped in the technology file. Any instantiation of this via in the design will be ignored.
[11/15 15:59:46   4284s] 
[11/15 15:59:46   4284s] WARNING (EXTGRMP-553) : Via VIA2_X contains a layer "M3" that is not mapped in the technology file. Any instantiation of this via in the design will be ignored.
[11/15 15:59:46   4284s] 
[11/15 15:59:46   4284s] WARNING (EXTGRMP-553) : Via VIA2_XR contains a layer "M2" that is not mapped in the technology file. Any instantiation of this via in the design will be ignored.
[11/15 15:59:46   4284s] 
[11/15 15:59:46   4284s] WARNING (EXTGRMP-553) : Via VIA2_XR contains a layer "VIA2" that is not mapped in the technology file. Any instantiation of this via in the design will be ignored.
[11/15 15:59:46   4284s] 
[11/15 15:59:46   4284s] WARNING (EXTGRMP-553) : Via VIA2_XR contains a layer "M3" that is not mapped in the technology file. Any instantiation of this via in the design will be ignored.
[11/15 15:59:46   4284s] 
[11/15 15:59:46   4284s] WARNING (EXTGRMP-553) : Via VIA3_H contains a layer "M3" that is not mapped in the technology file. Any instantiation of this via in the design will be ignored.
[11/15 15:59:46   4284s] 
[11/15 15:59:46   4284s] WARNING (EXTGRMP-553) : Via VIA3_H contains a layer "VIA3" that is not mapped in the technology file. Any instantiation of this via in the design will be ignored.
[11/15 15:59:46   4284s] 
[11/15 15:59:46   4284s] WARNING (EXTGRMP-553) : Via VIA3_H contains a layer "M4" that is not mapped in the technology file. Any instantiation of this via in the design will be ignored.
[11/15 15:59:46   4284s] 
[11/15 15:59:46   4284s] WARNING (EXTGRMP-553) : Via VIA3_V contains a layer "M3" that is not mapped in the technology file. Any instantiation of this via in the design will be ignored.
[11/15 15:59:46   4284s] 
[11/15 15:59:46   4284s] WARNING (EXTGRMP-553) : Via VIA3_V contains a layer "VIA3" that is not mapped in the technology file. Any instantiation of this via in the design will be ignored.
[11/15 15:59:46   4284s] 
[11/15 15:59:46   4284s] WARNING (EXTGRMP-553) : Via VIA3_V contains a layer "M4" that is not mapped in the technology file. Any instantiation of this via in the design will be ignored.
[11/15 15:59:46   4284s] 
[11/15 15:59:46   4284s] INFO (EXTGRMP-338) : /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/lef/tsmc65_hvt_sc_adv10_macro.lef
[11/15 15:59:46   4284s] 
[11/15 15:59:46   4284s] WARNING (EXTGRMP-327) : The LEF parser reported the following warning :
[11/15 15:59:46   4284s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[11/15 15:59:46   4284s] The LEF parser will ignore this statement.
[11/15 15:59:46   4284s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/lef/tsmc65_hvt_sc_adv10_macro.lef at line 2.
[11/15 15:59:46   4284s] 
[11/15 15:59:46   4284s] 
[11/15 15:59:46   4284s] INFO (EXTGRMP-338) : ../ip/rom_hvt_pg/rom_hvt_pg.lef
[11/15 15:59:46   4284s] 
[11/15 15:59:46   4284s] INFO (EXTGRMP-338) : ../ip/sram1p16k_hvt_pg/sram1p16k_hvt_pg.vclef
[11/15 15:59:46   4284s] 
[11/15 15:59:46   4284s] INFO (EXTGRMP-338) : ../ic/abstracts/myshkin_abs/GlitchFilter/GlitchFilter.lef
[11/15 15:59:46   4284s] 
[11/15 15:59:46   4284s] INFO (EXTGRMP-338) : ../ic/abstracts/myshkin_abs/PowerOnResetCheng/PowerOnResetCheng.lef
[11/15 15:59:46   4284s] 
[11/15 15:59:46   4284s] INFO (EXTGRMP-338) : ../ic/abstracts/myshkin_abs/OscillatorCurrentStarved/OscillatorCurrentStarved.lef
[11/15 15:59:46   4284s] 
[11/15 15:59:46   4284s] ERROR (EXTGRMP-341) : LEF layers are not properly mapped to tech file layers, or LEF technology data for the used layers may be missing or incorrect in the technology LEF file. Check if any warning on missing layer mapping is printed before in the log file.
[11/15 15:59:46   4284s]  Technology data must include layer definitions, including width of all routing layers and those layers need to be mapped with LEF layers.
[11/15 15:59:46   4284s] 
[11/15 15:59:46   4284s] ERROR (EXTQRCXLOG-110) : Exiting due to an internal error.
[11/15 15:59:46   4284s] Received signal #11.
[11/15 15:59:46   4284s] Bellow is the program stack trace:
[11/15 15:59:46   4284s] #1 /opt/cadence/EXT191/tools.lnx86/extraction/bin/64bit/qrc : qrcxSignalHandler()+0x26
[11/15 15:59:46   4284s] #2 /lib64/libc.so.6 : ()+0x393e0
[11/15 15:59:46   4284s] #3 /lib64/libc.so.6 : fread()+0x1a
[11/15 15:59:46   4284s] #4 /opt/cadence/EXT191/tools.lnx86/extraction/bin/64bit/qrc : Snz_CompressorHandler::IsCompressFile(std::string const&, unsigned char const*)+0x2d
[11/15 15:59:46   4284s] #5 /opt/cadence/EXT191/tools.lnx86/extraction/bin/64bit/qrc : Snz_GzHandler::gzopen(char const*, char const*)+0x137
[11/15 15:59:46   4284s] #6 /opt/cadence/EXT191/tools.lnx86/extraction/bin/64bit/qrc : Snz_SimpleFile::openFile()+0x162
[11/15 15:59:46   4284s] #7 /opt/cadence/EXT191/tools.lnx86/extraction/bin/64bit/qrc : Snz_SimpleFile::Snz_SimpleFile(std::string const&, char const*, bool, bool, bool, bool, bool, bool, unsigned long, int)+0x101
[11/15 15:59:46   4284s] #8 /opt/cadence/EXT191/tools.lnx86/extraction/bin/64bit/qrc : Snz_InputDB::load_lef_header_data()+0x100
[11/15 15:59:46   4284s] #9 /opt/cadence/EXT191/tools.lnx86/extraction/bin/64bit/qrc : Grmp_Extraction::syncLefPass()+0xfc
[11/15 15:59:46   4284s] #10 /opt/cadence/EXT191/tools.lnx86/extraction/bin/64bit/qrc : Snz_DefDriver<Grmp_DefPass1Actions, Grmp_Extraction>::pass0_parallel()+0xb3
[11/15 15:59:46   4284s] #11 /opt/cadence/EXT191/tools.lnx86/extraction/bin/64bit/qrc : Snz_DefDriver<Grmp_DefPass1Actions, Grmp_Extraction>::process_pass0()+0x598
[11/15 15:59:46   4284s] #12 /opt/cadence/EXT191/tools.lnx86/extraction/bin/64bit/qrc : Snz_DefDriver<Grmp_DefPass1Actions, Grmp_Extraction>::process(std::vector<std::string, std::allocator<std::string> > const&, std::vector<std::string, std::allocator<std::string> > const&)+0x762
[11/15 15:59:46   4284s] #13 /opt/cadence/EXT191/tools.lnx86/extraction/bin/64bit/qrc : Grmp_DefPassDriver::DoNewDefParserFlow(Cpp_StringArray&, Cpp_StringArray&, std::string&, OA_ParserIntf&, Grmp_CellLib*, std::string&, std::string&)+0x3b6
[11/15 15:59:46   4284s] #14 /opt/cadence/EXT191/tools.lnx86/extraction/bin/64bit/qrc : Grmp_DefPassDriver::DoDefRead(std::string&, std::string&, OA_ParserIntf&, Grmp_CellLib*, std::string&, std::string&)+0x136
[11/15 15:59:46   4284s] #15 /opt/cadence/EXT191/tools.lnx86/extraction/bin/64bit/qrc : Grmp_Extraction::RunInputStage(std::string&, std::string&, std::string&, std::string&, std::string const&, OA_ParserIntf&, Grmp_CellLib*)+0x6b
[11/15 15:59:46   4284s] #16 /opt/cadence/EXT191/tools.lnx86/extraction/bin/64bit/qrc : Grmp_Extraction::InitialSetup(std::string const&, std::string&, std::string&, std::string&, std::string&, std::string const&, OA_ParserIntf&)+0xad5
[11/15 15:59:46   4284s] #17 /opt/cadence/EXT191/tools.lnx86/extraction/bin/64bit/qrc : Grmp_Extraction::RunOutputProducingSession(std::string const&)+0x29e
[11/15 15:59:46   4284s] #18 /opt/cadence/EXT191/tools.lnx86/extraction/bin/64bit/qrc : Grmp_Extraction::Run(std::string const&, std::string const&, std::string const&, std::string const&, bool const&)+0xb78
[11/15 15:59:46   4284s] #19 /opt/cadence/EXT191/tools.lnx86/extraction/bin/64bit/qrc : Grmp_Main::DoGrmpSession(int, char**)+0x2a33
[11/15 15:59:46   4284s] #20 /opt/cadence/EXT191/tools.lnx86/extraction/bin/64bit/qrc : Grmp_Main::EstablishLogAndRun(Plx_ExitCode (*)(int, char**), int, char**)+0x149
[11/15 15:59:46   4284s] #21 /opt/cadence/EXT191/tools.lnx86/extraction/bin/64bit/qrc : Grmp_Main::Run(int, char**)+0x4b0
[11/15 15:59:46   4284s] #22 /opt/cadence/EXT191/tools.lnx86/extraction/bin/64bit/qrc : qxMain(int, char**, bool)+0x2c2
[11/15 15:59:46   4284s] #23 /opt/cadence/EXT191/tools.lnx86/extraction/bin/64bit/qrc : qrcxDispatchMgr::runQXC()+0x4c
[11/15 15:59:46   4284s] #24 /opt/cadence/EXT191/tools.lnx86/extraction/bin/64bit/qrc : qrcxMain::runCore(int, char**)+0x1670
[11/15 15:59:46   4284s] #25 /opt/cadence/EXT191/tools.lnx86/extraction/bin/64bit/qrc : qrcxBaseMain::signalRun(int, char**)+0x12f
[11/15 15:59:46   4284s] 
[11/15 15:59:46   4284s] 
[11/15 15:59:46   4284s] 
[11/15 15:59:46   4284s] 
[11/15 15:59:46   4284s] ERROR (EXTDPW-105) : Session cannot continue due to previously reported errors.
[11/15 15:59:47   4284s] 
[11/15 15:59:47   4284s] ERROR (EXTGRMP-103) : Current job number 4 failed. Please check stdout and log files for more
[11/15 15:59:47   4284s] details. Exiting...
[11/15 15:59:47   4284s] 
[11/15 15:59:47   4284s] INFO (EXTHPY-254) : Extraction completed successfully at Sat Nov 15 15:59:47 2025.
[11/15 15:59:47   4284s] 
[11/15 15:59:47   4284s] Ending at 2025-Nov-15 15:59:47 (2025-Nov-15 21:59:47 GMT).
[11/15 15:59:47   4284s] 
[11/15 15:59:47   4284s]  Tool:                    Cadence Quantus Extraction 64-bit
[11/15 15:59:47   4284s]  Version:                 19.1.3-s062 Tue Jul 23 02:42:20 PDT 2019
[11/15 15:59:47   4284s]  IR Build No:             062 
[11/15 15:59:47   4284s]  Techfile:                Unknown ; version: Unknown 
[11/15 15:59:47   4284s]  License(s) used:         0 of Unknown 
[11/15 15:59:47   4284s]  User Name:               mseminario2
[11/15 15:59:47   4284s]  Host Name:               atlas
[11/15 15:59:47   4284s]  Host OS Release:         Linux 5.3.18-lp152.106-default
[11/15 15:59:47   4284s]  Host OS Version:         #1 SMP Mon Nov 22 08:38:17 UTC 2021 (52078fe)
[11/15 15:59:47   4284s]  Run duration:            00:00:00 CPU time, 00:00:18 clock time
[11/15 15:59:47   4284s]  Max (Total) memory used: 0 MB
[11/15 15:59:47   4284s]  Max (CPU) memory used:   0 MB
[11/15 15:59:47   4284s]  Max Temp-Directory used: 0 MB
[11/15 15:59:47   4284s]  Nets/hour:               0K nets/CPU-hr, 0K nets/clock-hr
[11/15 15:59:47   4284s]  Design data:
[11/15 15:59:47   4284s]     Components:           0
[11/15 15:59:47   4284s]     Phy components:       0
[11/15 15:59:47   4284s]     Nets:                 0
[11/15 15:59:47   4284s]     Unconnected pins:     0
[11/15 15:59:47   4284s]  Warning messages:        49
[11/15 15:59:47   4284s]  Error messages:          4
[11/15 15:59:47   4284s] 
[11/15 15:59:47   4284s] Exit code 2.
[11/15 15:59:47   4284s] Cadence Quantus Extraction completed unsuccessfully at 2025-Nov-15 15:59:47
[11/15 15:59:47   4284s] (2025-Nov-15 21:59:47 GMT).
[11/15 15:59:48   4303s] Total CPU time: 20.05 sec
[11/15 15:59:48   4303s] Total Real time: 20.0 sec
[11/15 15:59:48   4303s] Total Memory Usage: 7164.644531 Mbytes
[11/15 15:59:48   4303s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[11/15 15:59:48   4303s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[11/15 15:59:48   4303s] *** timeDesign #2 [finish] : cpu/real = 0:00:20.1/0:00:19.8 (1.0), totSession cpu/real = 1:11:43.8/0:22:47.5 (3.1), mem = 7164.6M
[11/15 15:59:48   4303s] 
[11/15 15:59:48   4303s] =============================================================================================
[11/15 15:59:48   4303s]  Final TAT Report for timeDesign #2                                             20.12-s088_1
[11/15 15:59:48   4303s] =============================================================================================
[11/15 15:59:48   4303s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/15 15:59:48   4303s] ---------------------------------------------------------------------------------------------
[11/15 15:59:48   4303s] [ MISC                   ]          0:00:19.8  ( 100.0 % )     0:00:19.8 /  0:00:20.1    1.0
[11/15 15:59:48   4303s] ---------------------------------------------------------------------------------------------
[11/15 15:59:48   4303s]  timeDesign #2 TOTAL                0:00:19.8  ( 100.0 % )     0:00:19.8 /  0:00:20.1    1.0
[11/15 15:59:48   4303s] ---------------------------------------------------------------------------------------------
[11/15 15:59:48   4303s] 
[11/15 15:59:48   4303s] ### UNL STATUS #### : report_clock_timing
[11/15 15:59:48   4303s] <CMD> setAnalysisMode -cppr both
[11/15 15:59:48   4303s] <CMD> report_clock_timing \
    -type skew \
    -nworst 10 > $REPORT_DIR/$DESIGN_NAME.report_clock_timing.skew.signoff.rpt
[11/15 15:59:48   4303s] #################################################################################
[11/15 15:59:48   4303s] # Design Stage: PostRoute
[11/15 15:59:48   4303s] # Design Name: MCU
[11/15 15:59:48   4303s] # Design Mode: 65nm
[11/15 15:59:48   4303s] # Analysis Mode: MMMC OCV 
[11/15 15:59:48   4303s] # Parasitics Mode: No SPEF/RCDB 
[11/15 15:59:48   4303s] # Signoff Settings: SI Off 
[11/15 15:59:48   4303s] #################################################################################
[11/15 15:59:48   4303s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[11/15 15:59:48   4304s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[31] of net a0[31] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:59:48   4304s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[30] of net a0[30] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:59:48   4304s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[29] of net a0[29] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:59:48   4304s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[28] of net a0[28] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:59:48   4304s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[27] of net a0[27] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:59:48   4304s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[26] of net a0[26] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:59:48   4304s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[25] of net a0[25] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:59:48   4304s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[24] of net a0[24] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:59:48   4304s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[23] of net a0[23] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:59:48   4304s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[22] of net a0[22] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:59:48   4304s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[21] of net a0[21] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:59:48   4304s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[20] of net a0[20] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:59:48   4304s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[19] of net a0[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:59:48   4304s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[18] of net a0[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:59:48   4304s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[17] of net a0[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:59:48   4304s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[16] of net a0[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:59:48   4304s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[15] of net a0[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:59:48   4304s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[14] of net a0[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:59:48   4304s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[13] of net a0[13] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:59:48   4304s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a0[12] of net a0[12] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/15 15:59:48   4304s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[11/15 15:59:48   4304s] #To increase the message display limit, refer to the product command reference manual.
[11/15 15:59:48   4304s] ### Net info: total nets: 33769
[11/15 15:59:48   4304s] ### Net info: dirty nets: 0
[11/15 15:59:48   4304s] ### Net info: marked as disconnected nets: 0
[11/15 15:59:49   4305s] #num needed restored net=0
[11/15 15:59:49   4305s] #need_extraction net=0 (total=33769)
[11/15 15:59:49   4305s] ### Net info: fully routed nets: 31838
[11/15 15:59:49   4305s] ### Net info: trivial (< 2 pins) nets: 1931
[11/15 15:59:49   4305s] ### Net info: unrouted nets: 0
[11/15 15:59:49   4305s] ### Net info: re-extraction nets: 0
[11/15 15:59:49   4305s] ### Net info: ignored nets: 0
[11/15 15:59:49   4305s] ### Net info: skip routing nets: 0
[11/15 15:59:49   4306s] ### import design signature (368): route=1157014602 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1282332269 net_attr=2117924071 dirty_area=0 del_dirty_area=0 cell=1987252165 placement=1121399495 pin_access=1588411196 halo=0
[11/15 15:59:49   4306s] #Extract in post route mode
[11/15 15:59:49   4306s] #Start routing data preparation on Sat Nov 15 15:59:49 2025
[11/15 15:59:49   4306s] #
[11/15 15:59:49   4307s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[11/15 15:59:49   4307s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[11/15 15:59:49   4307s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[11/15 15:59:49   4307s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[11/15 15:59:49   4307s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[11/15 15:59:49   4307s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[11/15 15:59:49   4307s] # M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[11/15 15:59:49   4307s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[11/15 15:59:50   4307s] #Regenerating Ggrids automatically.
[11/15 15:59:50   4307s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[11/15 15:59:50   4307s] #Using automatically generated G-grids.
[11/15 15:59:50   4307s] #Done routing data preparation.
[11/15 15:59:50   4307s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 5754.49 (MB), peak = 6191.05 (MB)
[11/15 15:59:50   4307s] #
[11/15 15:59:50   4307s] #Start tQuantus RC extraction...
[11/15 15:59:50   4307s] #Start building rc corner(s)...
[11/15 15:59:50   4307s] #Number of RC Corner = 2
[11/15 15:59:50   4307s] #Corner best_rc_corner /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/voltagestorm/tsmc65_hvt_sc_adv10_9lm_2thick.cl/icecaps.tch 25.000000 (real) 
[11/15 15:59:50   4307s] #Corner worst_rc_corner /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/voltagestorm/tsmc65_hvt_sc_adv10_9lm_2thick.cl/icecaps.tch 25.000000 (real) 
[11/15 15:59:50   4307s] #Layer METAL_9 does not exist in nanoroute.
[11/15 15:59:50   4307s] #METAL_1 -> M1 (1)
[11/15 15:59:50   4307s] #METAL_2 -> M2 (2)
[11/15 15:59:50   4307s] #METAL_3 -> M3 (3)
[11/15 15:59:50   4307s] #METAL_4 -> M4 (4)
[11/15 15:59:50   4307s] #METAL_5 -> M5 (5)
[11/15 15:59:50   4307s] #METAL_6 -> M6 (6)
[11/15 15:59:50   4307s] #METAL_7 -> M7 (7)
[11/15 15:59:50   4307s] #METAL_8 -> M8 (8)
[11/15 15:59:50   4307s] #Layer METAL_9 does not exist in nanoroute.
[11/15 15:59:50   4307s] #SADV-On
[11/15 15:59:50   4307s] # Corner(s) : 
[11/15 15:59:50   4307s] #best_rc_corner [25.00] 
[11/15 15:59:50   4307s] #worst_rc_corner [25.00]
[11/15 15:59:50   4308s] # Corner id: 0
[11/15 15:59:50   4308s] # Layout Scale: 1.000000
[11/15 15:59:50   4308s] # Has Metal Fill model: yes
[11/15 15:59:50   4308s] # Temperature was set
[11/15 15:59:50   4308s] # Temperature : 25.000000
[11/15 15:59:50   4308s] # Ref. Temp   : 25.000000
[11/15 15:59:50   4308s] # Corner id: 1
[11/15 15:59:50   4308s] # Layout Scale: 1.000000
[11/15 15:59:50   4308s] # Has Metal Fill model: yes
[11/15 15:59:50   4308s] # Temperature was set
[11/15 15:59:50   4308s] # Temperature : 25.000000
[11/15 15:59:50   4308s] # Ref. Temp   : 25.000000
[11/15 15:59:50   4308s] #SADV-Off
[11/15 15:59:50   4308s] #total pattern=165 [9, 450]
[11/15 15:59:50   4308s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[11/15 15:59:50   4308s] #found CAPMODEL /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/voltagestorm/tsmc65_hvt_sc_adv10_9lm_2thick.cl/icecaps.tch
[11/15 15:59:50   4308s] #found RESMODEL /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/voltagestorm/tsmc65_hvt_sc_adv10_9lm_2thick.cl/icecaps.tch 25.000000 
[11/15 15:59:50   4308s] #number model r/c [1,1] [9,450] read
[11/15 15:59:51   4308s] #0 rcmodel(s) requires rebuild
[11/15 15:59:51   4308s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 5769.30 (MB), peak = 6191.05 (MB)
[11/15 15:59:51   4308s] #Start building rc corner(s)...
[11/15 15:59:51   4308s] #Number of RC Corner = 2
[11/15 15:59:51   4308s] #Corner best_rc_corner /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/voltagestorm/tsmc65_hvt_sc_adv10_9lm_2thick.cl/icecaps.tch 25.000000 (real) 
[11/15 15:59:51   4308s] #Corner worst_rc_corner /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/voltagestorm/tsmc65_hvt_sc_adv10_9lm_2thick.cl/icecaps.tch 25.000000 (real) 
[11/15 15:59:51   4308s] #Layer METAL_9 does not exist in nanoroute.
[11/15 15:59:51   4308s] #METAL_1 -> M1 (1)
[11/15 15:59:51   4308s] #METAL_2 -> M2 (2)
[11/15 15:59:51   4308s] #METAL_3 -> M3 (3)
[11/15 15:59:51   4308s] #METAL_4 -> M4 (4)
[11/15 15:59:51   4308s] #METAL_5 -> M5 (5)
[11/15 15:59:51   4308s] #METAL_6 -> M6 (6)
[11/15 15:59:51   4308s] #METAL_7 -> M7 (7)
[11/15 15:59:51   4308s] #METAL_8 -> M8 (8)
[11/15 15:59:51   4308s] #Layer METAL_9 does not exist in nanoroute.
[11/15 15:59:51   4308s] #SADV-On
[11/15 15:59:51   4308s] # Corner(s) : 
[11/15 15:59:51   4308s] #best_rc_corner [25.00] 
[11/15 15:59:51   4308s] #worst_rc_corner [25.00]
[11/15 15:59:51   4308s] # Corner id: 0
[11/15 15:59:51   4308s] # Layout Scale: 1.000000
[11/15 15:59:51   4308s] # Has Metal Fill model: yes
[11/15 15:59:51   4308s] # Temperature was set
[11/15 15:59:51   4308s] # Temperature : 25.000000
[11/15 15:59:51   4308s] # Ref. Temp   : 25.000000
[11/15 15:59:51   4308s] # Corner id: 1
[11/15 15:59:51   4308s] # Layout Scale: 1.000000
[11/15 15:59:51   4308s] # Has Metal Fill model: yes
[11/15 15:59:51   4308s] # Temperature was set
[11/15 15:59:51   4308s] # Temperature : 25.000000
[11/15 15:59:51   4308s] # Ref. Temp   : 25.000000
[11/15 15:59:51   4308s] #SADV-Off
[11/15 15:59:51   4308s] #total pattern=165 [9, 450]
[11/15 15:59:51   4308s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[11/15 15:59:51   4308s] #found CAPMODEL /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/voltagestorm/tsmc65_hvt_sc_adv10_9lm_2thick.cl/icecaps.tch
[11/15 15:59:51   4308s] #found RESMODEL /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/voltagestorm/tsmc65_hvt_sc_adv10_9lm_2thick.cl/icecaps.tch 25.000000 
[11/15 15:59:51   4308s] #number model r/c [1,1] [9,450] read
[11/15 15:59:52   4308s] #0 rcmodel(s) requires rebuild
[11/15 15:59:52   4308s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 5768.93 (MB), peak = 6191.05 (MB)
[11/15 15:59:52   4308s] #Start init net ripin tree building
[11/15 15:59:52   4308s] #Finish init net ripin tree building
[11/15 15:59:52   4308s] #Cpu time = 00:00:00
[11/15 15:59:52   4308s] #Elapsed time = 00:00:00
[11/15 15:59:52   4308s] #Increased memory = 0.54 (MB)
[11/15 15:59:52   4308s] #Total memory = 5769.47 (MB)
[11/15 15:59:52   4308s] #Peak memory = 6191.05 (MB)
[11/15 15:59:52   4308s] #Using multithreading with 8 threads.
[11/15 15:59:52   4308s] #begin processing metal fill model file
[11/15 15:59:52   4308s] #end processing metal fill model file
[11/15 15:59:52   4309s] #Length limit = 200 pitches
[11/15 15:59:52   4309s] #opt mode = 2
[11/15 15:59:52   4309s] #Start generate extraction boxes.
[11/15 15:59:52   4309s] #
[11/15 15:59:52   4309s] #Extract using 30 x 30 Hboxes
[11/15 15:59:52   4309s] #15x9 initial hboxes
[11/15 15:59:52   4309s] #Use area based hbox pruning.
[11/15 15:59:52   4309s] #0/0 hboxes pruned.
[11/15 15:59:52   4309s] #Complete generating extraction boxes.
[11/15 15:59:52   4309s] #Extract 94 hboxes with 8 threads on machine with  2.20GHz 512KB Cache 128CPU...
[11/15 15:59:52   4309s] #Process 0 special clock nets for rc extraction
[11/15 15:59:52   4309s] #Need to add unplaced ipin PIN:a0[3] of net 3982(a0[3]) into rc tree
[11/15 15:59:52   4309s] #Need to add unplaced ipin PIN:a0[1] of net 3992(a0[1]) into rc tree
[11/15 15:59:52   4309s] #Need to add unplaced ipin PIN:a0[25] of net 4031(a0[25]) into rc tree
[11/15 15:59:52   4309s] #Need to add unplaced ipin PIN:a0[9] of net 4011(a0[9]) into rc tree
[11/15 15:59:52   4309s] #Need to add unplaced ipin PIN:a0[7] of net 3994(a0[7]) into rc tree
[11/15 15:59:52   4309s] #Need to add unplaced ipin PIN:a0[27] of net 4071(a0[27]) into rc tree
[11/15 15:59:52   4309s] #Need to add unplaced ipin PIN:a0[5] of net 4098(a0[5]) into rc tree
[11/15 15:59:52   4309s] #Need to add unplaced ipin PIN:a0[11] of net 4152(a0[11]) into rc tree
[11/15 15:59:52   4309s] #Need to add unplaced ipin PIN:a0[2] of net 4213(a0[2]) into rc tree
[11/15 15:59:52   4309s] #Need to add unplaced ipin PIN:a0[19] of net 4216(a0[19]) into rc tree
[11/15 15:59:52   4309s] #Need to add unplaced ipin PIN:a0[15] of net 4238(a0[15]) into rc tree
[11/15 15:59:52   4309s] #Need to add unplaced ipin PIN:a0[16] of net 4245(a0[16]) into rc tree
[11/15 15:59:52   4309s] #Need to add unplaced ipin PIN:a0[6] of net 4247(a0[6]) into rc tree
[11/15 15:59:52   4309s] #Need to add unplaced ipin PIN:a0[4] of net 4253(a0[4]) into rc tree
[11/15 15:59:52   4309s] #Need to add unplaced ipin PIN:a0[22] of net 4283(a0[22]) into rc tree
[11/15 15:59:52   4309s] #Need to add unplaced ipin PIN:a0[30] of net 4289(a0[30]) into rc tree
[11/15 15:59:52   4309s] #Need to add unplaced ipin PIN:a0[14] of net 4293(a0[14]) into rc tree
[11/15 15:59:52   4309s] #Need to add unplaced ipin PIN:a0[0] of net 4291(a0[0]) into rc tree
[11/15 15:59:52   4309s] #Need to add unplaced ipin PIN:a0[21] of net 4309(a0[21]) into rc tree
[11/15 15:59:52   4309s] #Need to add unplaced ipin PIN:a0[10] of net 4372(a0[10]) into rc tree
[11/15 15:59:52   4309s] #Need to add unplaced ipin PIN:a0[29] of net 4408(a0[29]) into rc tree
[11/15 15:59:52   4309s] #Need to add unplaced ipin PIN:a0[18] of net 4450(a0[18]) into rc tree
[11/15 15:59:52   4309s] #Need to add unplaced ipin PIN:a0[20] of net 4473(a0[20]) into rc tree
[11/15 15:59:52   4309s] #Need to add unplaced ipin PIN:a0[13] of net 4484(a0[13]) into rc tree
[11/15 15:59:52   4309s] #Need to add unplaced ipin PIN:a0[12] of net 4528(a0[12]) into rc tree
[11/15 15:59:52   4309s] #Need to add unplaced ipin PIN:a0[8] of net 4555(a0[8]) into rc tree
[11/15 15:59:52   4309s] #Need to add unplaced ipin PIN:a0[23] of net 4561(a0[23]) into rc tree
[11/15 15:59:52   4309s] #Need to add unplaced ipin PIN:a0[26] of net 4618(a0[26]) into rc tree
[11/15 15:59:52   4309s] #Need to add unplaced ipin PIN:a0[17] of net 4666(a0[17]) into rc tree
[11/15 15:59:52   4309s] #Need to add unplaced ipin PIN:a0[28] of net 4696(a0[28]) into rc tree
[11/15 15:59:52   4309s] #Need to add unplaced ipin PIN:a0[31] of net 4836(a0[31]) into rc tree
[11/15 15:59:52   4309s] #Need to add unplaced ipin PIN:a0[24] of net 4889(a0[24]) into rc tree
[11/15 15:59:52   4310s] #Total 31838 nets were built. 3989 nodes added to break long wires. 0 net(s) have incomplete routes.
[11/15 15:59:56   4330s] #Run Statistics for Extraction:
[11/15 15:59:56   4330s] #   Cpu time = 00:00:21, elapsed time = 00:00:03 .
[11/15 15:59:56   4330s] #   Increased memory =   449.68 (MB), total memory =  6219.44 (MB), peak memory =  6228.52 (MB)
[11/15 15:59:56   4332s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 5868.82 (MB), peak = 6228.52 (MB)
[11/15 15:59:56   4333s] #RC Statistics: 220190 Res, 138328 Ground Cap, 109960 XCap (Edge to Edge)
[11/15 15:59:56   4333s] #RC V/H edge ratio: 0.52, Avg V/H Edge Length: 6391.66 (123987), Avg L-Edge Length: 10389.07 (69878)
[11/15 15:59:56   4333s] #Start writing rcdb into /tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/nr89100_LEDrN1.rcdb.d
[11/15 15:59:57   4334s] #Finish writing rcdb with 252493 nodes, 220655 edges, and 237598 xcaps
[11/15 15:59:57   4334s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 5868.61 (MB), peak = 6228.52 (MB)
[11/15 15:59:57   4334s] Restoring parasitic data from file '/tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/nr89100_LEDrN1.rcdb.d' ...
[11/15 15:59:57   4334s] Opening parasitic data file '/tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/nr89100_LEDrN1.rcdb.d' for reading (mem: 7443.785M)
[11/15 15:59:57   4334s] Reading RCDB with compressed RC data.
[11/15 15:59:57   4334s] Opening parasitic data file '/tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/nr89100_LEDrN1.rcdb.d' for content verification (mem: 7443.785M)
[11/15 15:59:57   4334s] Reading RCDB with compressed RC data.
[11/15 15:59:57   4334s] Closing parasitic data file '/tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/nr89100_LEDrN1.rcdb.d': 0 access done (mem: 7443.785M)
[11/15 15:59:57   4334s] Closing parasitic data file '/tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/nr89100_LEDrN1.rcdb.d': 0 access done (mem: 7443.785M)
[11/15 15:59:57   4334s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 7443.785M)
[11/15 15:59:57   4334s] Following multi-corner parasitics specified:
[11/15 15:59:57   4334s] 	/tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/nr89100_LEDrN1.rcdb.d (rcdb)
[11/15 15:59:57   4334s] Opening parasitic data file '/tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/nr89100_LEDrN1.rcdb.d' for reading (mem: 7443.785M)
[11/15 15:59:57   4334s] Reading RCDB with compressed RC data.
[11/15 15:59:57   4334s] 		Cell MCU has rcdb /tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/nr89100_LEDrN1.rcdb.d specified
[11/15 15:59:57   4334s] Cell MCU, hinst 
[11/15 15:59:57   4334s] processing rcdb (/tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/nr89100_LEDrN1.rcdb.d) for hinst (top) of cell (MCU);
[11/15 15:59:57   4335s] Closing parasitic data file '/tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/nr89100_LEDrN1.rcdb.d': 0 access done (mem: 7475.785M)
[11/15 15:59:57   4335s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=7443.785M)
[11/15 15:59:57   4335s] Opening parasitic data file '/tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/MCU_89100_QSU6Fs.rcdb.d/MCU.rcdb.d' for reading (mem: 7443.785M)
[11/15 15:59:57   4335s] Reading RCDB with compressed RC data.
[11/15 15:59:57   4335s] Closing parasitic data file '/tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/MCU_89100_QSU6Fs.rcdb.d/MCU.rcdb.d': 0 access done (mem: 7443.785M)
[11/15 15:59:57   4335s] Lumped Parasitic Loading Completed (total cpu=0:00:00.2, real=0:00:00.0, current mem=7443.785M)
[11/15 15:59:57   4335s] Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:00.0 mem: 7443.785M)
[11/15 15:59:57   4335s] #
[11/15 15:59:57   4335s] #Restore RCDB.
[11/15 15:59:57   4335s] #
[11/15 15:59:57   4335s] #Complete tQuantus RC extraction.
[11/15 15:59:57   4335s] #Cpu time = 00:00:28
[11/15 15:59:57   4335s] #Elapsed time = 00:00:07
[11/15 15:59:57   4335s] #Increased memory = 114.98 (MB)
[11/15 15:59:57   4335s] #Total memory = 5869.48 (MB)
[11/15 15:59:57   4335s] #Peak memory = 6228.52 (MB)
[11/15 15:59:57   4335s] #
[11/15 15:59:57   4335s] #3989 inserted nodes are removed
[11/15 15:59:57   4335s] ### export design design signature (370): route=1055618872 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1282332269 net_attr=304686725 dirty_area=0 del_dirty_area=0 cell=1987252165 placement=1121399495 pin_access=1588411196 halo=2019803932
[11/15 15:59:58   4337s] ### import design signature (371): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1588411196 halo=0
[11/15 15:59:58   4337s] #Start Inst Signature in MT(0)
[11/15 15:59:58   4338s] #Start Net Signature in MT(59563404)
[11/15 15:59:58   4338s] #Calculate SNet Signature in MT (118483338)
[11/15 15:59:58   4338s] #Run time and memory report for RC extraction:
[11/15 15:59:58   4338s] #RC extraction running on  2.20GHz 512KB Cache 128CPU.
[11/15 15:59:58   4338s] #Run Statistics for snet signature:
[11/15 15:59:58   4338s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.40/8, scale score = 0.17.
[11/15 15:59:58   4338s] #    Increased memory =    -1.39 (MB), total memory =  5708.18 (MB), peak memory =  6228.52 (MB)
[11/15 15:59:58   4338s] #Run Statistics for Net Final Signature:
[11/15 15:59:58   4338s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/15 15:59:58   4338s] #   Increased memory =     0.00 (MB), total memory =  5709.56 (MB), peak memory =  6228.52 (MB)
[11/15 15:59:58   4338s] #Run Statistics for Net launch:
[11/15 15:59:58   4338s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  7.46/8, scale score = 0.93.
[11/15 15:59:58   4338s] #    Increased memory =     0.14 (MB), total memory =  5709.56 (MB), peak memory =  6228.52 (MB)
[11/15 15:59:58   4338s] #Run Statistics for Net init_dbsNet_slist:
[11/15 15:59:58   4338s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/15 15:59:58   4338s] #   Increased memory =     0.00 (MB), total memory =  5709.42 (MB), peak memory =  6228.52 (MB)
[11/15 15:59:58   4338s] #Run Statistics for net signature:
[11/15 15:59:58   4338s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  6.70/8, scale score = 0.84.
[11/15 15:59:58   4338s] #    Increased memory =     0.14 (MB), total memory =  5709.56 (MB), peak memory =  6228.52 (MB)
[11/15 15:59:58   4338s] #Run Statistics for inst signature:
[11/15 15:59:58   4338s] #   Cpu time = 00:00:01, elapsed time = 00:00:00 , scale factor =  5.69/8, scale score = 0.71.
[11/15 15:59:58   4338s] #    Increased memory =    -2.99 (MB), total memory =  5709.42 (MB), peak memory =  6228.52 (MB)
[11/15 15:59:59   4339s] Topological Sorting (REAL = 0:00:00.0, MEM = 7313.3M, InitMEM = 7313.3M)
[11/15 15:59:59   4339s] Calculate early delays in OCV mode...
[11/15 15:59:59   4339s] Calculate late delays in OCV mode...
[11/15 15:59:59   4339s] Start delay calculation (fullDC) (8 T). (MEM=7313.33)
[11/15 15:59:59   4339s] *** Calculating scaling factor for max_library_set libraries using the default operating condition of each library.
[11/15 15:59:59   4339s] Start AAE Lib Loading. (MEM=7333.06)
[11/15 15:59:59   4339s] End AAE Lib Loading. (MEM=7333.06 CPU=0:00:00.0 Real=0:00:00.0)
[11/15 15:59:59   4339s] End AAE Lib Interpolated Model. (MEM=7333.06 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 15:59:59   4339s] First Iteration Infinite Tw... 
[11/15 16:00:00   4339s] Opening parasitic data file '/tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/MCU_89100_QSU6Fs.rcdb.d/MCU.rcdb.d' for reading (mem: 7333.059M)
[11/15 16:00:00   4339s] Reading RCDB with compressed RC data.
[11/15 16:00:00   4339s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 7333.1M)
[11/15 16:00:00   4345s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[11/15 16:00:00   4345s] End delay calculation. (MEM=7718 CPU=0:00:05.3 REAL=0:00:00.0)
[11/15 16:00:00   4345s] End delay calculation (fullDC). (MEM=7718 CPU=0:00:06.2 REAL=0:00:01.0)
[11/15 16:00:00   4345s] *** CDM Built up (cpu=0:00:41.9  real=0:00:12.0  mem= 7718.0M) ***
[11/15 16:00:01   4349s] ### UNL STATUS #### : report_timing
[11/15 16:00:01   4349s] <CMD> report_timing -net > $REPORT_DIR/$DESIGN_NAME.report_timing.signoff.rpt
[11/15 16:00:02   4349s] ### UNL STATUS #### : report_timing (hold)
[11/15 16:00:02   4349s] <CMD> setAnalysisMode -checkType hold -skew true
[11/15 16:00:02   4349s] <CMD> report_timing > $REPORT_DIR/$DESIGN_NAME.report_timing.hold.signoff.rpt
[11/15 16:00:02   4349s] #################################################################################
[11/15 16:00:02   4349s] # Design Stage: PostRoute
[11/15 16:00:02   4349s] # Design Name: MCU
[11/15 16:00:02   4349s] # Design Mode: 65nm
[11/15 16:00:02   4349s] # Analysis Mode: MMMC OCV 
[11/15 16:00:02   4349s] # Parasitics Mode: SPEF/RCDB 
[11/15 16:00:02   4349s] # Signoff Settings: SI Off 
[11/15 16:00:02   4349s] #################################################################################
[11/15 16:00:02   4351s] Topological Sorting (REAL = 0:00:00.0, MEM = 7692.3M, InitMEM = 7692.3M)
[11/15 16:00:02   4351s] Calculate late delays in OCV mode...
[11/15 16:00:02   4351s] Calculate early delays in OCV mode...
[11/15 16:00:02   4351s] Start delay calculation (fullDC) (8 T). (MEM=7692.28)
[11/15 16:00:02   4351s] *** Calculating scaling factor for min_library_set libraries using the default operating condition of each library.
[11/15 16:00:02   4351s] End AAE Lib Interpolated Model. (MEM=7712 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 16:00:03   4357s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[11/15 16:00:03   4357s] End delay calculation. (MEM=7837.55 CPU=0:00:04.9 REAL=0:00:00.0)
[11/15 16:00:03   4357s] End delay calculation (fullDC). (MEM=7837.55 CPU=0:00:05.8 REAL=0:00:01.0)
[11/15 16:00:03   4357s] *** CDM Built up (cpu=0:00:07.9  real=0:00:01.0  mem= 7837.6M) ***
[11/15 16:00:04   4359s] <CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all -early > $REPORT_DIR/$DESIGN_NAME.report_timing.hold.signoff.mtarpt
[11/15 16:00:06   4361s] ### UNL STATUS #### : report_timing (setup)
[11/15 16:00:06   4361s] <CMD> setAnalysisMode -checkType setup -skew true
[11/15 16:00:06   4361s] <CMD> report_timing > $REPORT_DIR/$DESIGN_NAME.report_timing.setup.signoff.rpt
[11/15 16:00:06   4361s] #################################################################################
[11/15 16:00:06   4361s] # Design Stage: PostRoute
[11/15 16:00:06   4361s] # Design Name: MCU
[11/15 16:00:06   4361s] # Design Mode: 65nm
[11/15 16:00:06   4361s] # Analysis Mode: MMMC OCV 
[11/15 16:00:06   4361s] # Parasitics Mode: SPEF/RCDB 
[11/15 16:00:06   4361s] # Signoff Settings: SI Off 
[11/15 16:00:06   4361s] #################################################################################
[11/15 16:00:06   4363s] Topological Sorting (REAL = 0:00:00.0, MEM = 7775.8M, InitMEM = 7775.8M)
[11/15 16:00:06   4363s] Calculate early delays in OCV mode...
[11/15 16:00:06   4363s] Calculate late delays in OCV mode...
[11/15 16:00:06   4363s] Start delay calculation (fullDC) (8 T). (MEM=7775.82)
[11/15 16:00:06   4363s] *** Calculating scaling factor for max_library_set libraries using the default operating condition of each library.
[11/15 16:00:07   4363s] End AAE Lib Interpolated Model. (MEM=7795.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 16:00:07   4369s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[11/15 16:00:07   4369s] End delay calculation. (MEM=7806.63 CPU=0:00:04.7 REAL=0:00:00.0)
[11/15 16:00:07   4369s] End delay calculation (fullDC). (MEM=7806.63 CPU=0:00:05.6 REAL=0:00:01.0)
[11/15 16:00:07   4369s] *** CDM Built up (cpu=0:00:07.6  real=0:00:01.0  mem= 7806.6M) ***
[11/15 16:00:08   4371s] <CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all -late > $REPORT_DIR/$DESIGN_NAME.report_timing.setup.signoff.mtarpt
[11/15 16:00:09   4371s] ### UNL STATUS #### : reportClockTree
[11/15 16:00:09   4371s] **WARN: (IMPCK-8086):	The command reportClockTree is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[11/15 16:00:09   4371s] <CMD> all_hold_analysis_views
[11/15 16:00:09   4371s] <CMD> all_setup_analysis_views
[11/15 16:00:09   4371s] <CMD> getPlaceMode -doneQuickCTS -quiet
[11/15 16:00:09   4371s] Checking spec file integrity...
[11/15 16:00:09   4371s] **ERROR: (IMPCK-361):	The parameter '-localSkew' is not supported in Multi-Corner CTS. To run ckECO -localSkew on a single corner, specify the same analysis view for both setup and hold. For example, if the desired analysis view is func_worst, then do "set_analysis_view -setup func_worst -hold func_worst" and reload the clock spec file.
Type 'man IMPCK-361' for more detail.
[11/15 16:00:09   4371s] *** End reportClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=7806.6M) ***
[11/15 16:00:09   4371s] ### UNL STATUS #### : checkPlace
[11/15 16:00:09   4371s] <CMD> checkPlace -ignoreOutOfCore -noPreplaced rpt/MCU.checkPlace.signoff.rpt
[11/15 16:00:09   4371s] OPERPROF: Starting checkPlace at level 1, MEM:7806.6M
[11/15 16:00:09   4371s] z: 2, totalTracks: 1
[11/15 16:00:09   4371s] z: 4, totalTracks: 1
[11/15 16:00:09   4371s] z: 6, totalTracks: 1
[11/15 16:00:09   4371s] z: 8, totalTracks: 1
[11/15 16:00:09   4371s] #spOpts: N=65 
[11/15 16:00:09   4371s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:7806.6M
[11/15 16:00:09   4371s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:7806.6M
[11/15 16:00:09   4371s] Core basic site is TSMC65ADV10TSITE
[11/15 16:00:09   4371s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:7806.6M
[11/15 16:00:09   4371s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.111, REAL:0.016, MEM:7838.6M
[11/15 16:00:09   4371s] SiteArray: non-trimmed site array dimensions = 341 x 5920
[11/15 16:00:09   4371s] SiteArray: use 8,380,416 bytes
[11/15 16:00:09   4371s] SiteArray: current memory after site array memory allocation 7838.6M
[11/15 16:00:09   4371s] SiteArray: FP blocked sites are writable
[11/15 16:00:09   4371s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/15 16:00:09   4371s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:7838.6M
[11/15 16:00:09   4372s] Process 44670 wires and vias for routing blockage analysis
[11/15 16:00:09   4372s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.198, REAL:0.026, MEM:7838.6M
[11/15 16:00:09   4372s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.365, REAL:0.089, MEM:7838.6M
[11/15 16:00:09   4372s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.390, REAL:0.114, MEM:7838.6M
[11/15 16:00:09   4372s] Begin checking placement ... (start mem=7806.6M, init mem=7838.6M)
[11/15 16:00:09   4372s] 
[11/15 16:00:09   4372s] Running CheckPlace using 8 threads!...
[11/15 16:00:09   4373s] 
[11/15 16:00:09   4373s] ...checkPlace MT is done!
[11/15 16:00:09   4373s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:7838.6M
[11/15 16:00:09   4373s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.035, REAL:0.035, MEM:7838.6M
[11/15 16:00:09   4373s] *info: Placed = 86911          (Fixed = 7068)
[11/15 16:00:09   4373s] *info: Unplaced = 0           
[11/15 16:00:09   4373s] Placement Density:100.00%(293476/293476)
[11/15 16:00:09   4373s] Placement Density (including fixed std cells):100.00%(298672/298672)
[11/15 16:00:09   4373s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:7838.6M
[11/15 16:00:09   4373s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.023, REAL:0.023, MEM:7838.6M
[11/15 16:00:09   4373s] Finished checkPlace (total: cpu=0:00:02.0, real=0:00:00.0; vio checks: cpu=0:00:01.5, real=0:00:00.0; mem=7838.6M)
[11/15 16:00:09   4373s] OPERPROF: Finished checkPlace at level 1, CPU:1.964, REAL:0.587, MEM:7838.6M
[11/15 16:00:09   4373s] ### UNL STATUS #### : reportGateCount
[11/15 16:00:09   4373s] <CMD> reportGateCount -level 2 -outfile rpt/MCU.reportGateCount.signoff.rpt
[11/15 16:00:09   4373s] Gate area 1.2000 um^2
[11/15 16:00:09   4373s] [0] MCU Gates=384346 Cells=29731 Area=461216.3 um^2
[11/15 16:00:09   4373s] [1] adddec0 Gates=2816 Cells=683 Area=3380.0 um^2
[11/15 16:00:09   4373s] [1] afe0 Gates=3441 Cells=952 Area=4129.2 um^2
[11/15 16:00:09   4373s] [1] core Gates=51179 Cells=14936 Area=61414.8 um^2
[11/15 16:00:09   4373s] [2] core/csr_unit_inst Gates=2287 Cells=477 Area=2744.8 um^2
[11/15 16:00:09   4373s] [2] core/datapath_inst Gates=38846 Cells=11207 Area=46615.6 um^2
[11/15 16:00:09   4373s] [2] core/irq_handler_inst Gates=3806 Cells=1392 Area=4567.2 um^2
[11/15 16:00:09   4373s] [1] dco0 Gates=1800 Cells=0 Area=2160.7 um^2
[11/15 16:00:09   4373s] [1] dco1 Gates=1800 Cells=0 Area=2160.7 um^2
[11/15 16:00:09   4373s] [1] gpio0 Gates=1247 Cells=354 Area=1497.2 um^2
[11/15 16:00:09   4373s] [1] gpio1 Gates=1233 Cells=350 Area=1480.0 um^2
[11/15 16:00:09   4373s] [1] gpio2 Gates=1219 Cells=343 Area=1463.2 um^2
[11/15 16:00:09   4373s] [1] gpio3 Gates=1235 Cells=343 Area=1482.8 um^2
[11/15 16:00:09   4373s] [1] i2c0 Gates=1760 Cells=489 Area=2112.0 um^2
[11/15 16:00:09   4373s] [1] i2c1 Gates=1749 Cells=486 Area=2099.2 um^2
[11/15 16:00:09   4373s] [1] npu0 Gates=11628 Cells=3209 Area=13953.6 um^2
[11/15 16:00:09   4373s] [2] npu0/NPU_FPMAC Gates=5942 Cells=1669 Area=7130.8 um^2
[11/15 16:00:09   4373s] [2] npu0/NPU_FPSIGMOID Gates=3318 Cells=977 Area=3982.4 um^2
[11/15 16:00:09   4373s] [1] saradc0 Gates=1112 Cells=297 Area=1334.8 um^2
[11/15 16:00:09   4373s] [1] spi0 Gates=5345 Cells=1374 Area=6414.4 um^2
[11/15 16:00:09   4373s] [1] spi1 Gates=4166 Cells=1079 Area=4999.2 um^2
[11/15 16:00:09   4373s] [1] system0 Gates=5126 Cells=1206 Area=6151.2 um^2
[11/15 16:00:09   4373s] [1] timer0 Gates=4732 Cells=1079 Area=5679.2 um^2
[11/15 16:00:09   4373s] [1] timer1 Gates=4716 Cells=1081 Area=5659.2 um^2
[11/15 16:00:09   4373s] [1] uart0 Gates=1625 Cells=392 Area=1950.0 um^2
[11/15 16:00:09   4373s] [1] uart1 Gates=1621 Cells=391 Area=1946.0 um^2
[11/15 16:00:09   4373s] [1] ram0 Gates=113984 Cells=0 Area=136781.3 um^2
[11/15 16:00:09   4373s] [1] ram1 Gates=113984 Cells=0 Area=136781.3 um^2
[11/15 16:00:09   4373s] [1] rom0 Gates=42399 Cells=0 Area=50879.2 um^2
[11/15 16:00:09   4373s] ### UNL STATUS #### : summaryReport
[11/15 16:00:09   4373s] <CMD> summaryReport -noHtml -outfile rpt/MCU.summaryReport.signoff.rpt
[11/15 16:00:09   4373s] Start to collect the design information.
[11/15 16:00:09   4373s] Build netlist information for Cell MCU.
[11/15 16:00:09   4373s] Finished collecting the design information.
[11/15 16:00:09   4373s] Generating macro cells used in the design report.
[11/15 16:00:09   4373s] Generating standard cells used in the design report.
[11/15 16:00:09   4373s] Analyze library ... 
[11/15 16:00:09   4373s] Analyze netlist ... 
[11/15 16:00:09   4373s] Generate no-driven nets information report.
[11/15 16:00:09   4373s] Analyze timing ... 
[11/15 16:00:09   4373s] Analyze floorplan/placement ... 
[11/15 16:00:09   4373s] All LLGs are deleted
[11/15 16:00:09   4373s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:7838.6M
[11/15 16:00:09   4373s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:7838.6M
[11/15 16:00:09   4373s] OPERPROF: Starting spInitSiteArr at level 1, MEM:7838.6M
[11/15 16:00:09   4373s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:7838.6M
[11/15 16:00:09   4373s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:7838.6M
[11/15 16:00:09   4374s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.120, REAL:0.018, MEM:7838.6M
[11/15 16:00:09   4374s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:7838.6M
[11/15 16:00:09   4374s] Process 44670 wires and vias for routing blockage analysis
[11/15 16:00:09   4374s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.202, REAL:0.027, MEM:7838.6M
[11/15 16:00:09   4374s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.384, REAL:0.094, MEM:7838.6M
[11/15 16:00:09   4374s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.419, REAL:0.128, MEM:7838.6M
[11/15 16:00:10   4374s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:7838.6M
[11/15 16:00:10   4374s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.002, REAL:0.002, MEM:7838.6M
[11/15 16:00:10   4374s] Analysis Routing ...
[11/15 16:00:10   4374s] Report saved in file rpt/MCU.summaryReport.signoff.rpt
[11/15 16:00:10   4374s] ### UNL STATUS #### : checkDesign
[11/15 16:00:10   4374s] <CMD> checkDesign -all -noHtml -outfile rpt/MCU.checkDesign.signoff.rpt
[11/15 16:00:10   4374s] **WARN: (IMPREPO-211):	There are 3 Cells with missing Timing data.
[11/15 16:00:10   4374s] OPERPROF: Starting checkPlace at level 1, MEM:7838.6M
[11/15 16:00:10   4374s] z: 2, totalTracks: 1
[11/15 16:00:10   4374s] z: 4, totalTracks: 1
[11/15 16:00:10   4374s] z: 6, totalTracks: 1
[11/15 16:00:10   4374s] z: 8, totalTracks: 1
[11/15 16:00:10   4374s] #spOpts: N=65 
[11/15 16:00:10   4374s] All LLGs are deleted
[11/15 16:00:10   4374s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:7838.6M
[11/15 16:00:10   4374s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:7838.6M
[11/15 16:00:10   4374s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:7838.6M
[11/15 16:00:10   4374s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:7838.6M
[11/15 16:00:10   4374s] Core basic site is TSMC65ADV10TSITE
[11/15 16:00:10   4374s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:7838.6M
[11/15 16:00:10   4374s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.124, REAL:0.018, MEM:7838.6M
[11/15 16:00:10   4374s] SiteArray: non-trimmed site array dimensions = 341 x 5920
[11/15 16:00:10   4374s] SiteArray: use 8,380,416 bytes
[11/15 16:00:10   4374s] SiteArray: current memory after site array memory allocation 7838.6M
[11/15 16:00:10   4374s] SiteArray: FP blocked sites are writable
[11/15 16:00:10   4374s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/15 16:00:10   4374s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:7838.6M
[11/15 16:00:10   4374s] Process 44670 wires and vias for routing blockage analysis
[11/15 16:00:10   4374s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.208, REAL:0.028, MEM:7838.6M
[11/15 16:00:10   4374s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.389, REAL:0.090, MEM:7838.6M
[11/15 16:00:10   4374s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.397, REAL:0.098, MEM:7838.6M
[11/15 16:00:10   4374s] Begin checking placement ... (start mem=7838.6M, init mem=7838.6M)
[11/15 16:00:10   4374s] 
[11/15 16:00:10   4374s] Running CheckPlace using 8 threads!...
[11/15 16:00:10   4376s] 
[11/15 16:00:10   4376s] ...checkPlace MT is done!
[11/15 16:00:10   4376s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:7838.6M
[11/15 16:00:10   4376s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.034, REAL:0.034, MEM:7838.6M
[11/15 16:00:10   4376s] *info: Recommended don't use cell = 0           
[11/15 16:00:10   4376s] *info: Placed = 86911          (Fixed = 7068)
[11/15 16:00:10   4376s] *info: Unplaced = 0           
[11/15 16:00:10   4376s] Placement Density:100.00%(293476/293476)
[11/15 16:00:10   4376s] Placement Density (including fixed std cells):100.00%(298672/298672)
[11/15 16:00:10   4376s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:7838.6M
[11/15 16:00:10   4376s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.017, REAL:0.017, MEM:7838.6M
[11/15 16:00:10   4376s] Finished checkPlace (total: cpu=0:00:02.3, real=0:00:00.0; vio checks: cpu=0:00:01.8, real=0:00:00.0; mem=7838.6M)
[11/15 16:00:10   4376s] OPERPROF: Finished checkPlace at level 1, CPU:2.268, REAL:0.592, MEM:7838.6M
[11/15 16:00:10   4376s] ############################################################################
[11/15 16:00:10   4376s] # Innovus Netlist Design Rule Check
[11/15 16:00:10   4376s] # Sat Nov 15 16:00:10 2025

[11/15 16:00:10   4376s] ############################################################################
[11/15 16:00:10   4376s] Design: MCU
[11/15 16:00:10   4376s] 
[11/15 16:00:10   4376s] ------ Design Summary:
[11/15 16:00:10   4376s] Total Standard Cell Number   (cells) : 86902
[11/15 16:00:10   4376s] Total Block Cell Number      (cells) : 9
[11/15 16:00:10   4376s] Total I/O Pad Cell Number    (cells) : 0
[11/15 16:00:10   4376s] Total Standard Cell Area     ( um^2) : 298671.60
[11/15 16:00:10   4376s] Total Block Cell Area        ( um^2) : 330834.25
[11/15 16:00:10   4376s] Total I/O Pad Cell Area      ( um^2) : 0.00
[11/15 16:00:10   4376s] 
[11/15 16:00:10   4376s] ------ Design Statistics:
[11/15 16:00:10   4376s] 
[11/15 16:00:10   4376s] Number of Instances            : 86911
[11/15 16:00:10   4376s] Number of Non-uniquified Insts : 86838
[11/15 16:00:10   4376s] Number of Nets                 : 33769
[11/15 16:00:10   4376s] Average number of Pins per Net : 3.38
[11/15 16:00:10   4376s] Maximum number of Pins in Net  : 84
[11/15 16:00:10   4376s] 
[11/15 16:00:10   4376s] ------ I/O Port summary
[11/15 16:00:10   4376s] 
[11/15 16:00:10   4376s] Number of Primary I/O Ports    : 334
[11/15 16:00:10   4376s] Number of Input Ports          : 45
[11/15 16:00:10   4376s] Number of Output Ports         : 289
[11/15 16:00:10   4376s] Number of Bidirectional Ports  : 0
[11/15 16:00:10   4376s] Number of Power/Ground Ports   : 2
[11/15 16:00:10   4376s] Number of Floating Ports                     *: 0
[11/15 16:00:10   4376s] Number of Ports Connected to Multiple Pads   *: 0
[11/15 16:00:10   4376s] Number of Ports Connected to Core Instances   : 334
[11/15 16:00:10   4376s] **WARN: (IMPREPO-202):	There are 334 Ports connected to core instances.
[11/15 16:00:10   4376s] 
[11/15 16:00:10   4376s] ------ Design Rule Checking:
[11/15 16:00:10   4376s] 
[11/15 16:00:10   4376s] Number of Output Pins connect to Power/Ground *: 0
[11/15 16:00:10   4376s] Number of Insts with Input Pins tied together ?: 1
[11/15 16:00:10   4376s] Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
[11/15 16:00:10   4376s] Number of Input/InOut Floating Pins            : 0
[11/15 16:00:10   4376s] Number of Output Floating Pins                 : 0
[11/15 16:00:10   4376s] Number of Output Term Marked TieHi/Lo         *: 0
[11/15 16:00:10   4376s] 
[11/15 16:00:10   4376s] **WARN: (IMPREPO-216):	There are 1 Instances with input pins tied together.
[11/15 16:00:10   4376s] Number of nets with tri-state drivers          : 0
[11/15 16:00:10   4376s] Number of nets with parallel drivers           : 0
[11/15 16:00:10   4376s] Number of nets with multiple drivers           : 0
[11/15 16:00:10   4376s] Number of nets with no driver (No FanIn)       : 0
[11/15 16:00:10   4376s] Number of Output Floating nets (No FanOut)     : 1915
[11/15 16:00:10   4376s] Number of High Fanout nets (>50)               : 96
[11/15 16:00:10   4376s] **WARN: (IMPREPO-227):	There are 96 High Fanout nets (>50).
[11/15 16:00:10   4376s] **WARN: (IMPREPO-231):	Input netlist has a cell 'TIELOX1MA10TH' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of dbGet top.insts.cell.name <the cell> -p2
[11/15 16:00:10   4376s] **WARN: (IMPREPO-231):	Input netlist has a cell 'TIELOX1MA10TH' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of dbGet top.insts.cell.name <the cell> -p2
[11/15 16:00:10   4376s] **WARN: (IMPREPO-231):	Input netlist has a cell 'TIELOX1MA10TH' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of dbGet top.insts.cell.name <the cell> -p2
[11/15 16:00:10   4376s] **WARN: (IMPREPO-231):	Input netlist has a cell 'TIELOX1MA10TH' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of dbGet top.insts.cell.name <the cell> -p2
[11/15 16:00:10   4376s] **WARN: (IMPREPO-231):	Input netlist has a cell 'TIELOX1MA10TH' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of dbGet top.insts.cell.name <the cell> -p2
[11/15 16:00:10   4376s] **WARN: (IMPREPO-231):	Input netlist has a cell 'TIELOX1MA10TH' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of dbGet top.insts.cell.name <the cell> -p2
[11/15 16:00:10   4376s] **WARN: (IMPREPO-231):	Input netlist has a cell 'TIELOX1MA10TH' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of dbGet top.insts.cell.name <the cell> -p2
[11/15 16:00:10   4376s] **WARN: (IMPREPO-231):	Input netlist has a cell 'TIELOX1MA10TH' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of dbGet top.insts.cell.name <the cell> -p2
[11/15 16:00:10   4376s] **WARN: (IMPREPO-231):	Input netlist has a cell 'TIELOX1MA10TH' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of dbGet top.insts.cell.name <the cell> -p2
[11/15 16:00:10   4376s] **WARN: (IMPREPO-231):	Input netlist has a cell 'TIELOX1MA10TH' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of dbGet top.insts.cell.name <the cell> -p2
[11/15 16:00:10   4376s] **WARN: (IMPREPO-231):	Input netlist has a cell 'TIELOX1MA10TH' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of dbGet top.insts.cell.name <the cell> -p2
[11/15 16:00:10   4376s] **WARN: (IMPREPO-231):	Input netlist has a cell 'TIELOX1MA10TH' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of dbGet top.insts.cell.name <the cell> -p2
[11/15 16:00:10   4376s] **WARN: (IMPREPO-231):	Input netlist has a cell 'TIELOX1MA10TH' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of dbGet top.insts.cell.name <the cell> -p2
[11/15 16:00:10   4376s] **WARN: (IMPREPO-231):	Input netlist has a cell 'TIELOX1MA10TH' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of dbGet top.insts.cell.name <the cell> -p2
[11/15 16:00:10   4376s] **WARN: (IMPREPO-231):	Input netlist has a cell 'TIELOX1MA10TH' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of dbGet top.insts.cell.name <the cell> -p2
[11/15 16:00:10   4376s] **WARN: (IMPREPO-231):	Input netlist has a cell 'TIELOX1MA10TH' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of dbGet top.insts.cell.name <the cell> -p2
[11/15 16:00:10   4376s] **WARN: (IMPREPO-231):	Input netlist has a cell 'TIELOX1MA10TH' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of dbGet top.insts.cell.name <the cell> -p2
[11/15 16:00:10   4376s] **WARN: (IMPREPO-231):	Input netlist has a cell 'TIELOX1MA10TH' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of dbGet top.insts.cell.name <the cell> -p2
[11/15 16:00:10   4376s] **WARN: (IMPREPO-231):	Input netlist has a cell 'TIELOX1MA10TH' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of dbGet top.insts.cell.name <the cell> -p2
[11/15 16:00:10   4376s] **WARN: (IMPREPO-231):	Input netlist has a cell 'TIELOX1MA10TH' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of dbGet top.insts.cell.name <the cell> -p2
[11/15 16:00:10   4376s] **WARN: (EMS-27):	Message (IMPREPO-231) has exceeded the current message display limit of 20.
[11/15 16:00:10   4376s] To increase the message display limit, refer to the product command reference manual.
[11/15 16:00:10   4376s] 
[11/15 16:00:10   4376s] # Number of cells of input netlist marked dont_use = 481.
[11/15 16:00:10   4376s] 
[11/15 16:00:10   4376s] **WARN: (IMPREPO-213):	There are 334 I/O Pins connected to Non-IO Insts.
[11/15 16:00:10   4376s] Checking for any assigns in the netlist...
[11/15 16:00:10   4376s] Assigns in module adddec_ENABLE_FLASH_EXTENDED_MEM1
[11/15 16:00:10   4376s]   FE_OFN101_mem_en_periph_15 FE_RN_1
[11/15 16:00:10   4376s] Assigns in module datapath
[11/15 16:00:10   4376s]   FE_OFN109_ALU_result_13 ALU_result[13]
[11/15 16:00:10   4376s]   FE_OFN100_FE_OFN1511_ALU_result_17 ALU_result[17]
[11/15 16:00:10   4376s]   ALU_result[16] FE_OFN108_ALU_result_16
[11/15 16:00:10   4376s]   ALU_result[14] FE_OFN110_ALU_result_14
[11/15 16:00:10   4376s]   FE_RN_3 ALU_result[15]
[11/15 16:00:10   4376s]   FE_RN_4 ALU_result[11]
[11/15 16:00:10   4376s]   FE_RN_5 ALU_result[12]
[11/15 16:00:10   4376s]   FE_RN_6 ALU_result[9]
[11/15 16:00:10   4376s]   FE_RN_7 ALU_result[8]
[11/15 16:00:10   4376s]   FE_RN_8 ALU_result[3]
[11/15 16:00:10   4376s]   FE_OFN120_ALU_result_1 FE_RN_1
[11/15 16:00:10   4376s]   No assigns found.
[11/15 16:00:10   4376s] Checking routing tracks.....
[11/15 16:00:10   4376s] Checking other grids.....
[11/15 16:00:10   4376s] Checking routing blockage.....
[11/15 16:00:10   4376s] Checking components.....
[11/15 16:00:10   4376s] Checking constraints (guide/region/fence).....
[11/15 16:00:10   4376s] Checking groups.....
[11/15 16:00:10   4376s] Checking Ptn Core Box.....
[11/15 16:00:10   4376s] 
[11/15 16:00:10   4376s] Checking Preroutes.....
[11/15 16:00:10   4376s] No. of regular pre-routes not on tracks : 0 
[11/15 16:00:10   4376s]  Design check done.
[11/15 16:00:10   4376s] 
[11/15 16:00:10   4376s] 
[11/15 16:00:10   4376s] ---
[11/15 16:00:10   4376s] --- Please refer to file rpt/MCU.checkDesign.signoff.rpt for detailed report.
[11/15 16:00:10   4376s] ---
[11/15 16:00:10   4376s] 
[11/15 16:00:10   4376s] *** Summary of all messages that are not suppressed in this session:
[11/15 16:00:10   4376s] Severity  ID               Count  Summary                                  
[11/15 16:00:10   4376s] WARNING   IMPREPO-227          1  There are %d High Fanout nets (>50).     
[11/15 16:00:10   4376s] WARNING   IMPREPO-231        481  Input netlist has a cell '%s' which is m...
[11/15 16:00:10   4376s] WARNING   IMPREPO-202          1  There are %d Ports connected to core ins...
[11/15 16:00:10   4376s] WARNING   IMPREPO-211          1  There are %d Cells with missing Timing d...
[11/15 16:00:10   4376s] WARNING   IMPREPO-213          1  There are %d I/O Pins connected to Non-I...
[11/15 16:00:10   4376s] WARNING   IMPREPO-216          1  There are %d Instances with input pins t...
[11/15 16:00:10   4376s] *** Message Summary: 486 warning(s), 0 error(s)
[11/15 16:00:10   4376s] 
[11/15 16:00:10   4376s] <CMD> saveDesign dbs/MCU.signoff.innovus -def -netlist -rc -tcon
[11/15 16:00:10   4376s] #% Begin save design ... (date=11/15 16:00:10, mem=6116.1M)
[11/15 16:00:10   4376s] % Begin Save ccopt configuration ... (date=11/15 16:00:10, mem=6118.1M)
[11/15 16:00:11   4377s] % End Save ccopt configuration ... (date=11/15 16:00:11, total cpu=0:00:00.1, real=0:00:01.0, peak res=6118.5M, current mem=6118.5M)
[11/15 16:00:11   4377s] % Begin Save netlist data ... (date=11/15 16:00:11, mem=6118.6M)
[11/15 16:00:11   4377s] Writing Binary DB to dbs/MCU.signoff.innovus.dat.tmp/vbin/MCU.v.bin in multi-threaded mode...
[11/15 16:00:11   4377s] % End Save netlist data ... (date=11/15 16:00:11, total cpu=0:00:00.2, real=0:00:00.0, peak res=6119.6M, current mem=6119.6M)
[11/15 16:00:11   4377s] Saving symbol-table file in separate thread ...
[11/15 16:00:11   4377s] Saving congestion map file in separate thread ...
[11/15 16:00:11   4377s] Saving congestion map file dbs/MCU.signoff.innovus.dat.tmp/MCU.route.congmap.gz ...
[11/15 16:00:11   4377s] % Begin Save AAE data ... (date=11/15 16:00:11, mem=6120.6M)
[11/15 16:00:11   4377s] Saving AAE Data ...
[11/15 16:00:11   4377s] % End Save AAE data ... (date=11/15 16:00:11, total cpu=0:00:00.1, real=0:00:00.0, peak res=6120.6M, current mem=6120.6M)
[11/15 16:00:11   4377s] Saving preference file dbs/MCU.signoff.innovus.dat.tmp/gui.pref.tcl ...
[11/15 16:00:11   4377s] Saving mode setting ...
[11/15 16:00:11   4377s] Saving global file ...
[11/15 16:00:11   4377s] Saving Drc markers ...
[11/15 16:00:11   4377s] ... No Drc file written since there is no markers found.
[11/15 16:00:11   4377s] Saving Def ...
[11/15 16:00:11   4377s] Writing DEF file 'dbs/MCU.signoff.innovus.dat.tmp/MCU.def.gz', current time is Sat Nov 15 16:00:11 2025 ...
[11/15 16:00:11   4377s] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[11/15 16:00:12   4378s] DEF file 'dbs/MCU.signoff.innovus.dat.tmp/MCU.def.gz' is written, current time is Sat Nov 15 16:00:12 2025 ...
[11/15 16:00:12   4378s] Saving special route data file in separate thread ...
[11/15 16:00:12   4378s] Saving PG file in separate thread ...
[11/15 16:00:12   4378s] Saving placement file in separate thread ...
[11/15 16:00:12   4378s] Saving route file in separate thread ...
[11/15 16:00:12   4378s] Saving property file in separate thread ...
[11/15 16:00:12   4378s] Saving PG file dbs/MCU.signoff.innovus.dat.tmp/MCU.pg.gz, version#2, (Created by Innovus v20.12-s088_1 on Sat Nov 15 16:00:12 2025)
[11/15 16:00:12   4378s] Saving property file dbs/MCU.signoff.innovus.dat.tmp/MCU.prop
[11/15 16:00:12   4378s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/15 16:00:12   4378s] *** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=7621.2M) ***
[11/15 16:00:12   4378s] Save Adaptive View Pruning View Names to Binary file
[11/15 16:00:12   4378s] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=7621.2M) ***
[11/15 16:00:12   4378s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[11/15 16:00:12   4378s] *** Completed savePGFile (cpu=0:00:00.2 real=0:00:00.0 mem=7613.2M) ***
[11/15 16:00:12   4378s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[11/15 16:00:12   4378s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[11/15 16:00:13   4379s] *** Completed saveRoute (cpu=0:00:00.5 real=0:00:01.0 mem=7597.2M) ***
[11/15 16:00:13   4379s] TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
[11/15 16:00:13   4379s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[11/15 16:00:13   4379s] #Saving pin access data to file dbs/MCU.signoff.innovus.dat.tmp/MCU.apa ...
[11/15 16:00:15   4381s] #
[11/15 16:00:15   4381s] Saving parasitic data in file 'dbs/MCU.signoff.innovus.dat.tmp/MCU.rcdb.d' ...
[11/15 16:00:15   4381s] Opening parasitic data file '/tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/MCU_89100_QSU6Fs.rcdb.d/MCU.rcdb.d' for reading (mem: 7581.199M)
[11/15 16:00:15   4381s] Reading RCDB with compressed RC data.
[11/15 16:00:15   4381s] Opening parasitic data file '/tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/MCU_89100_QSU6Fs.rcdb.d/MCU.rcdb.d' for content verification (mem: 7581.199M)
[11/15 16:00:15   4381s] Reading RCDB with compressed RC data.
[11/15 16:00:15   4381s] Closing parasitic data file '/tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/MCU_89100_QSU6Fs.rcdb.d/MCU.rcdb.d': 0 access done (mem: 7581.199M)
[11/15 16:00:15   4381s] Closing parasitic data file '/tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/MCU_89100_QSU6Fs.rcdb.d/MCU.rcdb.d': 0 access done (mem: 7581.199M)
[11/15 16:00:15   4381s] Saving preRoute extracted patterns in file 'dbs/MCU.signoff.innovus.dat.tmp/MCU.techData.gz' ...
[11/15 16:00:15   4381s] Saving preRoute extraction data in directory 'dbs/MCU.signoff.innovus.dat.tmp/extraction/' ...
[11/15 16:00:15   4381s] Checksum of RCGrid density data::96
[11/15 16:00:15   4381s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[11/15 16:00:15   4381s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[11/15 16:00:15   4381s] % Begin Save power constraints data ... (date=11/15 16:00:15, mem=6115.3M)
[11/15 16:00:15   4381s] % End Save power constraints data ... (date=11/15 16:00:15, total cpu=0:00:00.1, real=0:00:00.0, peak res=6115.3M, current mem=6115.3M)
[11/15 16:00:16   4381s] Generated self-contained design MCU.signoff.innovus.dat.tmp
[11/15 16:00:16   4382s] #% End save design ... (date=11/15 16:00:16, total cpu=0:00:05.6, real=0:00:06.0, peak res=6120.6M, current mem=6117.6M)
[11/15 16:00:16   4382s] *** Message Summary: 0 warning(s), 0 error(s)
[11/15 16:00:16   4382s] 
[11/15 16:00:16   4382s] <CMD> createRouteBlk -box 0 0 1186 686 -spacing 0.0 -layer 1
[11/15 16:00:16   4382s] <CMD> createRouteBlk -box 0 0 1186 686 -spacing 0.0 -layer 2
[11/15 16:00:16   4382s] <CMD> createRouteBlk -box 0 0 1186 686 -spacing 0.0 -layer 3
[11/15 16:00:16   4382s] <CMD> createRouteBlk -box 0 0 1186 686 -spacing 0.0 -layer 4
[11/15 16:00:16   4382s] <CMD> createRouteBlk -box 0 0 1186 686 -spacing 0.0 -layer 5
[11/15 16:00:16   4382s] <CMD> createRouteBlk -box 0 0 1186 686 -spacing 0.0 -layer 6
[11/15 16:00:16   4382s] <CMD> createRouteBlk -box 0 0 1186 686 -spacing 0.0 -layer 7
[11/15 16:00:16   4382s] <CMD> createRouteBlk -box 0 0 1186 686 -spacing 0.0 -layer 8
[11/15 16:00:16   4382s] <CMD> streamOut out/MCU.gds2 -libName WorkLib -structureName MCU -stripes 1 -units 1000 -mode ALL -mapFile in/innovus2gds.map
[11/15 16:00:16   4382s] **WARN: (IMPTCM-125):	Option "-stripes" for command streamOut is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[11/15 16:00:16   4382s] Parse flat map file...
[11/15 16:00:16   4382s] **WARN: (IMPOGDS-392):	Unknown layer PO 
[11/15 16:00:16   4382s] Type 'man IMPOGDS-392' for more detail.
[11/15 16:00:16   4382s] **WARN: (IMPOGDS-392):	Unknown layer PO 
[11/15 16:00:16   4382s] Type 'man IMPOGDS-392' for more detail.
[11/15 16:00:16   4382s] **WARN: (IMPOGDS-392):	Unknown layer PO 
[11/15 16:00:16   4382s] Type 'man IMPOGDS-392' for more detail.
[11/15 16:00:16   4382s] **WARN: (IMPOGDS-392):	Unknown layer PO 
[11/15 16:00:16   4382s] Type 'man IMPOGDS-392' for more detail.
[11/15 16:00:16   4382s] **WARN: (IMPOGDS-392):	Unknown layer PO 
[11/15 16:00:16   4382s] Type 'man IMPOGDS-392' for more detail.
[11/15 16:00:16   4382s] **WARN: (IMPOGDS-392):	Unknown layer PO 
[11/15 16:00:16   4382s] Type 'man IMPOGDS-392' for more detail.
[11/15 16:00:16   4382s] **WARN: (IMPOGDS-392):	Unknown layer PO 
[11/15 16:00:16   4382s] Type 'man IMPOGDS-392' for more detail.
[11/15 16:00:16   4382s] **WARN: (IMPOGDS-392):	Unknown layer PO 
[11/15 16:00:16   4382s] Type 'man IMPOGDS-392' for more detail.
[11/15 16:00:16   4382s] **WARN: (IMPOGDS-392):	Unknown layer PO 
[11/15 16:00:16   4382s] Type 'man IMPOGDS-392' for more detail.
[11/15 16:00:16   4382s] **WARN: (IMPOGDS-392):	Unknown layer CO 
[11/15 16:00:16   4382s] Type 'man IMPOGDS-392' for more detail.
[11/15 16:00:16   4382s] **WARN: (IMPOGDS-392):	Unknown layer CO 
[11/15 16:00:16   4382s] Type 'man IMPOGDS-392' for more detail.
[11/15 16:00:16   4382s] **WARN: (IMPOGDS-392):	Unknown layer CO 
[11/15 16:00:16   4382s] Type 'man IMPOGDS-392' for more detail.
[11/15 16:00:16   4382s] **WARN: (IMPOGDS-392):	Unknown layer CO 
[11/15 16:00:16   4382s] Type 'man IMPOGDS-392' for more detail.
[11/15 16:00:16   4382s] **WARN: (IMPOGDS-392):	Unknown layer CO 
[11/15 16:00:16   4382s] Type 'man IMPOGDS-392' for more detail.
[11/15 16:00:16   4382s] **WARN: (IMPOGDS-392):	Unknown layer VIA8 
[11/15 16:00:16   4382s] Type 'man IMPOGDS-392' for more detail.
[11/15 16:00:16   4382s] **WARN: (IMPOGDS-392):	Unknown layer VIA8 
[11/15 16:00:16   4382s] Type 'man IMPOGDS-392' for more detail.
[11/15 16:00:16   4382s] **WARN: (IMPOGDS-392):	Unknown layer VIA8 
[11/15 16:00:16   4382s] Type 'man IMPOGDS-392' for more detail.
[11/15 16:00:16   4382s] **WARN: (IMPOGDS-392):	Unknown layer VIA8 
[11/15 16:00:16   4382s] Type 'man IMPOGDS-392' for more detail.
[11/15 16:00:16   4382s] **WARN: (IMPOGDS-392):	Unknown layer VIA8 
[11/15 16:00:16   4382s] Type 'man IMPOGDS-392' for more detail.
[11/15 16:00:16   4382s] **WARN: (IMPOGDS-392):	Unknown layer M9 
[11/15 16:00:16   4382s] Type 'man IMPOGDS-392' for more detail.
[11/15 16:00:16   4382s] **WARN: (EMS-27):	Message (IMPOGDS-392) has exceeded the current message display limit of 20.
[11/15 16:00:16   4382s] To increase the message display limit, refer to the product command reference manual.
[11/15 16:00:16   4382s] **ERROR: (IMPOGDS-395):	Invalid object type CELL
Writing GDSII file ...
[11/15 16:00:16   4382s] 	****** db unit per micron = 2000 ******
[11/15 16:00:16   4382s] 	****** output gds2 file unit per micron = 1000 ******
[11/15 16:00:16   4382s] 	****** unit scaling factor = 0.5 ******
[11/15 16:00:16   4382s] **WARN: (IMPOGDS-250):	Specified unit is smaller than the one in db. You may have rounding problems
[11/15 16:00:16   4382s] Output for instance
[11/15 16:00:17   4382s] Output for bump
[11/15 16:00:17   4382s] Output for physical terminals
[11/15 16:00:17   4382s] Output for logical terminals
[11/15 16:00:17   4382s] Output for regular nets
[11/15 16:00:17   4382s] Output for special nets and metal fills
[11/15 16:00:17   4383s] Output for via structure generation total number 139
[11/15 16:00:17   4383s] Statistics for GDS generated (version 3)
[11/15 16:00:17   4383s] ----------------------------------------
[11/15 16:00:17   4383s] Stream Out Layer Mapping Information:
[11/15 16:00:17   4383s] GDS Layer Number          GDS Layer Name
[11/15 16:00:17   4383s] ----------------------------------------
[11/15 16:00:17   4383s]     38                                M8
[11/15 16:00:17   4383s]     57                              VIA7
[11/15 16:00:17   4383s]     34                                M4
[11/15 16:00:17   4383s]     37                                M7
[11/15 16:00:17   4383s]     53                              VIA3
[11/15 16:00:17   4383s]     33                                M3
[11/15 16:00:17   4383s]     36                                M6
[11/15 16:00:17   4383s]     56                              VIA6
[11/15 16:00:17   4383s]     52                              VIA2
[11/15 16:00:17   4383s]     32                                M2
[11/15 16:00:17   4383s]     54                              VIA4
[11/15 16:00:17   4383s]     31                                M1
[11/15 16:00:17   4383s]     51                              VIA1
[11/15 16:00:17   4383s]     35                                M5
[11/15 16:00:17   4383s]     55                              VIA5
[11/15 16:00:17   4383s]     138                               M8
[11/15 16:00:17   4383s]     133                               M3
[11/15 16:00:17   4383s]     134                               M4
[11/15 16:00:17   4383s]     132                               M2
[11/15 16:00:17   4383s]     136                               M6
[11/15 16:00:17   4383s]     135                               M5
[11/15 16:00:17   4383s]     131                               M1
[11/15 16:00:17   4383s]     137                               M7
[11/15 16:00:17   4383s] 
[11/15 16:00:17   4383s] 
[11/15 16:00:17   4383s] Stream Out Information Processed for GDS version 3:
[11/15 16:00:17   4383s] Units: 1000 DBU
[11/15 16:00:17   4383s] 
[11/15 16:00:17   4383s] Object                             Count
[11/15 16:00:17   4383s] ----------------------------------------
[11/15 16:00:17   4383s] Instances                          86911
[11/15 16:00:17   4383s] 
[11/15 16:00:17   4383s] Ports/Pins                           416
[11/15 16:00:17   4383s]     metal layer M2                   302
[11/15 16:00:17   4383s]     metal layer M7                   114
[11/15 16:00:17   4383s] 
[11/15 16:00:17   4383s] Nets                              502029
[11/15 16:00:17   4383s]     metal layer M1                 20343
[11/15 16:00:17   4383s]     metal layer M2                207423
[11/15 16:00:17   4383s]     metal layer M3                134975
[11/15 16:00:17   4383s]     metal layer M4                 64207
[11/15 16:00:17   4383s]     metal layer M5                 58191
[11/15 16:00:17   4383s]     metal layer M6                 15082
[11/15 16:00:17   4383s]     metal layer M7                  1808
[11/15 16:00:17   4383s] 
[11/15 16:00:17   4383s]     Via Instances                 277111
[11/15 16:00:17   4383s] 
[11/15 16:00:17   4383s] Special Nets                       12103
[11/15 16:00:17   4383s]     metal layer M1                   613
[11/15 16:00:17   4383s]     metal layer M2                  2581
[11/15 16:00:17   4383s]     metal layer M3                  3124
[11/15 16:00:17   4383s]     metal layer M4                  3114
[11/15 16:00:17   4383s]     metal layer M5                  2243
[11/15 16:00:17   4383s]     metal layer M6                   269
[11/15 16:00:17   4383s]     metal layer M7                   125
[11/15 16:00:17   4383s]     metal layer M8                    34
[11/15 16:00:17   4383s] 
[11/15 16:00:17   4383s]     Via Instances                  32569
[11/15 16:00:17   4383s] 
[11/15 16:00:17   4383s] Metal Fills                            0
[11/15 16:00:17   4383s] 
[11/15 16:00:17   4383s]     Via Instances                      0
[11/15 16:00:17   4383s] 
[11/15 16:00:17   4383s] Metal FillOPCs                         0
[11/15 16:00:17   4383s] 
[11/15 16:00:17   4383s]     Via Instances                      0
[11/15 16:00:17   4383s] 
[11/15 16:00:17   4383s] Metal FillDRCs                         0
[11/15 16:00:17   4383s] 
[11/15 16:00:17   4383s]     Via Instances                      0
[11/15 16:00:17   4383s] 
[11/15 16:00:17   4383s] Text                                 448
[11/15 16:00:17   4383s]     metal layer M1                    32
[11/15 16:00:17   4383s]     metal layer M2                   302
[11/15 16:00:17   4383s]     metal layer M7                   114
[11/15 16:00:17   4383s] 
[11/15 16:00:17   4383s] 
[11/15 16:00:17   4383s] Blockages                              0
[11/15 16:00:17   4383s] 
[11/15 16:00:17   4383s] 
[11/15 16:00:17   4383s] Custom Text                            0
[11/15 16:00:17   4383s] 
[11/15 16:00:17   4383s] 
[11/15 16:00:17   4383s] Custom Box                             0
[11/15 16:00:17   4383s] 
[11/15 16:00:17   4383s] Trim Metal                             0
[11/15 16:00:17   4383s] 
[11/15 16:00:17   4383s] ######Streamout is finished!
[11/15 16:00:17   4383s] ### UNL STATUS #### : Writing SDF file
[11/15 16:00:17   4383s] <CMD> write_sdf $OUTPUT_DIR/$DESIGN_NAME.sdf
[11/15 16:00:17   4383s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
[11/15 16:00:17   4383s] #################################################################################
[11/15 16:00:17   4383s] # Design Stage: PostRoute
[11/15 16:00:17   4383s] # Design Name: MCU
[11/15 16:00:17   4383s] # Design Mode: 65nm
[11/15 16:00:17   4383s] # Analysis Mode: MMMC OCV 
[11/15 16:00:17   4383s] # Parasitics Mode: SPEF/RCDB 
[11/15 16:00:17   4383s] # Signoff Settings: SI Off 
[11/15 16:00:17   4383s] #################################################################################
[11/15 16:00:18   4384s] Topological Sorting (REAL = 0:00:00.0, MEM = 7550.8M, InitMEM = 7550.8M)
[11/15 16:00:18   4384s] Calculate early delays in OCV mode...
[11/15 16:00:18   4384s] Calculate late delays in OCV mode...
[11/15 16:00:18   4384s] Calculate late delays in OCV mode...
[11/15 16:00:18   4384s] Calculate early delays in OCV mode...
[11/15 16:00:18   4384s] Start delay calculation (fullDC) (8 T). (MEM=7550.79)
[11/15 16:00:19   4384s] End AAE Lib Interpolated Model. (MEM=7570.8 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 16:00:20   4395s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[11/15 16:00:20   4395s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[11/15 16:00:20   4395s] End delay calculation. (MEM=7805.89 CPU=0:00:09.8 REAL=0:00:01.0)
[11/15 16:00:20   4395s] End delay calculation (fullDC). (MEM=7805.89 CPU=0:00:11.1 REAL=0:00:02.0)
[11/15 16:00:20   4395s] *** CDM Built up (cpu=0:00:12.4  real=0:00:03.0  mem= 7805.9M) ***
[11/15 16:00:21   4398s] <CMD> write_sdf $OUTPUT_DIR/$DESIGN_NAME.explicit.sdf -recompute_delay_calc
[11/15 16:00:21   4398s] #################################################################################
[11/15 16:00:21   4398s] # Design Stage: PostRoute
[11/15 16:00:21   4398s] # Design Name: MCU
[11/15 16:00:21   4398s] # Design Mode: 65nm
[11/15 16:00:21   4398s] # Analysis Mode: MMMC OCV 
[11/15 16:00:21   4398s] # Parasitics Mode: SPEF/RCDB 
[11/15 16:00:21   4398s] # Signoff Settings: SI Off 
[11/15 16:00:21   4398s] #################################################################################
[11/15 16:00:22   4399s] Topological Sorting (REAL = 0:00:00.0, MEM = 7793.9M, InitMEM = 7793.9M)
[11/15 16:00:22   4400s] Calculate early delays in OCV mode...
[11/15 16:00:22   4400s] Calculate late delays in OCV mode...
[11/15 16:00:22   4400s] Calculate late delays in OCV mode...
[11/15 16:00:22   4400s] Calculate early delays in OCV mode...
[11/15 16:00:22   4400s] Start delay calculation (fullDC) (8 T). (MEM=7793.89)
[11/15 16:00:22   4400s] End AAE Lib Interpolated Model. (MEM=7813.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 16:00:24   4412s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[11/15 16:00:24   4412s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[11/15 16:00:24   4412s] End delay calculation. (MEM=7797.89 CPU=0:00:10.9 REAL=0:00:01.0)
[11/15 16:00:24   4412s] End delay calculation (fullDC). (MEM=7797.89 CPU=0:00:12.4 REAL=0:00:02.0)
[11/15 16:00:24   4412s] *** CDM Built up (cpu=0:00:13.7  real=0:00:03.0  mem= 7797.9M) ***
[11/15 16:00:25   4415s] ### UNL STATUS #### : Writing verilog file for Xcelium
[11/15 16:00:25   4415s] <CMD> saveNetlist out/MCU.xsim.v -excludeCellInst ANTENNA2A10TH
[11/15 16:00:25   4415s] Writing Netlist "out/MCU.xsim.v" ...
[11/15 16:00:25   4415s] ### UNL STATUS #### : Writing verilog file for LVS
[11/15 16:00:25   4415s] <CMD> saveNetlist -excludeLeafCell out/MCU.lvs.v -excludeCellInst {FILLTIE128A10TH FILLTIE64A10TH FILLTIE32A10TH FILLTIE16A10TH FILLTIE8A10TH FILLTIE4A10TH FILLTIE2A10TH FILL128A10TH FILL64A10TH FILL32A10TH FILL16A10TH FILL8A10TH FILL4A10TH FILL2A10TH FILL1A10TH} -flat -phys
[11/15 16:00:25   4415s] Writing Netlist "out/MCU.lvs.v" ...
[11/15 16:00:25   4415s] Pwr name (VDD).
[11/15 16:00:25   4415s] Gnd name (VSS).
[11/15 16:00:25   4415s] 1 Pwr names and 1 Gnd names.
[11/15 16:00:25   4415s] <CMD> createInterfaceLogic -hold -dir out/MCU.ilm
[11/15 16:00:25   4415s] *Info: Derive Interface Logic in Multi-constraint Mode
[11/15 16:00:25   4415s] *Info: setIlmMode -keepAsync false conflicts with setAnalysisMode -asyncChecks async setting. setIlmMode -keepAsync false will be used in the ILM flow.
[11/15 16:00:25   4415s] *Info: Using CTE mode ...
[11/15 16:00:25   4415s] #################################################################################
[11/15 16:00:25   4415s] # Design Stage: PostRoute
[11/15 16:00:25   4415s] # Design Name: MCU
[11/15 16:00:25   4415s] # Design Mode: 65nm
[11/15 16:00:25   4415s] # Analysis Mode: MMMC OCV 
[11/15 16:00:25   4415s] # Parasitics Mode: SPEF/RCDB 
[11/15 16:00:25   4415s] # Signoff Settings: SI Off 
[11/15 16:00:25   4415s] #################################################################################
[11/15 16:00:25   4417s] Topological Sorting (REAL = 0:00:00.0, MEM = 7580.5M, InitMEM = 7573.9M)
[11/15 16:00:26   4417s] Calculate early delays in OCV mode...
[11/15 16:00:26   4417s] Calculate late delays in OCV mode...
[11/15 16:00:26   4417s] Calculate late delays in OCV mode...
[11/15 16:00:26   4417s] Calculate early delays in OCV mode...
[11/15 16:00:26   4417s] Start delay calculation (fullDC) (8 T). (MEM=7580.49)
[11/15 16:00:26   4418s] End AAE Lib Interpolated Model. (MEM=7600.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 16:00:27   4428s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[11/15 16:00:27   4428s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[11/15 16:00:27   4428s] End delay calculation. (MEM=7926.9 CPU=0:00:09.2 REAL=0:00:01.0)
[11/15 16:00:27   4428s] End delay calculation (fullDC). (MEM=7926.9 CPU=0:00:10.6 REAL=0:00:01.0)
[11/15 16:00:27   4428s] *** CDM Built up (cpu=0:00:12.9  real=0:00:02.0  mem= 7926.9M) ***
[11/15 16:00:28   4431s] Multi-CPU acceleration using 8 CPU(s).
[11/15 16:00:28   4431s] Ending "collect_all_best_worst_latency_reg" (total cpu=0:00:00.5, real=0:00:01.0, peak res=6117.6M, current mem=5825.2M)
[11/15 16:00:28   4431s] Ending "collect_all_best_worst_latency_reg" (total cpu=0:00:00.5, real=0:00:01.0, peak res=6117.6M, current mem=5825.7M)
[11/15 16:00:29   4431s] Multi-CPU acceleration using 8 CPU(s).
[11/15 16:00:29   4431s] **WARN: (TCLCMD-1469):	No timing paths found matching the specified criteria. Empty collection returned.
[11/15 16:00:29   4431s] **WARN: (TCLCMD-1469):	No timing paths found matching the specified criteria. Empty collection returned.
[11/15 16:00:29   4431s] **WARN: (TCLCMD-1469):	No timing paths found matching the specified criteria. Empty collection returned.
[11/15 16:00:29   4431s] **ERROR: (TCLCMD-923):	Specified argument '' is not a valid collection
**WARN: (TCLCMD-1469):	No timing paths found matching the specified criteria. Empty collection returned.
[11/15 16:00:29   4431s] **ERROR: (TCLCMD-923):	Specified argument '' is not a valid collection
**WARN: (TCLCMD-1469):	No timing paths found matching the specified criteria. Empty collection returned.
[11/15 16:00:29   4431s] **WARN: (TCLCMD-1469):	No timing paths found matching the specified criteria. Empty collection returned.
[11/15 16:00:29   4431s] **WARN: (TCLCMD-1469):	No timing paths found matching the specified criteria. Empty collection returned.
[11/15 16:00:29   4431s] **WARN: (TCLCMD-1469):	No timing paths found matching the specified criteria. Empty collection returned.
[11/15 16:00:29   4431s] **ERROR: (TCLCMD-923):	Specified argument '' is not a valid collection
**ERROR: (TCLCMD-923):	Specified argument '' is not a valid collection
**WARN: (TCLCMD-1469):	No timing paths found matching the specified criteria. Empty collection returned.
[11/15 16:00:29   4431s] **WARN: (TCLCMD-1469):	No timing paths found matching the specified criteria. Empty collection returned.
[11/15 16:00:29   4431s] **WARN: (TCLCMD-1469):	No timing paths found matching the specified criteria. Empty collection returned.
[11/15 16:00:29   4431s] **ERROR: (TCLCMD-923):	Specified argument '' is not a valid collection
**WARN: (TCLCMD-1469):	No timing paths found matching the specified criteria. Empty collection returned.
[11/15 16:00:29   4431s] **ERROR: (TCLCMD-923):	Specified argument '' is not a valid collection
**WARN: (TCLCMD-1469):	No timing paths found matching the specified criteria. Empty collection returned.
[11/15 16:00:29   4431s] **WARN: (TCLCMD-1469):	No timing paths found matching the specified criteria. Empty collection returned.
[11/15 16:00:29   4431s] **WARN: (TCLCMD-1469):	No timing paths found matching the specified criteria. Empty collection returned.
[11/15 16:00:29   4431s] **WARN: (TCLCMD-1469):	No timing paths found matching the specified criteria. Empty collection returned.
[11/15 16:00:29   4431s] **ERROR: (TCLCMD-923):	Specified argument '' is not a valid collection
**WARN: (TCLCMD-1469):	No timing paths found matching the specified criteria. Empty collection returned.
[11/15 16:00:29   4431s] **ERROR: (TCLCMD-923):	Specified argument '' is not a valid collection
**ERROR: (TCLCMD-923):	Specified argument '' is not a valid collection
**WARN: (TCLCMD-1469):	No timing paths found matching the specified criteria. Empty collection returned.
[11/15 16:00:29   4431s] **WARN: (TCLCMD-1469):	No timing paths found matching the specified criteria. Empty collection returned.
[11/15 16:00:29   4431s] **WARN: (TCLCMD-1469):	No timing paths found matching the specified criteria. Empty collection returned.
[11/15 16:00:29   4431s] **ERROR: (TCLCMD-923):	Specified argument '' is not a valid collection
**ERROR: (TCLCMD-923):	Specified argument '' is not a valid collection
Message <TCLCMD-1469> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[11/15 16:00:29   4431s] **ERROR: (TCLCMD-923):	Specified argument '' is not a valid collection
**ERROR: (TCLCMD-923):	Specified argument '' is not a valid collection
**ERROR: (TCLCMD-923):	Specified argument '' is not a valid collection
**ERROR: (TCLCMD-923):	Specified argument '' is not a valid collection
**ERROR: (TCLCMD-923):	Specified argument '' is not a valid collection
Ending "generate_inter_clock_paths_OLD" (total cpu=0:00:04.8, real=0:00:05.0, peak res=6117.6M, current mem=5834.1M)
[11/15 16:00:34   4435s] Ending "collect_all_inter_clock_paths" (total cpu=0:00:04.2, real=0:00:05.0, peak res=6444.4M, current mem=6296.4M)
[11/15 16:00:34   4435s] *** Constant Propagation Marking in Setup Analysis Mode Begin (mem=7619.9M) ***
[11/15 16:00:34   4435s] *** Found 973 constant pins (0:00:00.0) ***
[11/15 16:00:34   4435s] *** Constant Propagation Marking End (cpu=0:00:00.0 mem=7619.9M) ***
[11/15 16:00:34   4435s] *** Clear Unused Logic Marking (cpu=0:00:00.0, mem=7619.9M) ***
[11/15 16:00:34   4435s] *** Non CTE Mark Clock Nets Begin (mem=7619.9M) ***
[11/15 16:00:34   4435s] *** Non CTE Mark Clock Nets End (cpu=0:00:00.1 mem=7619.9M) ***
[11/15 16:00:34   4435s] Deriving Virtual Partition of (MCU) using constraint mode prelayout_constraint_mode ...
[11/15 16:00:34   4436s] *Info: Derive Interface Logic for SI in Multi-constraint Mode
[11/15 16:00:34   4436s] *Info: setIlmMode -keepAsync false conflicts with setAnalysisMode -asyncChecks async setting. setIlmMode -keepAsync false will be used in the ILM flow.
[11/15 16:00:34   4436s] *Info: Using CTE mode ...
[11/15 16:00:34   4436s] Multi-CPU acceleration using 8 CPU(s).
[11/15 16:00:34   4436s] Ending "collect_all_best_worst_latency_reg" (total cpu=0:00:00.5, real=0:00:01.0, peak res=6296.4M, current mem=5826.9M)
[11/15 16:00:34   4436s] Ending "collect_all_best_worst_latency_reg" (total cpu=0:00:00.5, real=0:00:01.0, peak res=6296.4M, current mem=5827.3M)
[11/15 16:00:35   4436s] Multi-CPU acceleration using 8 CPU(s).
[11/15 16:00:35   4436s] **WARN: (TCLCMD-1469):	No timing paths found matching the specified criteria. Empty collection returned.
[11/15 16:00:35   4436s] **WARN: (TCLCMD-1469):	No timing paths found matching the specified criteria. Empty collection returned.
[11/15 16:00:35   4436s] **WARN: (TCLCMD-1469):	No timing paths found matching the specified criteria. Empty collection returned.
[11/15 16:00:35   4436s] **ERROR: (TCLCMD-923):	Specified argument '' is not a valid collection
**WARN: (TCLCMD-1469):	No timing paths found matching the specified criteria. Empty collection returned.
[11/15 16:00:35   4436s] **ERROR: (TCLCMD-923):	Specified argument '' is not a valid collection
**WARN: (TCLCMD-1469):	No timing paths found matching the specified criteria. Empty collection returned.
[11/15 16:00:35   4436s] **WARN: (TCLCMD-1469):	No timing paths found matching the specified criteria. Empty collection returned.
[11/15 16:00:35   4436s] **WARN: (TCLCMD-1469):	No timing paths found matching the specified criteria. Empty collection returned.
[11/15 16:00:35   4436s] **WARN: (TCLCMD-1469):	No timing paths found matching the specified criteria. Empty collection returned.
[11/15 16:00:35   4436s] **ERROR: (TCLCMD-923):	Specified argument '' is not a valid collection
**ERROR: (TCLCMD-923):	Specified argument '' is not a valid collection
**WARN: (TCLCMD-1469):	No timing paths found matching the specified criteria. Empty collection returned.
[11/15 16:00:35   4436s] **WARN: (TCLCMD-1469):	No timing paths found matching the specified criteria. Empty collection returned.
[11/15 16:00:35   4436s] **WARN: (TCLCMD-1469):	No timing paths found matching the specified criteria. Empty collection returned.
[11/15 16:00:35   4436s] **ERROR: (TCLCMD-923):	Specified argument '' is not a valid collection
**WARN: (TCLCMD-1469):	No timing paths found matching the specified criteria. Empty collection returned.
[11/15 16:00:35   4436s] **ERROR: (TCLCMD-923):	Specified argument '' is not a valid collection
**WARN: (TCLCMD-1469):	No timing paths found matching the specified criteria. Empty collection returned.
[11/15 16:00:35   4436s] **WARN: (TCLCMD-1469):	No timing paths found matching the specified criteria. Empty collection returned.
[11/15 16:00:35   4436s] **WARN: (TCLCMD-1469):	No timing paths found matching the specified criteria. Empty collection returned.
[11/15 16:00:35   4436s] **WARN: (TCLCMD-1469):	No timing paths found matching the specified criteria. Empty collection returned.
[11/15 16:00:35   4436s] **ERROR: (TCLCMD-923):	Specified argument '' is not a valid collection
**WARN: (TCLCMD-1469):	No timing paths found matching the specified criteria. Empty collection returned.
[11/15 16:00:35   4436s] **ERROR: (TCLCMD-923):	Specified argument '' is not a valid collection
**ERROR: (TCLCMD-923):	Specified argument '' is not a valid collection
**WARN: (TCLCMD-1469):	No timing paths found matching the specified criteria. Empty collection returned.
[11/15 16:00:35   4436s] **WARN: (TCLCMD-1469):	No timing paths found matching the specified criteria. Empty collection returned.
[11/15 16:00:35   4436s] **WARN: (TCLCMD-1469):	No timing paths found matching the specified criteria. Empty collection returned.
[11/15 16:00:35   4436s] **ERROR: (TCLCMD-923):	Specified argument '' is not a valid collection
**ERROR: (TCLCMD-923):	Specified argument '' is not a valid collection
Message <TCLCMD-1469> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[11/15 16:00:35   4436s] **ERROR: (TCLCMD-923):	Specified argument '' is not a valid collection
**ERROR: (TCLCMD-923):	Specified argument '' is not a valid collection
**ERROR: (TCLCMD-923):	Specified argument '' is not a valid collection
**ERROR: (TCLCMD-923):	Specified argument '' is not a valid collection
**ERROR: (TCLCMD-923):	Specified argument '' is not a valid collection
Ending "generate_inter_clock_paths_OLD" (total cpu=0:00:04.6, real=0:00:05.0, peak res=6296.4M, current mem=5836.6M)
[11/15 16:00:40   4440s] Ending "collect_all_inter_clock_paths" (total cpu=0:00:04.1, real=0:00:05.0, peak res=6298.2M, current mem=6298.2M)
[11/15 16:00:40   4440s] *** Constant Propagation Marking in Setup Analysis Mode Begin (mem=7619.9M) ***
[11/15 16:00:40   4440s] *** Found 973 constant pins (0:00:00.0) ***
[11/15 16:00:40   4440s] *** Constant Propagation Marking End (cpu=0:00:00.0 mem=7619.9M) ***
[11/15 16:00:40   4440s] *** Clear Unused Logic Marking (cpu=0:00:00.0, mem=7619.9M) ***
[11/15 16:00:40   4440s] *** Non CTE Mark Clock Nets Begin (mem=7619.9M) ***
[11/15 16:00:40   4440s] *** Non CTE Mark Clock Nets End (cpu=0:00:00.1 mem=7619.9M) ***
[11/15 16:00:40   4440s] Deriving Virtual Partition of (MCU) using constraint mode prelayout_constraint_mode ...
[11/15 16:00:40   4440s] *Info: Save Interface Logic -- SI Model (Hold Analysis Views)
[11/15 16:00:40   4440s] #################################################################################
[11/15 16:00:40   4440s] # Design Stage: PostRoute
[11/15 16:00:40   4440s] # Design Name: MCU
[11/15 16:00:40   4440s] # Design Mode: 65nm
[11/15 16:00:40   4440s] # Analysis Mode: MMMC OCV 
[11/15 16:00:40   4440s] # Parasitics Mode: SPEF/RCDB 
[11/15 16:00:40   4440s] # Signoff Settings: SI Off 
[11/15 16:00:40   4440s] #################################################################################
[11/15 16:00:40   4441s] Topological Sorting (REAL = 0:00:00.0, MEM = 7633.5M, InitMEM = 7627.9M)
[11/15 16:00:41   4441s] Calculate early delays in OCV mode...
[11/15 16:00:41   4441s] Calculate late delays in OCV mode...
[11/15 16:00:41   4441s] Start delay calculation (fullDC) (8 T). (MEM=7633.46)
[11/15 16:00:41   4441s] *** Calculating scaling factor for min_library_set libraries using the default operating condition of each library.
[11/15 16:00:41   4442s] End AAE Lib Interpolated Model. (MEM=7633.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 16:00:42   4450s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[11/15 16:00:42   4450s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[11/15 16:00:42   4450s] End delay calculation. (MEM=7989.87 CPU=0:00:08.7 REAL=0:00:01.0)
[11/15 16:00:42   4450s] End delay calculation (fullDC). (MEM=7989.87 CPU=0:00:09.0 REAL=0:00:01.0)
[11/15 16:00:42   4450s] *** CDM Built up (cpu=0:00:10.0  real=0:00:02.0  mem= 7989.9M) ***
[11/15 16:00:43   4455s] Info: Write Timing Window file for timing view hold_analysis_view (cpu=0:00:14.7, mem=7720.9M)
[11/15 16:00:43   4455s] *Info: Output core boundary SDC for view hold_analysis_view ....
[11/15 16:00:43   4455s] Writing constant & min slew constraints to file out/MCU.ilm/mmmc/si_ilm_data/MCU/MCU_SI_hold_analysis_view.core.sdc.gz
[11/15 16:00:43   4455s] *Info: Total 8 terms are set as logic 1.
[11/15 16:00:43   4455s] *Info: Total 429 terms are set as logic 0.
[11/15 16:00:43   4455s] *Info: Total 4096 terms are unused input.
[11/15 16:00:43   4455s] *Info: Total 3848 terms has min slew annotated.
[11/15 16:00:43   4455s] *** Commit Timing View Marking (cpu=0:00:00.0, mem=7720.9M) ***
[11/15 16:00:43   4455s] *** Clear Unused Logic Marking (cpu=0:00:00.0, mem=7720.9M) ***
[11/15 16:00:43   4455s] *Info: Save Interface Logic -- Timing Model (Hold Analysis Views)
[11/15 16:00:44   4455s] *Info: Output core boundary SDC for view hold_analysis_view ....
[11/15 16:00:44   4455s] Writing constant & min slew constraints to file out/MCU.ilm/mmmc/ilm_data/MCU/MCU_postRoute_hold_analysis_view.core.sdc.gz
[11/15 16:00:44   4455s] *Info: Total 5 terms are set as logic 1.
[11/15 16:00:44   4455s] *Info: Total 428 terms are set as logic 0.
[11/15 16:00:44   4455s] *Info: Total 2947 terms are unused input.
[11/15 16:00:44   4455s] *Info: Total 2345 terms has min slew annotated.
[11/15 16:00:44   4455s] *** Commit Timing View Marking (cpu=0:00:00.0, mem=7720.9M) ***
[11/15 16:00:44   4455s] *** Clear Unused Logic Marking (cpu=0:00:00.0, mem=7720.9M) ***
[11/15 16:00:44   4455s] *Info: Save Interface Logic -- SI Model (Setup Analysis Views)
[11/15 16:00:44   4456s] Info: Write Timing Window file for timing view setup_analysis_view (cpu=0:00:00.5, mem=7720.9M)
[11/15 16:00:44   4456s] *Info: Output core boundary SDC for view setup_analysis_view ....
[11/15 16:00:44   4456s] Writing constant & max slew constraints to file out/MCU.ilm/mmmc/si_ilm_data/MCU/MCU_SI_setup_analysis_view.core.sdc.gz
[11/15 16:00:44   4456s] *Info: Total 8 terms are set as logic 1.
[11/15 16:00:44   4456s] *Info: Total 429 terms are set as logic 0.
[11/15 16:00:44   4456s] *Info: Total 4096 terms are unused input.
[11/15 16:00:44   4456s] *Info: Total 3848 terms has max slew annotated.
[11/15 16:00:44   4456s] *** Marking 25068/29731 (84%) insts as TAIgnored.
[11/15 16:00:44   4456s] *** Marking 27334/31851 (85%) nets as TAIgnored.
[11/15 16:00:44   4456s] *** Commit Timing View Marking (cpu=0:00:00.0, mem=7720.9M) ***
[11/15 16:00:44   4456s] *Info: Output ILM verilog netlist ....
[11/15 16:00:44   4456s] saveNetlist Option: -hier out/MCU.ilm/mmmc/si_ilm_data/MCU/MCU_SI.v.gz
[11/15 16:00:44   4456s] Processing hierarchical netlist marking ...
[11/15 16:00:44   4456s] *** Hierarhical netlist marking finished (cpu=0:00:00.0, mem=7720.9M) ***
[11/15 16:00:44   4456s] Dumping netlist ...
[11/15 16:00:44   4456s] Processing hierarchical netlist marking ...
[11/15 16:00:44   4456s] Hierarchical netlist marking finished (cpu=0:00:00.0, mem=7720.9M)
[11/15 16:00:44   4456s] *Info: Output ILM parasitic SPEF ....
[11/15 16:00:44   4456s] Opening parasitic data file '/tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/MCU_89100_QSU6Fs.rcdb.d/MCU.rcdb.d' for reading (mem: 7720.871M)
[11/15 16:00:44   4456s] Reading RCDB with compressed RC data.
[11/15 16:00:44   4456s] Opening parasitic data file '/tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/MCU_89100_QSU6Fs.rcdb.d/MCU.rcdb.d' for reading (mem: 7752.871M)
[11/15 16:00:44   4456s] Reading RCDB with compressed RC data.
[11/15 16:00:44   4456s] Closing parasitic data file '/tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/MCU_89100_QSU6Fs.rcdb.d/MCU.rcdb.d': 31838 access done (mem: 7752.871M)
[11/15 16:00:44   4456s] RC Out has the following PVT Info:
[11/15 16:00:44   4456s]    RC:worst_rc_corner
[11/15 16:00:44   4456s] Dumping Spef file.....
[11/15 16:00:45   4456s] Printing D_NET...
[11/15 16:00:45   4457s] RC Out from RCDB Completed (CPU Time= 0:00:01.1  MEM= 7760.9M)
[11/15 16:00:45   4457s] Closing parasitic data file '/tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/MCU_89100_QSU6Fs.rcdb.d/MCU.rcdb.d': 31838 access done (mem: 7760.871M)
[11/15 16:00:45   4457s] Opening parasitic data file '/tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/MCU_89100_QSU6Fs.rcdb.d/MCU.rcdb.d' for reading (mem: 7760.871M)
[11/15 16:00:45   4457s] Reading RCDB with compressed RC data.
[11/15 16:00:45   4457s] Opening parasitic data file '/tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/MCU_89100_QSU6Fs.rcdb.d/MCU.rcdb.d' for reading (mem: 7760.871M)
[11/15 16:00:45   4457s] Reading RCDB with compressed RC data.
[11/15 16:00:45   4457s] Closing parasitic data file '/tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/MCU_89100_QSU6Fs.rcdb.d/MCU.rcdb.d': 31838 access done (mem: 7760.871M)
[11/15 16:00:45   4457s] RC Out has the following PVT Info:
[11/15 16:00:45   4457s]    RC:best_rc_corner
[11/15 16:00:45   4457s] Dumping Spef file.....
[11/15 16:00:45   4457s] Printing D_NET...
[11/15 16:00:45   4458s] RC Out from RCDB Completed (CPU Time= 0:00:01.1  MEM= 7760.9M)
[11/15 16:00:45   4458s] Closing parasitic data file '/tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/MCU_89100_QSU6Fs.rcdb.d/MCU.rcdb.d': 31838 access done (mem: 7760.871M)
[11/15 16:00:46   4458s] *Info: Output ILM design DEF ....
[11/15 16:00:46   4458s] Writing DEF file 'out/MCU.ilm/mmmc/si_ilm_data/MCU/MCU_SI.def.gz', current time is Sat Nov 15 16:00:46 2025 ...
[11/15 16:00:46   4458s] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[11/15 16:00:46   4458s] DEF file 'out/MCU.ilm/mmmc/si_ilm_data/MCU/MCU_SI.def.gz' is written, current time is Sat Nov 15 16:00:46 2025 ...
[11/15 16:00:46   4458s] *: Write Placement file (cpu=0:00:00.0, mem=7760.9M)
[11/15 16:00:46   4458s] *** Clear Unused Logic Marking (cpu=0:00:00.0, mem=7760.9M) ***
[11/15 16:00:46   4458s] *Info: Save Interface Logic -- Timing Model (Setup Analysis Views)
[11/15 16:00:46   4458s] *Info: Output core boundary SDC for view setup_analysis_view ....
[11/15 16:00:46   4458s] Writing constant & max slew constraints to file out/MCU.ilm/mmmc/ilm_data/MCU/MCU_postRoute_setup_analysis_view.core.sdc.gz
[11/15 16:00:46   4458s] *Info: Total 5 terms are set as logic 1.
[11/15 16:00:46   4458s] *Info: Total 428 terms are set as logic 0.
[11/15 16:00:46   4458s] *Info: Total 2947 terms are unused input.
[11/15 16:00:46   4458s] *Info: Total 2345 terms has max slew annotated.
[11/15 16:00:46   4458s] *** Marking 26905/29731 (90%) insts as TAIgnored.
[11/15 16:00:46   4458s] *** Marking 29246/31851 (91%) nets as TAIgnored.
[11/15 16:00:46   4458s] *** Commit Timing View Marking (cpu=0:00:00.0, mem=7708.9M) ***
[11/15 16:00:46   4458s] *Info: Output ILM verilog netlist ....
[11/15 16:00:46   4458s] saveNetlist Option: -hier out/MCU.ilm/mmmc/ilm_data/MCU/MCU_postRoute.v.gz
[11/15 16:00:46   4458s] Processing hierarchical netlist marking ...
[11/15 16:00:46   4458s] *** Hierarhical netlist marking finished (cpu=0:00:00.0, mem=7708.9M) ***
[11/15 16:00:46   4458s] Dumping netlist ...
[11/15 16:00:46   4458s] Processing hierarchical netlist marking ...
[11/15 16:00:46   4458s] Hierarchical netlist marking finished (cpu=0:00:00.0, mem=7708.9M)
[11/15 16:00:46   4458s] *Info: Output ILM parasitic SPEF ....
[11/15 16:00:46   4458s] Opening parasitic data file '/tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/MCU_89100_QSU6Fs.rcdb.d/MCU.rcdb.d' for reading (mem: 7708.926M)
[11/15 16:00:46   4458s] Reading RCDB with compressed RC data.
[11/15 16:00:46   4458s] Opening parasitic data file '/tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/MCU_89100_QSU6Fs.rcdb.d/MCU.rcdb.d' for reading (mem: 7708.926M)
[11/15 16:00:46   4458s] Reading RCDB with compressed RC data.
[11/15 16:00:46   4458s] Closing parasitic data file '/tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/MCU_89100_QSU6Fs.rcdb.d/MCU.rcdb.d': 31838 access done (mem: 7708.926M)
[11/15 16:00:46   4458s] RC Out has the following PVT Info:
[11/15 16:00:46   4458s]    RC:worst_rc_corner
[11/15 16:00:46   4458s] Dumping Spef file.....
[11/15 16:00:46   4458s] Printing D_NET...
[11/15 16:00:47   4459s] RC Out from RCDB Completed (CPU Time= 0:00:00.8  MEM= 7712.9M)
[11/15 16:00:47   4459s] Closing parasitic data file '/tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/MCU_89100_QSU6Fs.rcdb.d/MCU.rcdb.d': 31838 access done (mem: 7712.926M)
[11/15 16:00:47   4459s] Opening parasitic data file '/tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/MCU_89100_QSU6Fs.rcdb.d/MCU.rcdb.d' for reading (mem: 7712.926M)
[11/15 16:00:47   4459s] Reading RCDB with compressed RC data.
[11/15 16:00:47   4459s] Opening parasitic data file '/tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/MCU_89100_QSU6Fs.rcdb.d/MCU.rcdb.d' for reading (mem: 7712.926M)
[11/15 16:00:47   4459s] Reading RCDB with compressed RC data.
[11/15 16:00:47   4459s] Closing parasitic data file '/tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/MCU_89100_QSU6Fs.rcdb.d/MCU.rcdb.d': 31838 access done (mem: 7712.926M)
[11/15 16:00:47   4459s] RC Out has the following PVT Info:
[11/15 16:00:47   4459s]    RC:best_rc_corner
[11/15 16:00:47   4459s] Dumping Spef file.....
[11/15 16:00:47   4459s] Printing D_NET...
[11/15 16:00:47   4460s] RC Out from RCDB Completed (CPU Time= 0:00:00.8  MEM= 7712.9M)
[11/15 16:00:47   4460s] Closing parasitic data file '/tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/MCU_89100_QSU6Fs.rcdb.d/MCU.rcdb.d': 31838 access done (mem: 7712.926M)
[11/15 16:00:47   4460s] *Info: Output ILM design DEF ....
[11/15 16:00:47   4460s] Writing DEF file 'out/MCU.ilm/mmmc/ilm_data/MCU/MCU_postRoute.def.gz', current time is Sat Nov 15 16:00:47 2025 ...
[11/15 16:00:47   4460s] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[11/15 16:00:47   4460s] DEF file 'out/MCU.ilm/mmmc/ilm_data/MCU/MCU_postRoute.def.gz' is written, current time is Sat Nov 15 16:00:47 2025 ...
[11/15 16:00:47   4460s] *: Write Placement file (cpu=0:00:00.0, mem=7712.9M)
[11/15 16:00:47   4460s] *** Clear Unused Logic Marking (cpu=0:00:00.0, mem=7712.9M) ***
[11/15 16:00:47   4460s] -----------------------------------------------------------------------------------
[11/15 16:00:47   4460s] 	createInterfaceLogic Summary
[11/15 16:00:47   4460s] -----------------------------------------------------------------------------------
[11/15 16:00:47   4460s] Model      	Reduced Instances         Reduced Registers
[11/15 16:00:47   4460s] -----------------------------------------------------------------------------------
[11/15 16:00:47   4460s] ilm_data	26905/29731 (90%) 	4538/5308 (85%)
[11/15 16:00:47   4460s] si_data 	25068/29731 (84%) 	4178/5308 (78%)
[11/15 16:00:47   4460s] -----------------------------------------------------------------------------------
[11/15 16:00:47   4460s] Ending "createInterfaceLogic" (total cpu=0:00:45.0, real=0:00:22.0, peak res=6459.4M, current mem=6349.0M)
[11/15 16:00:48   4460s] **WARN: (IMPSYC-189):	lefOut command is replaced by write_lef_abstract command.
[11/15 16:00:48   4460s] It still works in this release but will be removed in future release. Please update
[11/15 16:00:48   4460s] your script to use the new command.
[11/15 16:00:48   4460s] ### import design signature (372): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1588411196 halo=0
[11/15 16:00:48   4460s] <CMD> saveDesign dbs/MCU.final.innovus -def -netlist -rc -tcon
[11/15 16:00:48   4460s] #% Begin save design ... (date=11/15 16:00:48, mem=6151.1M)
[11/15 16:00:48   4460s] % Begin Save ccopt configuration ... (date=11/15 16:00:48, mem=6151.1M)
[11/15 16:00:48   4461s] % End Save ccopt configuration ... (date=11/15 16:00:48, total cpu=0:00:00.1, real=0:00:00.0, peak res=6151.8M, current mem=6151.8M)
[11/15 16:00:48   4461s] % Begin Save netlist data ... (date=11/15 16:00:48, mem=6151.8M)
[11/15 16:00:48   4461s] Writing Binary DB to dbs/MCU.final.innovus.dat.tmp/vbin/MCU.v.bin in multi-threaded mode...
[11/15 16:00:48   4461s] % End Save netlist data ... (date=11/15 16:00:48, total cpu=0:00:00.1, real=0:00:00.0, peak res=6154.6M, current mem=6154.6M)
[11/15 16:00:48   4461s] Saving symbol-table file in separate thread ...
[11/15 16:00:48   4461s] Saving congestion map file in separate thread ...
[11/15 16:00:48   4461s] Saving congestion map file dbs/MCU.final.innovus.dat.tmp/MCU.route.congmap.gz ...
[11/15 16:00:48   4461s] % Begin Save AAE data ... (date=11/15 16:00:48, mem=6155.0M)
[11/15 16:00:48   4461s] Saving AAE Data ...
[11/15 16:00:48   4461s] % End Save AAE data ... (date=11/15 16:00:48, total cpu=0:00:00.1, real=0:00:00.0, peak res=6155.0M, current mem=6155.0M)
[11/15 16:00:49   4461s] Saving preference file dbs/MCU.final.innovus.dat.tmp/gui.pref.tcl ...
[11/15 16:00:49   4461s] Saving mode setting ...
[11/15 16:00:49   4461s] Saving global file ...
[11/15 16:00:49   4461s] Saving Drc markers ...
[11/15 16:00:49   4461s] ... No Drc file written since there is no markers found.
[11/15 16:00:49   4461s] Saving Def ...
[11/15 16:00:49   4461s] Writing DEF file 'dbs/MCU.final.innovus.dat.tmp/MCU.def.gz', current time is Sat Nov 15 16:00:49 2025 ...
[11/15 16:00:49   4461s] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[11/15 16:00:50   4462s] DEF file 'dbs/MCU.final.innovus.dat.tmp/MCU.def.gz' is written, current time is Sat Nov 15 16:00:50 2025 ...
[11/15 16:00:50   4462s] Saving special route data file in separate thread ...
[11/15 16:00:50   4462s] Saving PG file in separate thread ...
[11/15 16:00:50   4462s] Saving placement file in separate thread ...
[11/15 16:00:50   4462s] Saving route file in separate thread ...
[11/15 16:00:50   4462s] Saving property file in separate thread ...
[11/15 16:00:50   4462s] Saving property file dbs/MCU.final.innovus.dat.tmp/MCU.prop
[11/15 16:00:50   4462s] Saving PG file dbs/MCU.final.innovus.dat.tmp/MCU.pg.gz, version#2, (Created by Innovus v20.12-s088_1 on Sat Nov 15 16:00:50 2025)
[11/15 16:00:50   4462s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/15 16:00:50   4462s] *** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=7699.4M) ***
[11/15 16:00:50   4462s] Save Adaptive View Pruning View Names to Binary file
[11/15 16:00:50   4462s] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=7699.4M) ***
[11/15 16:00:50   4462s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[11/15 16:00:50   4462s] *** Completed savePGFile (cpu=0:00:00.2 real=0:00:00.0 mem=7691.4M) ***
[11/15 16:00:50   4462s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[11/15 16:00:50   4462s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[11/15 16:00:50   4463s] *** Completed saveRoute (cpu=0:00:00.5 real=0:00:00.0 mem=7675.4M) ***
[11/15 16:00:50   4463s] TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
[11/15 16:00:50   4463s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[11/15 16:00:50   4463s] #Saving pin access data to file dbs/MCU.final.innovus.dat.tmp/MCU.apa ...
[11/15 16:00:52   4465s] #
[11/15 16:00:52   4465s] Saving parasitic data in file 'dbs/MCU.final.innovus.dat.tmp/MCU.rcdb.d' ...
[11/15 16:00:52   4465s] Opening parasitic data file '/tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/MCU_89100_QSU6Fs.rcdb.d/MCU.rcdb.d' for reading (mem: 7659.434M)
[11/15 16:00:52   4465s] Reading RCDB with compressed RC data.
[11/15 16:00:52   4465s] Opening parasitic data file '/tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/MCU_89100_QSU6Fs.rcdb.d/MCU.rcdb.d' for content verification (mem: 7659.434M)
[11/15 16:00:52   4465s] Reading RCDB with compressed RC data.
[11/15 16:00:52   4465s] Closing parasitic data file '/tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/MCU_89100_QSU6Fs.rcdb.d/MCU.rcdb.d': 0 access done (mem: 7659.434M)
[11/15 16:00:52   4465s] Closing parasitic data file '/tmp/innovus_temp_89100_atlas_mseminario2_L60O3d/MCU_89100_QSU6Fs.rcdb.d/MCU.rcdb.d': 0 access done (mem: 7659.434M)
[11/15 16:00:52   4465s] Saving preRoute extracted patterns in file 'dbs/MCU.final.innovus.dat.tmp/MCU.techData.gz' ...
[11/15 16:00:52   4465s] Saving preRoute extraction data in directory 'dbs/MCU.final.innovus.dat.tmp/extraction/' ...
[11/15 16:00:52   4465s] Checksum of RCGrid density data::96
[11/15 16:00:52   4465s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[11/15 16:00:52   4465s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[11/15 16:00:52   4465s] % Begin Save power constraints data ... (date=11/15 16:00:52, mem=6154.5M)
[11/15 16:00:52   4465s] % End Save power constraints data ... (date=11/15 16:00:52, total cpu=0:00:00.1, real=0:00:00.0, peak res=6154.5M, current mem=6154.5M)
[11/15 16:00:53   4465s] Generated self-contained design MCU.final.innovus.dat.tmp
[11/15 16:00:54   4466s] #% End save design ... (date=11/15 16:00:53, total cpu=0:00:05.4, real=0:00:06.0, peak res=6155.0M, current mem=6154.7M)
[11/15 16:00:54   4466s] *** Message Summary: 0 warning(s), 0 error(s)
[11/15 16:00:54   4466s] 
[11/15 16:00:54   4466s] ### UNL RUNTIME ### : 00:23:43
[11/15 16:00:54   4466s] ### UNL STATUS #### : Script complete
[11/15 16:00:54   4466s] **ERROR: (IMPSYT-6692):	Invalid return code while executing 'tcl/MCU.innovus.tcl' was returned and script processing was stopped. Review the following error in 'tcl/MCU.innovus.tcl' then restart.
[11/15 16:00:54   4466s] **ERROR: (IMPSYT-6693):	Error message: tcl/MCU.innovus.tcl: couldn't execute "#": no such file or directory.
[11/15 16:00:54   4466s] <CMD> win
[11/15 16:01:16   4467s] <CMD> win off
[11/15 16:01:28   4467s] 
[11/15 16:01:28   4467s] *** Memory Usage v#1 (Current mem = 7589.527M, initial mem = 283.547M) ***
[11/15 16:01:28   4467s] 
[11/15 16:01:28   4467s] *** Summary of all messages that are not suppressed in this session:
[11/15 16:01:28   4467s] Severity  ID               Count  Summary                                  
[11/15 16:01:28   4467s] ERROR     IMPLF-40             3  Macro '%s' references a site '%s' that h...
[11/15 16:01:28   4467s] WARNING   IMPLF-200           48  Pin '%s' in macro '%s' has no ANTENNAGAT...
[11/15 16:01:28   4467s] WARNING   IMPLF-201           34  Pin '%s' in macro '%s' has no ANTENNADIF...
[11/15 16:01:28   4467s] WARNING   IMPFP-180            1  Data inconsistent, io file has %d edge, ...
[11/15 16:01:28   4467s] WARNING   IMPFP-3803           1  Command "%s" is obsolete and has been re...
[11/15 16:01:28   4467s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[11/15 16:01:28   4467s] WARNING   IMPOGDS-250          2  Specified unit is smaller than the one i...
[11/15 16:01:28   4467s] WARNING   IMPOGDS-392         58  Unknown layer %s                         
[11/15 16:01:28   4467s] ERROR     IMPOGDS-395          2  Invalid object type %s                   
[11/15 16:01:28   4467s] ERROR     IMPEXT-5016          1  Command %s failed with error message: %s...
[11/15 16:01:28   4467s] ERROR     IMPSYT-6692          1  Invalid return code while executing '%s'...
[11/15 16:01:28   4467s] ERROR     IMPSYT-6693          1  Error message: %s: %s.                   
[11/15 16:01:28   4467s] WARNING   IMPSYC-2             3  Timing information is not defined for ce...
[11/15 16:01:28   4467s] WARNING   IMPSYC-189           1  lefOut command is replaced by write_lef_...
[11/15 16:01:28   4467s] ERROR     IMPCK-361            1  The parameter '-localSkew' is not suppor...
[11/15 16:01:28   4467s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[11/15 16:01:28   4467s] WARNING   IMPVL-159         1780  Pin '%s' of cell '%s' is defined in LEF ...
[11/15 16:01:28   4467s] WARNING   IMPSPR-320           1  Command "%s" is obsolete and will be rem...
[11/15 16:01:28   4467s] WARNING   IMPESI-3014         32  The RC network is incomplete for net %s....
[11/15 16:01:28   4467s] WARNING   IMPVFC-97           32  IO pin %s of net %s has not been assigne...
[11/15 16:01:28   4467s] WARNING   IMPVFG-257           7  setVerifyGeometryMode/verifyGeometry com...
[11/15 16:01:28   4467s] WARNING   IMPVFG-173           6  Verify Geometry does not write any warni...
[11/15 16:01:28   4467s] WARNING   IMPPP-532           48  ViaGen Warning: The top layer and bottom...
[11/15 16:01:28   4467s] WARNING   IMPPP-4055           2  The run time of addStripe will degrade w...
[11/15 16:01:28   4467s] WARNING   IMPSR-4302           1  Cap-table/qrcTechFile is found in the de...
[11/15 16:01:28   4467s] WARNING   IMPSP-5217           1  addFiller command is running on a postRo...
[11/15 16:01:28   4467s] WARNING   IMPSP-9025           3  No scan chain specified/traced.          
[11/15 16:01:28   4467s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[11/15 16:01:28   4467s] WARNING   IMPOPT-576           4  %d nets have unplaced terms.             
[11/15 16:01:28   4467s] WARNING   IMPOPT-7250          1  Option -signOff for command timeDesign i...
[11/15 16:01:28   4467s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[11/15 16:01:28   4467s] WARNING   IMPOPT-665         128  %s : Net has unplaced terms or is connec...
[11/15 16:01:28   4467s] WARNING   IMPOPT-7058          1  The command 'timeDesign -signoff -si [-h...
[11/15 16:01:28   4467s] WARNING   IMPOPT-7077          1  Some of the LEF equivalent cells have di...
[11/15 16:01:28   4467s] WARNING   IMPCCOPT-2313        2  Clock %s has a source defined at module ...
[11/15 16:01:28   4467s] WARNING   IMPCCOPT-1361       18  Routing configuration for %s nets in clo...
[11/15 16:01:28   4467s] WARNING   IMPCCOPT-2248        7  Clock %s has a source defined at module ...
[11/15 16:01:28   4467s] WARNING   IMPREPO-227          1  There are %d High Fanout nets (>50).     
[11/15 16:01:28   4467s] WARNING   IMPREPO-231        481  Input netlist has a cell '%s' which is m...
[11/15 16:01:28   4467s] WARNING   IMPREPO-202          1  There are %d Ports connected to core ins...
[11/15 16:01:28   4467s] WARNING   IMPREPO-211          1  There are %d Cells with missing Timing d...
[11/15 16:01:28   4467s] WARNING   IMPREPO-213          1  There are %d I/O Pins connected to Non-I...
[11/15 16:01:28   4467s] WARNING   IMPREPO-216          1  There are %d Instances with input pins t...
[11/15 16:01:28   4467s] WARNING   IMPCTE-288         360  Could not locate the library %s.         
[11/15 16:01:28   4467s] WARNING   IMPCTE-289         360  set_driving_cell : %s Use the cell in li...
[11/15 16:01:28   4467s] WARNING   IMPCTE-290         900  Could not locate cell %s in any library ...
[11/15 16:01:28   4467s] WARNING   IMPTCM-77            3  Option "%s" for command %s is obsolete a...
[11/15 16:01:28   4467s] WARNING   IMPTCM-125           2  Option "%s" for command %s is obsolete a...
[11/15 16:01:28   4467s] WARNING   IMPPSP-1003          2  Found use of '%s'. This will continue to...
[11/15 16:01:28   4467s] WARNING   TA-976               1  Path groups asserted by the group_path c...
[11/15 16:01:28   4467s] WARNING   GLOBAL-100           5  Global '%s' has become obsolete. It will...
[11/15 16:01:28   4467s] WARNING   SDF-808              1  The software is currently operating in a...
[11/15 16:01:28   4467s] WARNING   TCLCMD-513           2  The software could not find a matching o...
[11/15 16:01:28   4467s] ERROR     TCLCMD-917           4  Cannot find '%s' that match '%s'         
[11/15 16:01:28   4467s] WARNING   TCLCMD-1403          1  '%s'                                     
[11/15 16:01:28   4467s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[11/15 16:01:28   4467s] WARNING   TCLCMD-1531         18  '%s' has been applied on hierarchical pi...
[11/15 16:01:28   4467s] WARNING   TECHLIB-302         46  No function defined for cell '%s'. The c...
[11/15 16:01:28   4467s] WARNING   TECHLIB-459          6  Appending library '%s' to the previously...
[11/15 16:01:28   4467s] *** Message Summary: 4422 warning(s), 15 error(s)
[11/15 16:01:28   4467s] 
[11/15 16:01:28   4467s] --- Ending "Innovus" (totcpu=1:14:28, real=0:24:29, mem=7589.5M) ---
