{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 20 15:05:23 2015 " "Info: Processing started: Fri Mar 20 15:05:23 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off presetable_updown_counter -c presetable_updown_counter --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off presetable_updown_counter -c presetable_updown_counter --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "count\[0\]~latch " "Warning: Node \"count\[0\]~latch\" is a latch" {  } { { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "count\[1\]~latch " "Warning: Node \"count\[1\]~latch\" is a latch" {  } { { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "count\[3\]~latch " "Warning: Node \"count\[3\]~latch\" is a latch" {  } { { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "count\[2\]~latch " "Warning: Node \"count\[2\]~latch\" is a latch" {  } { { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 9 -1 0 } } { "c:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "reset " "Info: Assuming node \"reset\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 10 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register count\[0\]~_emulated register count\[3\]~_emulated 399.04 MHz 2.506 ns Internal " "Info: Clock \"clk\" has Internal fmax of 399.04 MHz between source register \"count\[0\]~_emulated\" and destination register \"count\[3\]~_emulated\" (period= 2.506 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.292 ns + Longest register register " "Info: + Longest register to register delay is 2.292 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count\[0\]~_emulated 1 REG LCFF_X18_Y35_N31 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y35_N31; Fanout = 1; REG Node = 'count\[0\]~_emulated'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[0]~_emulated } "NODE_NAME" } } { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.150 ns) 0.460 ns count\[0\]~head_lut 2 COMB LCCOMB_X18_Y35_N26 5 " "Info: 2: + IC(0.310 ns) + CELL(0.150 ns) = 0.460 ns; Loc. = LCCOMB_X18_Y35_N26; Fanout = 5; COMB Node = 'count\[0\]~head_lut'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.460 ns" { count[0]~_emulated count[0]~head_lut } "NODE_NAME" } } { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.393 ns) 1.124 ns Add0~95 3 COMB LCCOMB_X18_Y35_N18 2 " "Info: 3: + IC(0.271 ns) + CELL(0.393 ns) = 1.124 ns; Loc. = LCCOMB_X18_Y35_N18; Fanout = 2; COMB Node = 'Add0~95'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.664 ns" { count[0]~head_lut Add0~95 } "NODE_NAME" } } { "c:/program files/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/program files/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.195 ns Add0~97 4 COMB LCCOMB_X18_Y35_N20 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.195 ns; Loc. = LCCOMB_X18_Y35_N20; Fanout = 2; COMB Node = 'Add0~97'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~95 Add0~97 } "NODE_NAME" } } { "c:/program files/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/program files/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.266 ns Add0~99 5 COMB LCCOMB_X18_Y35_N22 1 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.266 ns; Loc. = LCCOMB_X18_Y35_N22; Fanout = 1; COMB Node = 'Add0~99'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~97 Add0~99 } "NODE_NAME" } } { "c:/program files/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/program files/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.676 ns Add0~100 6 COMB LCCOMB_X18_Y35_N24 1 " "Info: 6: + IC(0.000 ns) + CELL(0.410 ns) = 1.676 ns; Loc. = LCCOMB_X18_Y35_N24; Fanout = 1; COMB Node = 'Add0~100'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add0~99 Add0~100 } "NODE_NAME" } } { "c:/program files/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/program files/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.275 ns) 2.208 ns count\[3\]~data_lut 7 COMB LCCOMB_X18_Y35_N10 1 " "Info: 7: + IC(0.257 ns) + CELL(0.275 ns) = 2.208 ns; Loc. = LCCOMB_X18_Y35_N10; Fanout = 1; COMB Node = 'count\[3\]~data_lut'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { Add0~100 count[3]~data_lut } "NODE_NAME" } } { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.292 ns count\[3\]~_emulated 8 REG LCFF_X18_Y35_N11 1 " "Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 2.292 ns; Loc. = LCFF_X18_Y35_N11; Fanout = 1; REG Node = 'count\[3\]~_emulated'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { count[3]~data_lut count[3]~_emulated } "NODE_NAME" } } { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.454 ns ( 63.44 % ) " "Info: Total cell delay = 1.454 ns ( 63.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.838 ns ( 36.56 % ) " "Info: Total interconnect delay = 0.838 ns ( 36.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.292 ns" { count[0]~_emulated count[0]~head_lut Add0~95 Add0~97 Add0~99 Add0~100 count[3]~data_lut count[3]~_emulated } "NODE_NAME" } } { "c:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/bin/Technology_Viewer.qrui" "2.292 ns" { count[0]~_emulated {} count[0]~head_lut {} Add0~95 {} Add0~97 {} Add0~99 {} Add0~100 {} count[3]~data_lut {} count[3]~_emulated {} } { 0.000ns 0.310ns 0.271ns 0.000ns 0.000ns 0.000ns 0.257ns 0.000ns } { 0.000ns 0.150ns 0.393ns 0.071ns 0.071ns 0.410ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.683 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 5 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'clk~clkctrl'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 2.683 ns count\[3\]~_emulated 3 REG LCFF_X18_Y35_N11 1 " "Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.683 ns; Loc. = LCFF_X18_Y35_N11; Fanout = 1; REG Node = 'count\[3\]~_emulated'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { clk~clkctrl count[3]~_emulated } "NODE_NAME" } } { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.25 % ) " "Info: Total cell delay = 1.536 ns ( 57.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.147 ns ( 42.75 % ) " "Info: Total interconnect delay = 1.147 ns ( 42.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { clk clk~clkctrl count[3]~_emulated } "NODE_NAME" } } { "c:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { clk {} clk~combout {} clk~clkctrl {} count[3]~_emulated {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.683 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 5 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'clk~clkctrl'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 2.683 ns count\[0\]~_emulated 3 REG LCFF_X18_Y35_N31 1 " "Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.683 ns; Loc. = LCFF_X18_Y35_N31; Fanout = 1; REG Node = 'count\[0\]~_emulated'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { clk~clkctrl count[0]~_emulated } "NODE_NAME" } } { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.25 % ) " "Info: Total cell delay = 1.536 ns ( 57.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.147 ns ( 42.75 % ) " "Info: Total interconnect delay = 1.147 ns ( 42.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { clk clk~clkctrl count[0]~_emulated } "NODE_NAME" } } { "c:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { clk {} clk~combout {} clk~clkctrl {} count[0]~_emulated {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { clk clk~clkctrl count[3]~_emulated } "NODE_NAME" } } { "c:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { clk {} clk~combout {} clk~clkctrl {} count[3]~_emulated {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { clk clk~clkctrl count[0]~_emulated } "NODE_NAME" } } { "c:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { clk {} clk~combout {} clk~clkctrl {} count[0]~_emulated {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.292 ns" { count[0]~_emulated count[0]~head_lut Add0~95 Add0~97 Add0~99 Add0~100 count[3]~data_lut count[3]~_emulated } "NODE_NAME" } } { "c:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/bin/Technology_Viewer.qrui" "2.292 ns" { count[0]~_emulated {} count[0]~head_lut {} Add0~95 {} Add0~97 {} Add0~99 {} Add0~100 {} count[3]~data_lut {} count[3]~_emulated {} } { 0.000ns 0.310ns 0.271ns 0.000ns 0.000ns 0.000ns 0.257ns 0.000ns } { 0.000ns 0.150ns 0.393ns 0.071ns 0.071ns 0.410ns 0.275ns 0.084ns } "" } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { clk clk~clkctrl count[3]~_emulated } "NODE_NAME" } } { "c:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { clk {} clk~combout {} clk~clkctrl {} count[3]~_emulated {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { clk clk~clkctrl count[0]~_emulated } "NODE_NAME" } } { "c:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { clk {} clk~combout {} clk~clkctrl {} count[0]~_emulated {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "count\[1\]~_emulated in_data\[2\] clk 5.377 ns register " "Info: tsu for register \"count\[1\]~_emulated\" (data pin = \"in_data\[2\]\", clock pin = \"clk\") is 5.377 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.096 ns + Longest pin register " "Info: + Longest pin to register delay is 8.096 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns in_data\[2\] 1 PIN PIN_C9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_C9; Fanout = 2; PIN Node = 'in_data\[2\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { in_data[2] } "NODE_NAME" } } { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.026 ns) + CELL(0.420 ns) 6.286 ns count\[2\]~head_lut 2 COMB LCCOMB_X18_Y35_N4 4 " "Info: 2: + IC(5.026 ns) + CELL(0.420 ns) = 6.286 ns; Loc. = LCCOMB_X18_Y35_N4; Fanout = 4; COMB Node = 'count\[2\]~head_lut'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "5.446 ns" { in_data[2] count[2]~head_lut } "NODE_NAME" } } { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.471 ns) + CELL(0.150 ns) 6.907 ns p~42 3 COMB LCCOMB_X18_Y35_N28 2 " "Info: 3: + IC(0.471 ns) + CELL(0.150 ns) = 6.907 ns; Loc. = LCCOMB_X18_Y35_N28; Fanout = 2; COMB Node = 'p~42'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { count[2]~head_lut p~42 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 7.312 ns p~1 4 COMB LCCOMB_X18_Y35_N8 4 " "Info: 4: + IC(0.255 ns) + CELL(0.150 ns) = 7.312 ns; Loc. = LCCOMB_X18_Y35_N8; Fanout = 4; COMB Node = 'p~1'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { p~42 p~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.280 ns) + CELL(0.420 ns) 8.012 ns count\[1\]~data_lut 5 COMB LCCOMB_X18_Y35_N12 1 " "Info: 5: + IC(0.280 ns) + CELL(0.420 ns) = 8.012 ns; Loc. = LCCOMB_X18_Y35_N12; Fanout = 1; COMB Node = 'count\[1\]~data_lut'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { p~1 count[1]~data_lut } "NODE_NAME" } } { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 8.096 ns count\[1\]~_emulated 6 REG LCFF_X18_Y35_N13 1 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 8.096 ns; Loc. = LCFF_X18_Y35_N13; Fanout = 1; REG Node = 'count\[1\]~_emulated'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { count[1]~data_lut count[1]~_emulated } "NODE_NAME" } } { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.064 ns ( 25.49 % ) " "Info: Total cell delay = 2.064 ns ( 25.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.032 ns ( 74.51 % ) " "Info: Total interconnect delay = 6.032 ns ( 74.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "8.096 ns" { in_data[2] count[2]~head_lut p~42 p~1 count[1]~data_lut count[1]~_emulated } "NODE_NAME" } } { "c:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/bin/Technology_Viewer.qrui" "8.096 ns" { in_data[2] {} in_data[2]~combout {} count[2]~head_lut {} p~42 {} p~1 {} count[1]~data_lut {} count[1]~_emulated {} } { 0.000ns 0.000ns 5.026ns 0.471ns 0.255ns 0.280ns 0.000ns } { 0.000ns 0.840ns 0.420ns 0.150ns 0.150ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.683 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 5 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'clk~clkctrl'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 2.683 ns count\[1\]~_emulated 3 REG LCFF_X18_Y35_N13 1 " "Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.683 ns; Loc. = LCFF_X18_Y35_N13; Fanout = 1; REG Node = 'count\[1\]~_emulated'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { clk~clkctrl count[1]~_emulated } "NODE_NAME" } } { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.25 % ) " "Info: Total cell delay = 1.536 ns ( 57.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.147 ns ( 42.75 % ) " "Info: Total interconnect delay = 1.147 ns ( 42.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { clk clk~clkctrl count[1]~_emulated } "NODE_NAME" } } { "c:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { clk {} clk~combout {} clk~clkctrl {} count[1]~_emulated {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "8.096 ns" { in_data[2] count[2]~head_lut p~42 p~1 count[1]~data_lut count[1]~_emulated } "NODE_NAME" } } { "c:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/bin/Technology_Viewer.qrui" "8.096 ns" { in_data[2] {} in_data[2]~combout {} count[2]~head_lut {} p~42 {} p~1 {} count[1]~data_lut {} count[1]~_emulated {} } { 0.000ns 0.000ns 5.026ns 0.471ns 0.255ns 0.280ns 0.000ns } { 0.000ns 0.840ns 0.420ns 0.150ns 0.150ns 0.420ns 0.084ns } "" } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { clk clk~clkctrl count[1]~_emulated } "NODE_NAME" } } { "c:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { clk {} clk~combout {} clk~clkctrl {} count[1]~_emulated {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "reset out_data\[2\] count\[2\]~latch 7.337 ns register " "Info: tco from clock \"reset\" to destination pin \"out_data\[2\]\" through register \"count\[2\]~latch\" is 7.337 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "reset source 2.607 ns + Longest register " "Info: + Longest clock path from clock \"reset\" to source register is 2.607 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns reset 1 CLK PIN_P1 6 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 6; CLK Node = 'reset'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns reset~clkctrl 2 COMB CLKCTRL_G1 8 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'reset~clkctrl'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { reset reset~clkctrl } "NODE_NAME" } } { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.345 ns) + CELL(0.150 ns) 2.607 ns count\[2\]~latch 3 REG LCCOMB_X16_Y35_N0 2 " "Info: 3: + IC(1.345 ns) + CELL(0.150 ns) = 2.607 ns; Loc. = LCCOMB_X16_Y35_N0; Fanout = 2; REG Node = 'count\[2\]~latch'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { reset~clkctrl count[2]~latch } "NODE_NAME" } } { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.149 ns ( 44.07 % ) " "Info: Total cell delay = 1.149 ns ( 44.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.458 ns ( 55.93 % ) " "Info: Total interconnect delay = 1.458 ns ( 55.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.607 ns" { reset reset~clkctrl count[2]~latch } "NODE_NAME" } } { "c:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/bin/Technology_Viewer.qrui" "2.607 ns" { reset {} reset~combout {} reset~clkctrl {} count[2]~latch {} } { 0.000ns 0.000ns 0.113ns 1.345ns } { 0.000ns 0.999ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.730 ns + Longest register pin " "Info: + Longest register to pin delay is 4.730 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count\[2\]~latch 1 REG LCCOMB_X16_Y35_N0 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X16_Y35_N0; Fanout = 2; REG Node = 'count\[2\]~latch'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[2]~latch } "NODE_NAME" } } { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.438 ns) 1.131 ns count\[2\]~head_lut 2 COMB LCCOMB_X18_Y35_N4 4 " "Info: 2: + IC(0.693 ns) + CELL(0.438 ns) = 1.131 ns; Loc. = LCCOMB_X18_Y35_N4; Fanout = 4; COMB Node = 'count\[2\]~head_lut'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.131 ns" { count[2]~latch count[2]~head_lut } "NODE_NAME" } } { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.801 ns) + CELL(2.798 ns) 4.730 ns out_data\[2\] 3 PIN PIN_B8 0 " "Info: 3: + IC(0.801 ns) + CELL(2.798 ns) = 4.730 ns; Loc. = PIN_B8; Fanout = 0; PIN Node = 'out_data\[2\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "3.599 ns" { count[2]~head_lut out_data[2] } "NODE_NAME" } } { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.236 ns ( 68.41 % ) " "Info: Total cell delay = 3.236 ns ( 68.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.494 ns ( 31.59 % ) " "Info: Total interconnect delay = 1.494 ns ( 31.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "4.730 ns" { count[2]~latch count[2]~head_lut out_data[2] } "NODE_NAME" } } { "c:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/bin/Technology_Viewer.qrui" "4.730 ns" { count[2]~latch {} count[2]~head_lut {} out_data[2] {} } { 0.000ns 0.693ns 0.801ns } { 0.000ns 0.438ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.607 ns" { reset reset~clkctrl count[2]~latch } "NODE_NAME" } } { "c:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/bin/Technology_Viewer.qrui" "2.607 ns" { reset {} reset~combout {} reset~clkctrl {} count[2]~latch {} } { 0.000ns 0.000ns 0.113ns 1.345ns } { 0.000ns 0.999ns 0.000ns 0.150ns } "" } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "4.730 ns" { count[2]~latch count[2]~head_lut out_data[2] } "NODE_NAME" } } { "c:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/bin/Technology_Viewer.qrui" "4.730 ns" { count[2]~latch {} count[2]~head_lut {} out_data[2] {} } { 0.000ns 0.693ns 0.801ns } { 0.000ns 0.438ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "in_data\[2\] out_data\[2\] 9.885 ns Longest " "Info: Longest tpd from source pin \"in_data\[2\]\" to destination pin \"out_data\[2\]\" is 9.885 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns in_data\[2\] 1 PIN PIN_C9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_C9; Fanout = 2; PIN Node = 'in_data\[2\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { in_data[2] } "NODE_NAME" } } { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.026 ns) + CELL(0.420 ns) 6.286 ns count\[2\]~head_lut 2 COMB LCCOMB_X18_Y35_N4 4 " "Info: 2: + IC(5.026 ns) + CELL(0.420 ns) = 6.286 ns; Loc. = LCCOMB_X18_Y35_N4; Fanout = 4; COMB Node = 'count\[2\]~head_lut'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "5.446 ns" { in_data[2] count[2]~head_lut } "NODE_NAME" } } { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.801 ns) + CELL(2.798 ns) 9.885 ns out_data\[2\] 3 PIN PIN_B8 0 " "Info: 3: + IC(0.801 ns) + CELL(2.798 ns) = 9.885 ns; Loc. = PIN_B8; Fanout = 0; PIN Node = 'out_data\[2\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "3.599 ns" { count[2]~head_lut out_data[2] } "NODE_NAME" } } { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.058 ns ( 41.05 % ) " "Info: Total cell delay = 4.058 ns ( 41.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.827 ns ( 58.95 % ) " "Info: Total interconnect delay = 5.827 ns ( 58.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "9.885 ns" { in_data[2] count[2]~head_lut out_data[2] } "NODE_NAME" } } { "c:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/bin/Technology_Viewer.qrui" "9.885 ns" { in_data[2] {} in_data[2]~combout {} count[2]~head_lut {} out_data[2] {} } { 0.000ns 0.000ns 5.026ns 0.801ns } { 0.000ns 0.840ns 0.420ns 2.798ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "count\[1\]~latch in_data\[1\] reset 0.026 ns register " "Info: th for register \"count\[1\]~latch\" (data pin = \"in_data\[1\]\", clock pin = \"reset\") is 0.026 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "reset destination 2.613 ns + Longest register " "Info: + Longest clock path from clock \"reset\" to destination register is 2.613 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns reset 1 CLK PIN_P1 6 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 6; CLK Node = 'reset'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns reset~clkctrl 2 COMB CLKCTRL_G1 8 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'reset~clkctrl'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { reset reset~clkctrl } "NODE_NAME" } } { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.351 ns) + CELL(0.150 ns) 2.613 ns count\[1\]~latch 3 REG LCCOMB_X20_Y35_N0 2 " "Info: 3: + IC(1.351 ns) + CELL(0.150 ns) = 2.613 ns; Loc. = LCCOMB_X20_Y35_N0; Fanout = 2; REG Node = 'count\[1\]~latch'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.501 ns" { reset~clkctrl count[1]~latch } "NODE_NAME" } } { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.149 ns ( 43.97 % ) " "Info: Total cell delay = 1.149 ns ( 43.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.464 ns ( 56.03 % ) " "Info: Total interconnect delay = 1.464 ns ( 56.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.613 ns" { reset reset~clkctrl count[1]~latch } "NODE_NAME" } } { "c:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/bin/Technology_Viewer.qrui" "2.613 ns" { reset {} reset~combout {} reset~clkctrl {} count[1]~latch {} } { 0.000ns 0.000ns 0.113ns 1.351ns } { 0.000ns 0.999ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.587 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.587 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns in_data\[1\] 1 PIN PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; PIN Node = 'in_data\[1\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { in_data[1] } "NODE_NAME" } } { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.337 ns) + CELL(0.271 ns) 2.587 ns count\[1\]~latch 2 REG LCCOMB_X20_Y35_N0 2 " "Info: 2: + IC(1.337 ns) + CELL(0.271 ns) = 2.587 ns; Loc. = LCCOMB_X20_Y35_N0; Fanout = 2; REG Node = 'count\[1\]~latch'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.608 ns" { in_data[1] count[1]~latch } "NODE_NAME" } } { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.250 ns ( 48.32 % ) " "Info: Total cell delay = 1.250 ns ( 48.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.337 ns ( 51.68 % ) " "Info: Total interconnect delay = 1.337 ns ( 51.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.587 ns" { in_data[1] count[1]~latch } "NODE_NAME" } } { "c:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/bin/Technology_Viewer.qrui" "2.587 ns" { in_data[1] {} in_data[1]~combout {} count[1]~latch {} } { 0.000ns 0.000ns 1.337ns } { 0.000ns 0.979ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.613 ns" { reset reset~clkctrl count[1]~latch } "NODE_NAME" } } { "c:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/bin/Technology_Viewer.qrui" "2.613 ns" { reset {} reset~combout {} reset~clkctrl {} count[1]~latch {} } { 0.000ns 0.000ns 0.113ns 1.351ns } { 0.000ns 0.999ns 0.000ns 0.150ns } "" } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.587 ns" { in_data[1] count[1]~latch } "NODE_NAME" } } { "c:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/bin/Technology_Viewer.qrui" "2.587 ns" { in_data[1] {} in_data[1]~combout {} count[1]~latch {} } { 0.000ns 0.000ns 1.337ns } { 0.000ns 0.979ns 0.271ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 6 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "161 " "Info: Allocated 161 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 20 15:05:44 2015 " "Info: Processing ended: Fri Mar 20 15:05:44 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Info: Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
