Analysis & Synthesis report for Flappy_Gate
Thu Dec 11 23:00:52 2014
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for Graphics:G1|Player1_Graphics_Storage_R:Player1R|altsyncram:altsyncram_component|altsyncram_pni1:auto_generated
 16. Source assignments for Graphics:G1|Player1_Graphics_Storage_G:Player1G|altsyncram:altsyncram_component|altsyncram_eni1:auto_generated
 17. Source assignments for Graphics:G1|Player1_Graphics_Storage_B:Player1B|altsyncram:altsyncram_component|altsyncram_9ni1:auto_generated
 18. Source assignments for Graphics:G1|Player2_Graphics_Storage_R:Player2R|altsyncram:altsyncram_component|altsyncram_bpi1:auto_generated
 19. Source assignments for Graphics:G1|Player2_Graphics_Storage_G:Player2G|altsyncram:altsyncram_component|altsyncram_0pi1:auto_generated
 20. Source assignments for Graphics:G1|Player2_Graphics_Storage_B:Player2B|altsyncram:altsyncram_component|altsyncram_roi1:auto_generated
 21. Source assignments for Graphics:G1|Background_Graphics_Storage_R:BackgroundR|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated
 22. Source assignments for Graphics:G1|Background_Graphics_Storage_G:BackgroundG|altsyncram:altsyncram_component|altsyncram_77j1:auto_generated
 23. Source assignments for Graphics:G1|Background_Graphics_Storage_B:BackgroundB|altsyncram:altsyncram_component|altsyncram_27j1:auto_generated
 24. Parameter Settings for User Entity Instance: VGA_SYNC_module:U1|video_PLL:video_PLL_inst|altpll:altpll_component
 25. Parameter Settings for User Entity Instance: Graphics:G1|Player1_Graphics_Storage_R:Player1R|altsyncram:altsyncram_component
 26. Parameter Settings for User Entity Instance: Graphics:G1|Player1_Graphics_Storage_G:Player1G|altsyncram:altsyncram_component
 27. Parameter Settings for User Entity Instance: Graphics:G1|Player1_Graphics_Storage_B:Player1B|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: Graphics:G1|Player2_Graphics_Storage_R:Player2R|altsyncram:altsyncram_component
 29. Parameter Settings for User Entity Instance: Graphics:G1|Player2_Graphics_Storage_G:Player2G|altsyncram:altsyncram_component
 30. Parameter Settings for User Entity Instance: Graphics:G1|Player2_Graphics_Storage_B:Player2B|altsyncram:altsyncram_component
 31. Parameter Settings for User Entity Instance: Graphics:G1|Background_Graphics_Storage_R:BackgroundR|altsyncram:altsyncram_component
 32. Parameter Settings for User Entity Instance: Graphics:G1|Background_Graphics_Storage_G:BackgroundG|altsyncram:altsyncram_component
 33. Parameter Settings for User Entity Instance: Graphics:G1|Background_Graphics_Storage_B:BackgroundB|altsyncram:altsyncram_component
 34. Parameter Settings for Inferred Entity Instance: hex_display:HEX_display_module|lpm_divide:Mod0
 35. Parameter Settings for Inferred Entity Instance: hex_display:HEX_display_module|lpm_divide:Div0
 36. Parameter Settings for Inferred Entity Instance: Graphics:G1|player:P1|lpm_mult:Mult0
 37. altpll Parameter Settings by Entity Instance
 38. altsyncram Parameter Settings by Entity Instance
 39. lpm_mult Parameter Settings by Entity Instance
 40. Port Connectivity Checks: "Graphics:G1|Background_Graphics_Storage_B:BackgroundB"
 41. Port Connectivity Checks: "Graphics:G1|Background_Graphics_Storage_G:BackgroundG"
 42. Port Connectivity Checks: "Graphics:G1|Background_Graphics_Storage_R:BackgroundR"
 43. Port Connectivity Checks: "Graphics:G1|Player2_Graphics_Storage_B:Player2B"
 44. Port Connectivity Checks: "Graphics:G1|Player2_Graphics_Storage_G:Player2G"
 45. Port Connectivity Checks: "Graphics:G1|Player2_Graphics_Storage_R:Player2R"
 46. Port Connectivity Checks: "Graphics:G1|Player1_Graphics_Storage_B:Player1B"
 47. Port Connectivity Checks: "Graphics:G1|Player1_Graphics_Storage_G:Player1G"
 48. Port Connectivity Checks: "Graphics:G1|Player1_Graphics_Storage_R:Player1R"
 49. Elapsed Time Per Partition
 50. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Dec 11 23:00:51 2014           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; Flappy_Gate                                     ;
; Top-level Entity Name              ; Flappy_Gate                                     ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 1,177                                           ;
;     Total combinational functions  ; 1,140                                           ;
;     Dedicated logic registers      ; 182                                             ;
; Total registers                    ; 182                                             ;
; Total pins                         ; 75                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 3,244,032                                       ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; Flappy_Gate        ; Flappy_Gate        ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Maximum processors allowed for parallel compilation                        ; All                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                             ;
+-----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------+---------+
; File Name with User-Entered Path  ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                              ; Library ;
+-----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------+---------+
; Player2_Graphics_Storage_R.vhd    ; yes             ; User Wizard-Generated File             ; C:/Users/Sarandia/Desktop/Source/Player2_Graphics_Storage_R.vhd           ;         ;
; Player2_Graphics_Storage_G.vhd    ; yes             ; User Wizard-Generated File             ; C:/Users/Sarandia/Desktop/Source/Player2_Graphics_Storage_G.vhd           ;         ;
; Player2_Graphics_Storage_B.vhd    ; yes             ; User Wizard-Generated File             ; C:/Users/Sarandia/Desktop/Source/Player2_Graphics_Storage_B.vhd           ;         ;
; Player1_Graphics_Storage_R.vhd    ; yes             ; User Wizard-Generated File             ; C:/Users/Sarandia/Desktop/Source/Player1_Graphics_Storage_R.vhd           ;         ;
; Player1_Graphics_Storage_G.vhd    ; yes             ; User Wizard-Generated File             ; C:/Users/Sarandia/Desktop/Source/Player1_Graphics_Storage_G.vhd           ;         ;
; Player1_Graphics_Storage_B.vhd    ; yes             ; User Wizard-Generated File             ; C:/Users/Sarandia/Desktop/Source/Player1_Graphics_Storage_B.vhd           ;         ;
; Background_Graphics_Storage_R.vhd ; yes             ; User Wizard-Generated File             ; C:/Users/Sarandia/Desktop/Source/Background_Graphics_Storage_R.vhd        ;         ;
; Background_Graphics_Storage_G.vhd ; yes             ; User Wizard-Generated File             ; C:/Users/Sarandia/Desktop/Source/Background_Graphics_Storage_G.vhd        ;         ;
; Background_Graphics_Storage_B.vhd ; yes             ; User Wizard-Generated File             ; C:/Users/Sarandia/Desktop/Source/Background_Graphics_Storage_B.vhd        ;         ;
; hex_display.vhd                   ; yes             ; User VHDL File                         ; C:/Users/Sarandia/Desktop/Source/hex_display.vhd                          ;         ;
; video_PLL.vhd                     ; yes             ; User Wizard-Generated File             ; C:/Users/Sarandia/Desktop/Source/video_PLL.vhd                            ;         ;
; VGA_SYNC.VHD                      ; yes             ; User VHDL File                         ; C:/Users/Sarandia/Desktop/Source/VGA_SYNC.VHD                             ;         ;
; Flappy_Gate.vhd                   ; yes             ; User VHDL File                         ; C:/Users/Sarandia/Desktop/Source/Flappy_Gate.vhd                          ;         ;
; Wall.vhd                          ; yes             ; User VHDL File                         ; C:/Users/Sarandia/Desktop/Source/Wall.vhd                                 ;         ;
; Graphics.vhd                      ; yes             ; User VHDL File                         ; C:/Users/Sarandia/Desktop/Source/Graphics.vhd                             ;         ;
; Player.vhd                        ; yes             ; User VHDL File                         ; C:/Users/Sarandia/Desktop/Source/Player.vhd                               ;         ;
; altpll.tdf                        ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf              ;         ;
; aglobal130.inc                    ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc          ;         ;
; stratix_pll.inc                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc         ;         ;
; stratixii_pll.inc                 ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc       ;         ;
; cycloneii_pll.inc                 ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc       ;         ;
; db/altpll_dp72.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/Sarandia/Desktop/Source/db/altpll_dp72.tdf                       ;         ;
; altsyncram.tdf                    ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc             ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_decode.inc                    ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; a_rdenreg.inc                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                        ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                        ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_pni1.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/Sarandia/Desktop/Source/db/altsyncram_pni1.tdf                   ;         ;
; player_graphics_r.mif             ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Sarandia/Desktop/Source/player_graphics_r.mif                    ;         ;
; db/altsyncram_eni1.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/Sarandia/Desktop/Source/db/altsyncram_eni1.tdf                   ;         ;
; player_graphics_g.mif             ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Sarandia/Desktop/Source/player_graphics_g.mif                    ;         ;
; db/altsyncram_9ni1.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/Sarandia/Desktop/Source/db/altsyncram_9ni1.tdf                   ;         ;
; player_graphics_b.mif             ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Sarandia/Desktop/Source/player_graphics_b.mif                    ;         ;
; db/altsyncram_bpi1.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/Sarandia/Desktop/Source/db/altsyncram_bpi1.tdf                   ;         ;
; player2_graphics_r.mif            ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Sarandia/Desktop/Source/player2_graphics_r.mif                   ;         ;
; db/altsyncram_0pi1.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/Sarandia/Desktop/Source/db/altsyncram_0pi1.tdf                   ;         ;
; player2_graphics_g.mif            ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Sarandia/Desktop/Source/player2_graphics_g.mif                   ;         ;
; db/altsyncram_roi1.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/Sarandia/Desktop/Source/db/altsyncram_roi1.tdf                   ;         ;
; player2_graphics_b.mif            ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Sarandia/Desktop/Source/player2_graphics_b.mif                   ;         ;
; db/altsyncram_i7j1.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/Sarandia/Desktop/Source/db/altsyncram_i7j1.tdf                   ;         ;
; background_graphics_r.mif         ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Sarandia/Desktop/Source/background_graphics_r.mif                ;         ;
; db/decode_bua.tdf                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/Sarandia/Desktop/Source/db/decode_bua.tdf                        ;         ;
; db/decode_4aa.tdf                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/Sarandia/Desktop/Source/db/decode_4aa.tdf                        ;         ;
; db/mux_rob.tdf                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/Sarandia/Desktop/Source/db/mux_rob.tdf                           ;         ;
; db/altsyncram_77j1.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/Sarandia/Desktop/Source/db/altsyncram_77j1.tdf                   ;         ;
; background_graphics_g.mif         ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Sarandia/Desktop/Source/background_graphics_g.mif                ;         ;
; db/altsyncram_27j1.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/Sarandia/Desktop/Source/db/altsyncram_27j1.tdf                   ;         ;
; background_graphics_b.mif         ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Sarandia/Desktop/Source/background_graphics_b.mif                ;         ;
; lpm_divide.tdf                    ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_divide.tdf          ;         ;
; abs_divider.inc                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/abs_divider.inc         ;         ;
; sign_div_unsign.inc               ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sign_div_unsign.inc     ;         ;
; db/lpm_divide_q9m.tdf             ; yes             ; Auto-Generated Megafunction            ; C:/Users/Sarandia/Desktop/Source/db/lpm_divide_q9m.tdf                    ;         ;
; db/sign_div_unsign_fkh.tdf        ; yes             ; Auto-Generated Megafunction            ; C:/Users/Sarandia/Desktop/Source/db/sign_div_unsign_fkh.tdf               ;         ;
; db/alt_u_div_i4f.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/Users/Sarandia/Desktop/Source/db/alt_u_div_i4f.tdf                     ;         ;
; db/add_sub_7pc.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/Sarandia/Desktop/Source/db/add_sub_7pc.tdf                       ;         ;
; db/add_sub_8pc.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/Sarandia/Desktop/Source/db/add_sub_8pc.tdf                       ;         ;
; db/lpm_divide_jhm.tdf             ; yes             ; Auto-Generated Megafunction            ; C:/Users/Sarandia/Desktop/Source/db/lpm_divide_jhm.tdf                    ;         ;
; db/sign_div_unsign_bkh.tdf        ; yes             ; Auto-Generated Megafunction            ; C:/Users/Sarandia/Desktop/Source/db/sign_div_unsign_bkh.tdf               ;         ;
; db/alt_u_div_a4f.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/Users/Sarandia/Desktop/Source/db/alt_u_div_a4f.tdf                     ;         ;
; lpm_mult.tdf                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf            ;         ;
; lpm_add_sub.inc                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; multcore.inc                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.inc            ;         ;
; bypassff.inc                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc            ;         ;
; multcore.tdf                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf            ;         ;
; csa_add.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/csa_add.inc             ;         ;
; mpar_add.inc                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.inc            ;         ;
; muleabz.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/muleabz.inc             ;         ;
; mul_lfrg.inc                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/mul_lfrg.inc            ;         ;
; mul_boothc.inc                    ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/mul_boothc.inc          ;         ;
; alt_ded_mult.inc                  ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_ded_mult.inc        ;         ;
; alt_ded_mult_y.inc                ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_ded_mult_y.inc      ;         ;
; dffpipe.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/dffpipe.inc             ;         ;
; mpar_add.tdf                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf            ;         ;
; lpm_add_sub.tdf                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/look_add.inc            ;         ;
; alt_stratix_add_sub.inc           ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_h9h.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/Sarandia/Desktop/Source/db/add_sub_h9h.tdf                       ;         ;
; db/add_sub_fkh.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/Sarandia/Desktop/Source/db/add_sub_fkh.tdf                       ;         ;
; altshift.tdf                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.tdf            ;         ;
+-----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 1,177          ;
;                                             ;                ;
; Total combinational functions               ; 1140           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 451            ;
;     -- 3 input functions                    ; 312            ;
;     -- <=2 input functions                  ; 377            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 747            ;
;     -- arithmetic mode                      ; 393            ;
;                                             ;                ;
; Total registers                             ; 182            ;
;     -- Dedicated logic registers            ; 182            ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 75             ;
; Total memory bits                           ; 3244032        ;
; Embedded Multiplier 9-bit elements          ; 0              ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 441            ;
; Total fan-out                               ; 10859          ;
; Average fan-out                             ; 5.70           ;
+---------------------------------------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                        ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                      ; Library Name ;
+---------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Flappy_Gate                                      ; 1140 (15)         ; 182 (11)     ; 3244032     ; 0            ; 0       ; 0         ; 75   ; 0            ; |Flappy_Gate                                                                                                                                             ; work         ;
;    |Graphics:G1|                                  ; 872 (186)         ; 102 (0)      ; 3244032     ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy_Gate|Graphics:G1                                                                                                                                 ; work         ;
;       |Background_Graphics_Storage_B:BackgroundB| ; 60 (0)            ; 8 (0)        ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy_Gate|Graphics:G1|Background_Graphics_Storage_B:BackgroundB                                                                                       ; work         ;
;          |altsyncram:altsyncram_component|        ; 60 (0)            ; 8 (0)        ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy_Gate|Graphics:G1|Background_Graphics_Storage_B:BackgroundB|altsyncram:altsyncram_component                                                       ; work         ;
;             |altsyncram_27j1:auto_generated|      ; 60 (0)            ; 8 (8)        ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy_Gate|Graphics:G1|Background_Graphics_Storage_B:BackgroundB|altsyncram:altsyncram_component|altsyncram_27j1:auto_generated                        ; work         ;
;                |mux_rob:mux2|                     ; 60 (60)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy_Gate|Graphics:G1|Background_Graphics_Storage_B:BackgroundB|altsyncram:altsyncram_component|altsyncram_27j1:auto_generated|mux_rob:mux2           ; work         ;
;       |Background_Graphics_Storage_G:BackgroundG| ; 69 (0)            ; 0 (0)        ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy_Gate|Graphics:G1|Background_Graphics_Storage_G:BackgroundG                                                                                       ; work         ;
;          |altsyncram:altsyncram_component|        ; 69 (0)            ; 0 (0)        ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy_Gate|Graphics:G1|Background_Graphics_Storage_G:BackgroundG|altsyncram:altsyncram_component                                                       ; work         ;
;             |altsyncram_77j1:auto_generated|      ; 69 (0)            ; 0 (0)        ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy_Gate|Graphics:G1|Background_Graphics_Storage_G:BackgroundG|altsyncram:altsyncram_component|altsyncram_77j1:auto_generated                        ; work         ;
;                |mux_rob:mux2|                     ; 69 (69)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy_Gate|Graphics:G1|Background_Graphics_Storage_G:BackgroundG|altsyncram:altsyncram_component|altsyncram_77j1:auto_generated|mux_rob:mux2           ; work         ;
;       |Background_Graphics_Storage_R:BackgroundR| ; 78 (0)            ; 0 (0)        ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy_Gate|Graphics:G1|Background_Graphics_Storage_R:BackgroundR                                                                                       ; work         ;
;          |altsyncram:altsyncram_component|        ; 78 (0)            ; 0 (0)        ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy_Gate|Graphics:G1|Background_Graphics_Storage_R:BackgroundR|altsyncram:altsyncram_component                                                       ; work         ;
;             |altsyncram_i7j1:auto_generated|      ; 78 (0)            ; 0 (0)        ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy_Gate|Graphics:G1|Background_Graphics_Storage_R:BackgroundR|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated                        ; work         ;
;                |decode_4aa:rden_decode|           ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy_Gate|Graphics:G1|Background_Graphics_Storage_R:BackgroundR|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|decode_4aa:rden_decode ; work         ;
;                |mux_rob:mux2|                     ; 62 (62)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy_Gate|Graphics:G1|Background_Graphics_Storage_R:BackgroundR|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|mux_rob:mux2           ; work         ;
;       |Player1_Graphics_Storage_B:Player1B|       ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy_Gate|Graphics:G1|Player1_Graphics_Storage_B:Player1B                                                                                             ; work         ;
;          |altsyncram:altsyncram_component|        ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy_Gate|Graphics:G1|Player1_Graphics_Storage_B:Player1B|altsyncram:altsyncram_component                                                             ; work         ;
;             |altsyncram_9ni1:auto_generated|      ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy_Gate|Graphics:G1|Player1_Graphics_Storage_B:Player1B|altsyncram:altsyncram_component|altsyncram_9ni1:auto_generated                              ; work         ;
;       |Player1_Graphics_Storage_G:Player1G|       ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy_Gate|Graphics:G1|Player1_Graphics_Storage_G:Player1G                                                                                             ; work         ;
;          |altsyncram:altsyncram_component|        ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy_Gate|Graphics:G1|Player1_Graphics_Storage_G:Player1G|altsyncram:altsyncram_component                                                             ; work         ;
;             |altsyncram_eni1:auto_generated|      ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy_Gate|Graphics:G1|Player1_Graphics_Storage_G:Player1G|altsyncram:altsyncram_component|altsyncram_eni1:auto_generated                              ; work         ;
;       |Player1_Graphics_Storage_R:Player1R|       ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy_Gate|Graphics:G1|Player1_Graphics_Storage_R:Player1R                                                                                             ; work         ;
;          |altsyncram:altsyncram_component|        ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy_Gate|Graphics:G1|Player1_Graphics_Storage_R:Player1R|altsyncram:altsyncram_component                                                             ; work         ;
;             |altsyncram_pni1:auto_generated|      ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy_Gate|Graphics:G1|Player1_Graphics_Storage_R:Player1R|altsyncram:altsyncram_component|altsyncram_pni1:auto_generated                              ; work         ;
;       |Player2_Graphics_Storage_B:Player2B|       ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy_Gate|Graphics:G1|Player2_Graphics_Storage_B:Player2B                                                                                             ; work         ;
;          |altsyncram:altsyncram_component|        ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy_Gate|Graphics:G1|Player2_Graphics_Storage_B:Player2B|altsyncram:altsyncram_component                                                             ; work         ;
;             |altsyncram_roi1:auto_generated|      ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy_Gate|Graphics:G1|Player2_Graphics_Storage_B:Player2B|altsyncram:altsyncram_component|altsyncram_roi1:auto_generated                              ; work         ;
;       |Player2_Graphics_Storage_G:Player2G|       ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy_Gate|Graphics:G1|Player2_Graphics_Storage_G:Player2G                                                                                             ; work         ;
;          |altsyncram:altsyncram_component|        ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy_Gate|Graphics:G1|Player2_Graphics_Storage_G:Player2G|altsyncram:altsyncram_component                                                             ; work         ;
;             |altsyncram_0pi1:auto_generated|      ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy_Gate|Graphics:G1|Player2_Graphics_Storage_G:Player2G|altsyncram:altsyncram_component|altsyncram_0pi1:auto_generated                              ; work         ;
;       |Player2_Graphics_Storage_R:Player2R|       ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy_Gate|Graphics:G1|Player2_Graphics_Storage_R:Player2R                                                                                             ; work         ;
;          |altsyncram:altsyncram_component|        ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy_Gate|Graphics:G1|Player2_Graphics_Storage_R:Player2R|altsyncram:altsyncram_component                                                             ; work         ;
;             |altsyncram_bpi1:auto_generated|      ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy_Gate|Graphics:G1|Player2_Graphics_Storage_R:Player2R|altsyncram:altsyncram_component|altsyncram_bpi1:auto_generated                              ; work         ;
;       |player:P1|                                 ; 132 (121)         ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy_Gate|Graphics:G1|player:P1                                                                                                                       ; work         ;
;          |lpm_mult:Mult0|                         ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy_Gate|Graphics:G1|player:P1|lpm_mult:Mult0                                                                                                        ; work         ;
;             |multcore:mult_core|                  ; 11 (7)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy_Gate|Graphics:G1|player:P1|lpm_mult:Mult0|multcore:mult_core                                                                                     ; work         ;
;                |mpar_add:padder|                  ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy_Gate|Graphics:G1|player:P1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                     ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy_Gate|Graphics:G1|player:P1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                ; work         ;
;                      |add_sub_h9h:auto_generated| ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy_Gate|Graphics:G1|player:P1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h9h:auto_generated                     ; work         ;
;       |wall:W1|                                   ; 347 (347)         ; 71 (71)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy_Gate|Graphics:G1|wall:W1                                                                                                                         ; work         ;
;    |VGA_SYNC_module:U1|                           ; 74 (74)           ; 69 (69)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy_Gate|VGA_SYNC_module:U1                                                                                                                          ; work         ;
;       |video_PLL:video_PLL_inst|                  ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy_Gate|VGA_SYNC_module:U1|video_PLL:video_PLL_inst                                                                                                 ; work         ;
;          |altpll:altpll_component|                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy_Gate|VGA_SYNC_module:U1|video_PLL:video_PLL_inst|altpll:altpll_component                                                                         ; work         ;
;             |altpll_dp72:auto_generated|          ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy_Gate|VGA_SYNC_module:U1|video_PLL:video_PLL_inst|altpll:altpll_component|altpll_dp72:auto_generated                                              ; work         ;
;    |hex_display:HEX_display_module|               ; 179 (43)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy_Gate|hex_display:HEX_display_module                                                                                                              ; work         ;
;       |lpm_divide:Div0|                           ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy_Gate|hex_display:HEX_display_module|lpm_divide:Div0                                                                                              ; work         ;
;          |lpm_divide_jhm:auto_generated|          ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy_Gate|hex_display:HEX_display_module|lpm_divide:Div0|lpm_divide_jhm:auto_generated                                                                ; work         ;
;             |sign_div_unsign_bkh:divider|         ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy_Gate|hex_display:HEX_display_module|lpm_divide:Div0|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider                                    ; work         ;
;                |alt_u_div_a4f:divider|            ; 56 (56)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy_Gate|hex_display:HEX_display_module|lpm_divide:Div0|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider              ; work         ;
;       |lpm_divide:Mod0|                           ; 80 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy_Gate|hex_display:HEX_display_module|lpm_divide:Mod0                                                                                              ; work         ;
;          |lpm_divide_q9m:auto_generated|          ; 80 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy_Gate|hex_display:HEX_display_module|lpm_divide:Mod0|lpm_divide_q9m:auto_generated                                                                ; work         ;
;             |sign_div_unsign_fkh:divider|         ; 80 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy_Gate|hex_display:HEX_display_module|lpm_divide:Mod0|lpm_divide_q9m:auto_generated|sign_div_unsign_fkh:divider                                    ; work         ;
;                |alt_u_div_i4f:divider|            ; 80 (80)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Flappy_Gate|hex_display:HEX_display_module|lpm_divide:Mod0|lpm_divide_q9m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider              ; work         ;
+---------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+---------+---------------------------+
; Name                                                                                                                            ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                       ;
+---------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+---------+---------------------------+
; Graphics:G1|Background_Graphics_Storage_B:BackgroundB|altsyncram:altsyncram_component|altsyncram_27j1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 131072       ; 8            ; --           ; --           ; 1048576 ; Background_Graphics_B.MIF ;
; Graphics:G1|Background_Graphics_Storage_G:BackgroundG|altsyncram:altsyncram_component|altsyncram_77j1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 131072       ; 8            ; --           ; --           ; 1048576 ; Background_Graphics_G.MIF ;
; Graphics:G1|Background_Graphics_Storage_R:BackgroundR|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 131072       ; 8            ; --           ; --           ; 1048576 ; Background_Graphics_R.MIF ;
; Graphics:G1|Player1_Graphics_Storage_B:Player1B|altsyncram:altsyncram_component|altsyncram_9ni1:auto_generated|ALTSYNCRAM       ; AUTO ; Single Port ; 2048         ; 8            ; --           ; --           ; 16384   ; Player_Graphics_B.MIF     ;
; Graphics:G1|Player1_Graphics_Storage_G:Player1G|altsyncram:altsyncram_component|altsyncram_eni1:auto_generated|ALTSYNCRAM       ; AUTO ; Single Port ; 2048         ; 8            ; --           ; --           ; 16384   ; Player_Graphics_G.MIF     ;
; Graphics:G1|Player1_Graphics_Storage_R:Player1R|altsyncram:altsyncram_component|altsyncram_pni1:auto_generated|ALTSYNCRAM       ; AUTO ; Single Port ; 2048         ; 8            ; --           ; --           ; 16384   ; Player_Graphics_R.MIF     ;
; Graphics:G1|Player2_Graphics_Storage_B:Player2B|altsyncram:altsyncram_component|altsyncram_roi1:auto_generated|ALTSYNCRAM       ; AUTO ; Single Port ; 2048         ; 8            ; --           ; --           ; 16384   ; Player2_Graphics_B.MIF    ;
; Graphics:G1|Player2_Graphics_Storage_G:Player2G|altsyncram:altsyncram_component|altsyncram_0pi1:auto_generated|ALTSYNCRAM       ; AUTO ; Single Port ; 2048         ; 8            ; --           ; --           ; 16384   ; Player2_Graphics_G.MIF    ;
; Graphics:G1|Player2_Graphics_Storage_R:Player2R|altsyncram:altsyncram_component|altsyncram_bpi1:auto_generated|ALTSYNCRAM       ; AUTO ; Single Port ; 2048         ; 8            ; --           ; --           ; 16384   ; Player2_Graphics_R.MIF    ;
+---------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+---------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                   ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------+--------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                    ; IP Include File                                                    ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------+--------------------------------------------------------------------+
; Altera ; RAM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |Flappy_Gate|Graphics:G1|Background_Graphics_Storage_B:BackgroundB ; C:/Users/Sarandia/Desktop/Source/Background_Graphics_Storage_B.vhd ;
; Altera ; RAM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |Flappy_Gate|Graphics:G1|Background_Graphics_Storage_G:BackgroundG ; C:/Users/Sarandia/Desktop/Source/Background_Graphics_Storage_G.vhd ;
; Altera ; RAM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |Flappy_Gate|Graphics:G1|Background_Graphics_Storage_R:BackgroundR ; C:/Users/Sarandia/Desktop/Source/Background_Graphics_Storage_R.vhd ;
; Altera ; RAM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |Flappy_Gate|Graphics:G1|Player1_Graphics_Storage_B:Player1B       ; C:/Users/Sarandia/Desktop/Source/Player1_Graphics_Storage_B.vhd    ;
; Altera ; RAM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |Flappy_Gate|Graphics:G1|Player1_Graphics_Storage_G:Player1G       ; C:/Users/Sarandia/Desktop/Source/Player1_Graphics_Storage_G.vhd    ;
; Altera ; RAM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |Flappy_Gate|Graphics:G1|Player1_Graphics_Storage_R:Player1R       ; C:/Users/Sarandia/Desktop/Source/Player1_Graphics_Storage_R.vhd    ;
; Altera ; RAM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |Flappy_Gate|Graphics:G1|Player2_Graphics_Storage_B:Player2B       ; C:/Users/Sarandia/Desktop/Source/Player2_Graphics_Storage_B.vhd    ;
; Altera ; RAM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |Flappy_Gate|Graphics:G1|Player2_Graphics_Storage_G:Player2G       ; C:/Users/Sarandia/Desktop/Source/Player2_Graphics_Storage_G.vhd    ;
; Altera ; RAM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |Flappy_Gate|Graphics:G1|Player2_Graphics_Storage_R:Player2R       ; C:/Users/Sarandia/Desktop/Source/Player2_Graphics_Storage_R.vhd    ;
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |Flappy_Gate|VGA_SYNC_module:U1|video_PLL:video_PLL_inst           ; C:/Users/Sarandia/Desktop/Source/video_PLL.vhd                     ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                         ;
+----------------------------------------------------+-------------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal           ; Free of Timing Hazards ;
+----------------------------------------------------+-------------------------------+------------------------+
; Graphics:G1|freeze                                 ; GND                           ; yes                    ;
; Graphics:G1|freeze_counter[0]                      ; Graphics:G1|freeze_counter[0] ; yes                    ;
; Graphics:G1|freeze_counter[1]                      ; Graphics:G1|freeze_counter[0] ; yes                    ;
; Number of user-specified and inferred latches = 3  ;                               ;                        ;
+----------------------------------------------------+-------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                             ; Reason for Removal                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Graphics:G1|wall:W1|X_pos2[0]                                                                                                             ; Merged with Graphics:G1|wall:W1|X_pos4[0]                                                                                                             ;
; Graphics:G1|wall:W1|X_pos3[0]                                                                                                             ; Merged with Graphics:G1|wall:W1|X_pos4[0]                                                                                                             ;
; Graphics:G1|wall:W1|X_pos1[0]                                                                                                             ; Merged with Graphics:G1|wall:W1|X_pos4[0]                                                                                                             ;
; Graphics:G1|Background_Graphics_Storage_G:BackgroundG|altsyncram:altsyncram_component|altsyncram_77j1:auto_generated|address_reg_a[3]     ; Merged with Graphics:G1|Background_Graphics_Storage_B:BackgroundB|altsyncram:altsyncram_component|altsyncram_27j1:auto_generated|address_reg_a[3]     ;
; Graphics:G1|Background_Graphics_Storage_R:BackgroundR|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|address_reg_a[3]     ; Merged with Graphics:G1|Background_Graphics_Storage_B:BackgroundB|altsyncram:altsyncram_component|altsyncram_27j1:auto_generated|address_reg_a[3]     ;
; Graphics:G1|Background_Graphics_Storage_G:BackgroundG|altsyncram:altsyncram_component|altsyncram_77j1:auto_generated|address_reg_a[2]     ; Merged with Graphics:G1|Background_Graphics_Storage_B:BackgroundB|altsyncram:altsyncram_component|altsyncram_27j1:auto_generated|address_reg_a[2]     ;
; Graphics:G1|Background_Graphics_Storage_R:BackgroundR|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|address_reg_a[2]     ; Merged with Graphics:G1|Background_Graphics_Storage_B:BackgroundB|altsyncram:altsyncram_component|altsyncram_27j1:auto_generated|address_reg_a[2]     ;
; Graphics:G1|Background_Graphics_Storage_G:BackgroundG|altsyncram:altsyncram_component|altsyncram_77j1:auto_generated|address_reg_a[1]     ; Merged with Graphics:G1|Background_Graphics_Storage_B:BackgroundB|altsyncram:altsyncram_component|altsyncram_27j1:auto_generated|address_reg_a[1]     ;
; Graphics:G1|Background_Graphics_Storage_R:BackgroundR|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|address_reg_a[1]     ; Merged with Graphics:G1|Background_Graphics_Storage_B:BackgroundB|altsyncram:altsyncram_component|altsyncram_27j1:auto_generated|address_reg_a[1]     ;
; Graphics:G1|Background_Graphics_Storage_G:BackgroundG|altsyncram:altsyncram_component|altsyncram_77j1:auto_generated|address_reg_a[0]     ; Merged with Graphics:G1|Background_Graphics_Storage_B:BackgroundB|altsyncram:altsyncram_component|altsyncram_27j1:auto_generated|address_reg_a[0]     ;
; Graphics:G1|Background_Graphics_Storage_R:BackgroundR|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|address_reg_a[0]     ; Merged with Graphics:G1|Background_Graphics_Storage_B:BackgroundB|altsyncram:altsyncram_component|altsyncram_27j1:auto_generated|address_reg_a[0]     ;
; Graphics:G1|Background_Graphics_Storage_G:BackgroundG|altsyncram:altsyncram_component|altsyncram_77j1:auto_generated|out_address_reg_a[3] ; Merged with Graphics:G1|Background_Graphics_Storage_B:BackgroundB|altsyncram:altsyncram_component|altsyncram_27j1:auto_generated|out_address_reg_a[3] ;
; Graphics:G1|Background_Graphics_Storage_R:BackgroundR|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|out_address_reg_a[3] ; Merged with Graphics:G1|Background_Graphics_Storage_B:BackgroundB|altsyncram:altsyncram_component|altsyncram_27j1:auto_generated|out_address_reg_a[3] ;
; Graphics:G1|Background_Graphics_Storage_G:BackgroundG|altsyncram:altsyncram_component|altsyncram_77j1:auto_generated|out_address_reg_a[2] ; Merged with Graphics:G1|Background_Graphics_Storage_B:BackgroundB|altsyncram:altsyncram_component|altsyncram_27j1:auto_generated|out_address_reg_a[2] ;
; Graphics:G1|Background_Graphics_Storage_R:BackgroundR|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|out_address_reg_a[2] ; Merged with Graphics:G1|Background_Graphics_Storage_B:BackgroundB|altsyncram:altsyncram_component|altsyncram_27j1:auto_generated|out_address_reg_a[2] ;
; Graphics:G1|Background_Graphics_Storage_G:BackgroundG|altsyncram:altsyncram_component|altsyncram_77j1:auto_generated|out_address_reg_a[1] ; Merged with Graphics:G1|Background_Graphics_Storage_B:BackgroundB|altsyncram:altsyncram_component|altsyncram_27j1:auto_generated|out_address_reg_a[1] ;
; Graphics:G1|Background_Graphics_Storage_R:BackgroundR|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|out_address_reg_a[1] ; Merged with Graphics:G1|Background_Graphics_Storage_B:BackgroundB|altsyncram:altsyncram_component|altsyncram_27j1:auto_generated|out_address_reg_a[1] ;
; Graphics:G1|Background_Graphics_Storage_G:BackgroundG|altsyncram:altsyncram_component|altsyncram_77j1:auto_generated|out_address_reg_a[0] ; Merged with Graphics:G1|Background_Graphics_Storage_B:BackgroundB|altsyncram:altsyncram_component|altsyncram_27j1:auto_generated|out_address_reg_a[0] ;
; Graphics:G1|Background_Graphics_Storage_R:BackgroundR|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|out_address_reg_a[0] ; Merged with Graphics:G1|Background_Graphics_Storage_B:BackgroundB|altsyncram:altsyncram_component|altsyncram_27j1:auto_generated|out_address_reg_a[0] ;
; Graphics:G1|wall:W1|X_pos4[0]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                ;
; Graphics:G1|wall:W1|X_pos2[1]                                                                                                             ; Merged with Graphics:G1|wall:W1|X_pos4[1]                                                                                                             ;
; Graphics:G1|wall:W1|X_pos3[1]                                                                                                             ; Merged with Graphics:G1|wall:W1|X_pos4[1]                                                                                                             ;
; Graphics:G1|wall:W1|X_pos1[1]                                                                                                             ; Merged with Graphics:G1|wall:W1|X_pos4[1]                                                                                                             ;
; Graphics:G1|wall:W1|X_pos2[2]                                                                                                             ; Merged with Graphics:G1|wall:W1|X_pos4[2]                                                                                                             ;
; Graphics:G1|wall:W1|X_pos1[2]                                                                                                             ; Merged with Graphics:G1|wall:W1|X_pos3[2]                                                                                                             ;
; VGA_SYNC_module:U1|pixel_row[9]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                ;
; Total Number of Removed Registers = 26                                                                                                    ;                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 182   ;
; Number of registers using Synchronous Clear  ; 33    ;
; Number of registers using Synchronous Load   ; 13    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 112   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; RESET                                   ; 81      ;
; Graphics:G1|wall:W1|X_pos1[4]           ; 5       ;
; Graphics:G1|wall:W1|X_pos1[7]           ; 5       ;
; Graphics:G1|wall:W1|X_pos1[8]           ; 5       ;
; Graphics:G1|wall:W1|X_pos4[2]           ; 10      ;
; Graphics:G1|wall:W1|X_pos2[4]           ; 5       ;
; Graphics:G1|wall:W1|X_pos2[9]           ; 6       ;
; Graphics:G1|wall:W1|X_pos2[7]           ; 5       ;
; Graphics:G1|wall:W1|X_pos4[4]           ; 5       ;
; Graphics:G1|wall:W1|X_pos4[3]           ; 5       ;
; Graphics:G1|wall:W1|X_pos4[7]           ; 5       ;
; Graphics:G1|wall:W1|X_pos3[4]           ; 5       ;
; Graphics:G1|wall:W1|X_pos3[9]           ; 6       ;
; Graphics:G1|wall:W1|X_pos3[3]           ; 5       ;
; Graphics:G1|wall:W1|X_pos3[7]           ; 5       ;
; Graphics:G1|wall:W1|X_pos3[8]           ; 5       ;
; Graphics:G1|wall:W1|Delta_height1[3]    ; 4       ;
; Graphics:G1|wall:W1|Delta_height1[1]    ; 3       ;
; Graphics:G1|wall:W1|Delta_height1[0]    ; 4       ;
; Graphics:G1|wall:W1|Delta_height2[6]    ; 3       ;
; Graphics:G1|wall:W1|Delta_height2[1]    ; 3       ;
; Graphics:G1|wall:W1|Delta_height2[0]    ; 4       ;
; Graphics:G1|wall:W1|Delta_height3[5]    ; 4       ;
; Graphics:G1|wall:W1|Delta_height3[2]    ; 3       ;
; Graphics:G1|wall:W1|Delta_height3[0]    ; 4       ;
; Graphics:G1|wall:W1|Delta_height3[1]    ; 3       ;
; Graphics:G1|wall:W1|Delta_height4[7]    ; 3       ;
; Graphics:G1|wall:W1|Delta_height4[4]    ; 4       ;
; Graphics:G1|wall:W1|Delta_height4[0]    ; 4       ;
; Graphics:G1|player:P1|Y_pos[7]          ; 4       ;
; Graphics:G1|player:P1|Y_pos[6]          ; 4       ;
; Graphics:G1|player:P1|Y_pos[5]          ; 4       ;
; Graphics:G1|player:P1|Y_pos[4]          ; 4       ;
; Total number of inverted registers = 33 ;         ;
+-----------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |Flappy_Gate|VGA_SYNC_module:U1|v_count[4]        ;
; 3:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |Flappy_Gate|Graphics:G1|player:P1|Y_pos[3]       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Flappy_Gate|Graphics:G1|player:P1|vel[5]         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |Flappy_Gate|Graphics:G1|player:P1|vel[3]         ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |Flappy_Gate|Graphics:G1|wall:W1|my_score[1]      ;
; 6:1                ; 24 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |Flappy_Gate|VGA_SYNC_module:U1|green_out[5]      ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |Flappy_Gate|Graphics:G1|wall:W1|Delta_height4[1] ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |Flappy_Gate|Graphics:G1|wall:W1|X_pos4[3]        ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |Flappy_Gate|Graphics:G1|wall:W1|Delta_height4[0] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |Flappy_Gate|hex_display:HEX_display_module|d0[6] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |Flappy_Gate|hex_display:HEX_display_module|d1[5] ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |Flappy_Gate|hex_display:HEX_display_module|d0[0] ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |Flappy_Gate|hex_display:HEX_display_module|d1[3] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Graphics:G1|Player1_Graphics_Storage_R:Player1R|altsyncram:altsyncram_component|altsyncram_pni1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Graphics:G1|Player1_Graphics_Storage_G:Player1G|altsyncram:altsyncram_component|altsyncram_eni1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Graphics:G1|Player1_Graphics_Storage_B:Player1B|altsyncram:altsyncram_component|altsyncram_9ni1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Graphics:G1|Player2_Graphics_Storage_R:Player2R|altsyncram:altsyncram_component|altsyncram_bpi1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Graphics:G1|Player2_Graphics_Storage_G:Player2G|altsyncram:altsyncram_component|altsyncram_0pi1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Graphics:G1|Player2_Graphics_Storage_B:Player2B|altsyncram:altsyncram_component|altsyncram_roi1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Graphics:G1|Background_Graphics_Storage_R:BackgroundR|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Graphics:G1|Background_Graphics_Storage_G:BackgroundG|altsyncram:altsyncram_component|altsyncram_77j1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Graphics:G1|Background_Graphics_Storage_B:BackgroundB|altsyncram:altsyncram_component|altsyncram_27j1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_SYNC_module:U1|video_PLL:video_PLL_inst|altpll:altpll_component ;
+-------------------------------+-------------------+--------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                         ;
+-------------------------------+-------------------+--------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                      ;
; PLL_TYPE                      ; AUTO              ; Untyped                                                      ;
; LPM_HINT                      ; UNUSED            ; Untyped                                                      ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                      ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                      ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                      ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                      ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                               ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                      ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                      ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                      ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                      ;
; LOCK_LOW                      ; 1                 ; Untyped                                                      ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                                      ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                                      ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                      ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                      ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                      ;
; SKIP_VCO                      ; OFF               ; Untyped                                                      ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                      ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                      ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                      ;
; BANDWIDTH                     ; 0                 ; Untyped                                                      ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                      ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                      ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                      ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                      ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                      ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                      ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                      ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                      ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                      ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                      ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                      ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                      ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                                      ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                                      ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                               ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                      ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                      ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                      ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                      ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                      ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                      ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                      ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                                      ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                                      ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                               ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                               ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                      ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                      ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                      ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                      ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                      ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                      ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                      ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                      ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                      ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                      ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                      ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                      ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                      ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                      ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                      ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                      ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                      ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                      ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                      ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                      ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                      ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                      ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                      ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                      ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                      ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                      ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                      ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                      ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                      ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                      ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                      ;
; VCO_MIN                       ; 0                 ; Untyped                                                      ;
; VCO_MAX                       ; 0                 ; Untyped                                                      ;
; VCO_CENTER                    ; 0                 ; Untyped                                                      ;
; PFD_MIN                       ; 0                 ; Untyped                                                      ;
; PFD_MAX                       ; 0                 ; Untyped                                                      ;
; M_INITIAL                     ; 0                 ; Untyped                                                      ;
; M                             ; 0                 ; Untyped                                                      ;
; N                             ; 1                 ; Untyped                                                      ;
; M2                            ; 1                 ; Untyped                                                      ;
; N2                            ; 1                 ; Untyped                                                      ;
; SS                            ; 1                 ; Untyped                                                      ;
; C0_HIGH                       ; 0                 ; Untyped                                                      ;
; C1_HIGH                       ; 0                 ; Untyped                                                      ;
; C2_HIGH                       ; 0                 ; Untyped                                                      ;
; C3_HIGH                       ; 0                 ; Untyped                                                      ;
; C4_HIGH                       ; 0                 ; Untyped                                                      ;
; C5_HIGH                       ; 0                 ; Untyped                                                      ;
; C6_HIGH                       ; 0                 ; Untyped                                                      ;
; C7_HIGH                       ; 0                 ; Untyped                                                      ;
; C8_HIGH                       ; 0                 ; Untyped                                                      ;
; C9_HIGH                       ; 0                 ; Untyped                                                      ;
; C0_LOW                        ; 0                 ; Untyped                                                      ;
; C1_LOW                        ; 0                 ; Untyped                                                      ;
; C2_LOW                        ; 0                 ; Untyped                                                      ;
; C3_LOW                        ; 0                 ; Untyped                                                      ;
; C4_LOW                        ; 0                 ; Untyped                                                      ;
; C5_LOW                        ; 0                 ; Untyped                                                      ;
; C6_LOW                        ; 0                 ; Untyped                                                      ;
; C7_LOW                        ; 0                 ; Untyped                                                      ;
; C8_LOW                        ; 0                 ; Untyped                                                      ;
; C9_LOW                        ; 0                 ; Untyped                                                      ;
; C0_INITIAL                    ; 0                 ; Untyped                                                      ;
; C1_INITIAL                    ; 0                 ; Untyped                                                      ;
; C2_INITIAL                    ; 0                 ; Untyped                                                      ;
; C3_INITIAL                    ; 0                 ; Untyped                                                      ;
; C4_INITIAL                    ; 0                 ; Untyped                                                      ;
; C5_INITIAL                    ; 0                 ; Untyped                                                      ;
; C6_INITIAL                    ; 0                 ; Untyped                                                      ;
; C7_INITIAL                    ; 0                 ; Untyped                                                      ;
; C8_INITIAL                    ; 0                 ; Untyped                                                      ;
; C9_INITIAL                    ; 0                 ; Untyped                                                      ;
; C0_MODE                       ; BYPASS            ; Untyped                                                      ;
; C1_MODE                       ; BYPASS            ; Untyped                                                      ;
; C2_MODE                       ; BYPASS            ; Untyped                                                      ;
; C3_MODE                       ; BYPASS            ; Untyped                                                      ;
; C4_MODE                       ; BYPASS            ; Untyped                                                      ;
; C5_MODE                       ; BYPASS            ; Untyped                                                      ;
; C6_MODE                       ; BYPASS            ; Untyped                                                      ;
; C7_MODE                       ; BYPASS            ; Untyped                                                      ;
; C8_MODE                       ; BYPASS            ; Untyped                                                      ;
; C9_MODE                       ; BYPASS            ; Untyped                                                      ;
; C0_PH                         ; 0                 ; Untyped                                                      ;
; C1_PH                         ; 0                 ; Untyped                                                      ;
; C2_PH                         ; 0                 ; Untyped                                                      ;
; C3_PH                         ; 0                 ; Untyped                                                      ;
; C4_PH                         ; 0                 ; Untyped                                                      ;
; C5_PH                         ; 0                 ; Untyped                                                      ;
; C6_PH                         ; 0                 ; Untyped                                                      ;
; C7_PH                         ; 0                 ; Untyped                                                      ;
; C8_PH                         ; 0                 ; Untyped                                                      ;
; C9_PH                         ; 0                 ; Untyped                                                      ;
; L0_HIGH                       ; 1                 ; Untyped                                                      ;
; L1_HIGH                       ; 1                 ; Untyped                                                      ;
; G0_HIGH                       ; 1                 ; Untyped                                                      ;
; G1_HIGH                       ; 1                 ; Untyped                                                      ;
; G2_HIGH                       ; 1                 ; Untyped                                                      ;
; G3_HIGH                       ; 1                 ; Untyped                                                      ;
; E0_HIGH                       ; 1                 ; Untyped                                                      ;
; E1_HIGH                       ; 1                 ; Untyped                                                      ;
; E2_HIGH                       ; 1                 ; Untyped                                                      ;
; E3_HIGH                       ; 1                 ; Untyped                                                      ;
; L0_LOW                        ; 1                 ; Untyped                                                      ;
; L1_LOW                        ; 1                 ; Untyped                                                      ;
; G0_LOW                        ; 1                 ; Untyped                                                      ;
; G1_LOW                        ; 1                 ; Untyped                                                      ;
; G2_LOW                        ; 1                 ; Untyped                                                      ;
; G3_LOW                        ; 1                 ; Untyped                                                      ;
; E0_LOW                        ; 1                 ; Untyped                                                      ;
; E1_LOW                        ; 1                 ; Untyped                                                      ;
; E2_LOW                        ; 1                 ; Untyped                                                      ;
; E3_LOW                        ; 1                 ; Untyped                                                      ;
; L0_INITIAL                    ; 1                 ; Untyped                                                      ;
; L1_INITIAL                    ; 1                 ; Untyped                                                      ;
; G0_INITIAL                    ; 1                 ; Untyped                                                      ;
; G1_INITIAL                    ; 1                 ; Untyped                                                      ;
; G2_INITIAL                    ; 1                 ; Untyped                                                      ;
; G3_INITIAL                    ; 1                 ; Untyped                                                      ;
; E0_INITIAL                    ; 1                 ; Untyped                                                      ;
; E1_INITIAL                    ; 1                 ; Untyped                                                      ;
; E2_INITIAL                    ; 1                 ; Untyped                                                      ;
; E3_INITIAL                    ; 1                 ; Untyped                                                      ;
; L0_MODE                       ; BYPASS            ; Untyped                                                      ;
; L1_MODE                       ; BYPASS            ; Untyped                                                      ;
; G0_MODE                       ; BYPASS            ; Untyped                                                      ;
; G1_MODE                       ; BYPASS            ; Untyped                                                      ;
; G2_MODE                       ; BYPASS            ; Untyped                                                      ;
; G3_MODE                       ; BYPASS            ; Untyped                                                      ;
; E0_MODE                       ; BYPASS            ; Untyped                                                      ;
; E1_MODE                       ; BYPASS            ; Untyped                                                      ;
; E2_MODE                       ; BYPASS            ; Untyped                                                      ;
; E3_MODE                       ; BYPASS            ; Untyped                                                      ;
; L0_PH                         ; 0                 ; Untyped                                                      ;
; L1_PH                         ; 0                 ; Untyped                                                      ;
; G0_PH                         ; 0                 ; Untyped                                                      ;
; G1_PH                         ; 0                 ; Untyped                                                      ;
; G2_PH                         ; 0                 ; Untyped                                                      ;
; G3_PH                         ; 0                 ; Untyped                                                      ;
; E0_PH                         ; 0                 ; Untyped                                                      ;
; E1_PH                         ; 0                 ; Untyped                                                      ;
; E2_PH                         ; 0                 ; Untyped                                                      ;
; E3_PH                         ; 0                 ; Untyped                                                      ;
; M_PH                          ; 0                 ; Untyped                                                      ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                      ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                      ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                      ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                      ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                      ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                      ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                      ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                      ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                      ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                      ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                      ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                      ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                      ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                      ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                      ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                      ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                      ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                      ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                      ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                      ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                      ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                      ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E      ; Untyped                                                      ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                                      ;
; PORT_CLK1                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                                      ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                      ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                      ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; CBXI_PARAMETER                ; altpll_dp72       ; Untyped                                                      ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                      ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                      ;
; WIDTH_CLOCK                   ; 5                 ; Signed Integer                                               ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                      ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                      ;
; DEVICE_FAMILY                 ; Cyclone IV E      ; Untyped                                                      ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                      ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                      ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                               ;
+-------------------------------+-------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Graphics:G1|Player1_Graphics_Storage_R:Player1R|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                                            ;
+------------------------------------+-----------------------+-----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                                                  ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                                         ;
; OPERATION_MODE                     ; SINGLE_PORT           ; Untyped                                                         ;
; WIDTH_A                            ; 8                     ; Signed Integer                                                  ;
; WIDTHAD_A                          ; 11                    ; Signed Integer                                                  ;
; NUMWORDS_A                         ; 2048                  ; Signed Integer                                                  ;
; OUTDATA_REG_A                      ; CLOCK0                ; Untyped                                                         ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                                         ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                                         ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                                         ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                                         ;
; WIDTH_B                            ; 1                     ; Untyped                                                         ;
; WIDTHAD_B                          ; 1                     ; Untyped                                                         ;
; NUMWORDS_B                         ; 1                     ; Untyped                                                         ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                                         ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                                         ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                                         ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                         ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                                         ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                         ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                                         ;
; WIDTH_BYTEENA_A                    ; 1                     ; Signed Integer                                                  ;
; WIDTH_BYTEENA_B                    ; 1                     ; Untyped                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                                                         ;
; BYTE_SIZE                          ; 8                     ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                         ;
; INIT_FILE                          ; Player_Graphics_R.MIF ; Untyped                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                                         ;
; MAXIMUM_DEPTH                      ; 0                     ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                                         ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                                         ;
; WIDTH_ECCSTATUS                    ; 3                     ; Untyped                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E          ; Untyped                                                         ;
; CBXI_PARAMETER                     ; altsyncram_pni1       ; Untyped                                                         ;
+------------------------------------+-----------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Graphics:G1|Player1_Graphics_Storage_G:Player1G|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                                            ;
+------------------------------------+-----------------------+-----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                                                  ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                                         ;
; OPERATION_MODE                     ; SINGLE_PORT           ; Untyped                                                         ;
; WIDTH_A                            ; 8                     ; Signed Integer                                                  ;
; WIDTHAD_A                          ; 11                    ; Signed Integer                                                  ;
; NUMWORDS_A                         ; 2048                  ; Signed Integer                                                  ;
; OUTDATA_REG_A                      ; CLOCK0                ; Untyped                                                         ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                                         ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                                         ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                                         ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                                         ;
; WIDTH_B                            ; 1                     ; Untyped                                                         ;
; WIDTHAD_B                          ; 1                     ; Untyped                                                         ;
; NUMWORDS_B                         ; 1                     ; Untyped                                                         ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                                         ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                                         ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                                         ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                         ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                                         ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                         ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                                         ;
; WIDTH_BYTEENA_A                    ; 1                     ; Signed Integer                                                  ;
; WIDTH_BYTEENA_B                    ; 1                     ; Untyped                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                                                         ;
; BYTE_SIZE                          ; 8                     ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                         ;
; INIT_FILE                          ; Player_Graphics_G.MIF ; Untyped                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                                         ;
; MAXIMUM_DEPTH                      ; 0                     ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                                         ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                                         ;
; WIDTH_ECCSTATUS                    ; 3                     ; Untyped                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E          ; Untyped                                                         ;
; CBXI_PARAMETER                     ; altsyncram_eni1       ; Untyped                                                         ;
+------------------------------------+-----------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Graphics:G1|Player1_Graphics_Storage_B:Player1B|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                                            ;
+------------------------------------+-----------------------+-----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                                                  ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                                         ;
; OPERATION_MODE                     ; SINGLE_PORT           ; Untyped                                                         ;
; WIDTH_A                            ; 8                     ; Signed Integer                                                  ;
; WIDTHAD_A                          ; 11                    ; Signed Integer                                                  ;
; NUMWORDS_A                         ; 2048                  ; Signed Integer                                                  ;
; OUTDATA_REG_A                      ; CLOCK0                ; Untyped                                                         ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                                         ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                                         ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                                         ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                                         ;
; WIDTH_B                            ; 1                     ; Untyped                                                         ;
; WIDTHAD_B                          ; 1                     ; Untyped                                                         ;
; NUMWORDS_B                         ; 1                     ; Untyped                                                         ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                                         ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                                         ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                                         ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                         ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                                         ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                         ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                                         ;
; WIDTH_BYTEENA_A                    ; 1                     ; Signed Integer                                                  ;
; WIDTH_BYTEENA_B                    ; 1                     ; Untyped                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                                                         ;
; BYTE_SIZE                          ; 8                     ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                         ;
; INIT_FILE                          ; Player_Graphics_B.MIF ; Untyped                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                                         ;
; MAXIMUM_DEPTH                      ; 0                     ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                                         ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                                         ;
; WIDTH_ECCSTATUS                    ; 3                     ; Untyped                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E          ; Untyped                                                         ;
; CBXI_PARAMETER                     ; altsyncram_9ni1       ; Untyped                                                         ;
+------------------------------------+-----------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Graphics:G1|Player2_Graphics_Storage_R:Player2R|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                           ;
+------------------------------------+------------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                                        ;
; OPERATION_MODE                     ; SINGLE_PORT            ; Untyped                                                        ;
; WIDTH_A                            ; 8                      ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 11                     ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 2048                   ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; CLOCK0                 ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                                        ;
; WIDTH_B                            ; 1                      ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                      ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                      ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                      ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                                                        ;
; INIT_FILE                          ; Player2_Graphics_R.MIF ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E           ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_bpi1        ; Untyped                                                        ;
+------------------------------------+------------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Graphics:G1|Player2_Graphics_Storage_G:Player2G|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                           ;
+------------------------------------+------------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                                        ;
; OPERATION_MODE                     ; SINGLE_PORT            ; Untyped                                                        ;
; WIDTH_A                            ; 8                      ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 11                     ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 2048                   ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; CLOCK0                 ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                                        ;
; WIDTH_B                            ; 1                      ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                      ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                      ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                      ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                                                        ;
; INIT_FILE                          ; Player2_Graphics_G.MIF ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E           ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_0pi1        ; Untyped                                                        ;
+------------------------------------+------------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Graphics:G1|Player2_Graphics_Storage_B:Player2B|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                           ;
+------------------------------------+------------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                                        ;
; OPERATION_MODE                     ; SINGLE_PORT            ; Untyped                                                        ;
; WIDTH_A                            ; 8                      ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 11                     ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 2048                   ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; CLOCK0                 ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                                        ;
; WIDTH_B                            ; 1                      ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                      ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                      ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                      ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                                                        ;
; INIT_FILE                          ; Player2_Graphics_B.MIF ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E           ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_roi1        ; Untyped                                                        ;
+------------------------------------+------------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Graphics:G1|Background_Graphics_Storage_R:BackgroundR|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                     ; Type                                                              ;
+------------------------------------+---------------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                                                           ;
; OPERATION_MODE                     ; SINGLE_PORT               ; Untyped                                                           ;
; WIDTH_A                            ; 8                         ; Signed Integer                                                    ;
; WIDTHAD_A                          ; 17                        ; Signed Integer                                                    ;
; NUMWORDS_A                         ; 131072                    ; Signed Integer                                                    ;
; OUTDATA_REG_A                      ; CLOCK0                    ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                                                           ;
; WIDTH_B                            ; 1                         ; Untyped                                                           ;
; WIDTHAD_B                          ; 1                         ; Untyped                                                           ;
; NUMWORDS_B                         ; 1                         ; Untyped                                                           ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK1                    ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                         ; Signed Integer                                                    ;
; WIDTH_BYTEENA_B                    ; 1                         ; Untyped                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                         ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                           ;
; INIT_FILE                          ; Background_Graphics_R.MIF ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                         ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                    ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                    ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                         ; Untyped                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E              ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_i7j1           ; Untyped                                                           ;
+------------------------------------+---------------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Graphics:G1|Background_Graphics_Storage_G:BackgroundG|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                     ; Type                                                              ;
+------------------------------------+---------------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                                                           ;
; OPERATION_MODE                     ; SINGLE_PORT               ; Untyped                                                           ;
; WIDTH_A                            ; 8                         ; Signed Integer                                                    ;
; WIDTHAD_A                          ; 17                        ; Signed Integer                                                    ;
; NUMWORDS_A                         ; 131072                    ; Signed Integer                                                    ;
; OUTDATA_REG_A                      ; CLOCK0                    ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                                                           ;
; WIDTH_B                            ; 1                         ; Untyped                                                           ;
; WIDTHAD_B                          ; 1                         ; Untyped                                                           ;
; NUMWORDS_B                         ; 1                         ; Untyped                                                           ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK1                    ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                         ; Signed Integer                                                    ;
; WIDTH_BYTEENA_B                    ; 1                         ; Untyped                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                         ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                           ;
; INIT_FILE                          ; Background_Graphics_G.MIF ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                         ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                    ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                    ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                         ; Untyped                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E              ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_77j1           ; Untyped                                                           ;
+------------------------------------+---------------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Graphics:G1|Background_Graphics_Storage_B:BackgroundB|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                     ; Type                                                              ;
+------------------------------------+---------------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                                                           ;
; OPERATION_MODE                     ; SINGLE_PORT               ; Untyped                                                           ;
; WIDTH_A                            ; 8                         ; Signed Integer                                                    ;
; WIDTHAD_A                          ; 17                        ; Signed Integer                                                    ;
; NUMWORDS_A                         ; 131072                    ; Signed Integer                                                    ;
; OUTDATA_REG_A                      ; CLOCK0                    ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                                                           ;
; WIDTH_B                            ; 1                         ; Untyped                                                           ;
; WIDTHAD_B                          ; 1                         ; Untyped                                                           ;
; NUMWORDS_B                         ; 1                         ; Untyped                                                           ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK1                    ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                         ; Signed Integer                                                    ;
; WIDTH_BYTEENA_B                    ; 1                         ; Untyped                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                         ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                           ;
; INIT_FILE                          ; Background_Graphics_B.MIF ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                         ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                    ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                    ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                         ; Untyped                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E              ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_27j1           ; Untyped                                                           ;
+------------------------------------+---------------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: hex_display:HEX_display_module|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                  ;
+------------------------+----------------+-------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                               ;
; LPM_WIDTHD             ; 8              ; Untyped                                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                               ;
; CBXI_PARAMETER         ; lpm_divide_q9m ; Untyped                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                        ;
+------------------------+----------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: hex_display:HEX_display_module|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                  ;
+------------------------+----------------+-------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                               ;
; LPM_WIDTHD             ; 4              ; Untyped                                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                               ;
; CBXI_PARAMETER         ; lpm_divide_jhm ; Untyped                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                        ;
+------------------------+----------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Graphics:G1|player:P1|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------+
; Parameter Name                                 ; Value        ; Type                  ;
+------------------------------------------------+--------------+-----------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE        ;
; LPM_WIDTHA                                     ; 7            ; Untyped               ;
; LPM_WIDTHB                                     ; 11           ; Untyped               ;
; LPM_WIDTHP                                     ; 18           ; Untyped               ;
; LPM_WIDTHR                                     ; 18           ; Untyped               ;
; LPM_WIDTHS                                     ; 1            ; Untyped               ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped               ;
; LPM_PIPELINE                                   ; 0            ; Untyped               ;
; LATENCY                                        ; 0            ; Untyped               ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped               ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped               ;
; USE_EAB                                        ; OFF          ; Untyped               ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped               ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped               ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped               ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped               ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped               ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped               ;
+------------------------------------------------+--------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                        ;
+-------------------------------+---------------------------------------------------------------------+
; Name                          ; Value                                                               ;
+-------------------------------+---------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                   ;
; Entity Instance               ; VGA_SYNC_module:U1|video_PLL:video_PLL_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                              ;
;     -- PLL_TYPE               ; AUTO                                                                ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                              ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                               ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                   ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                   ;
;     -- VCO_DIVIDE_BY          ; 0                                                                   ;
+-------------------------------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                  ;
+-------------------------------------------+---------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                 ;
+-------------------------------------------+---------------------------------------------------------------------------------------+
; Number of entity instances                ; 9                                                                                     ;
; Entity Instance                           ; Graphics:G1|Player1_Graphics_Storage_R:Player1R|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                     ;
;     -- NUMWORDS_A                         ; 2048                                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
; Entity Instance                           ; Graphics:G1|Player1_Graphics_Storage_G:Player1G|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                     ;
;     -- NUMWORDS_A                         ; 2048                                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
; Entity Instance                           ; Graphics:G1|Player1_Graphics_Storage_B:Player1B|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                     ;
;     -- NUMWORDS_A                         ; 2048                                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
; Entity Instance                           ; Graphics:G1|Player2_Graphics_Storage_R:Player2R|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                     ;
;     -- NUMWORDS_A                         ; 2048                                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
; Entity Instance                           ; Graphics:G1|Player2_Graphics_Storage_G:Player2G|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                     ;
;     -- NUMWORDS_A                         ; 2048                                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
; Entity Instance                           ; Graphics:G1|Player2_Graphics_Storage_B:Player2B|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                     ;
;     -- NUMWORDS_A                         ; 2048                                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
; Entity Instance                           ; Graphics:G1|Background_Graphics_Storage_R:BackgroundR|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                     ;
;     -- NUMWORDS_A                         ; 131072                                                                                ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
; Entity Instance                           ; Graphics:G1|Background_Graphics_Storage_G:BackgroundG|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                     ;
;     -- NUMWORDS_A                         ; 131072                                                                                ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
; Entity Instance                           ; Graphics:G1|Background_Graphics_Storage_B:BackgroundB|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                     ;
;     -- NUMWORDS_A                         ; 131072                                                                                ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
+-------------------------------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                               ;
+---------------------------------------+--------------------------------------+
; Name                                  ; Value                                ;
+---------------------------------------+--------------------------------------+
; Number of entity instances            ; 1                                    ;
; Entity Instance                       ; Graphics:G1|player:P1|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 7                                    ;
;     -- LPM_WIDTHB                     ; 11                                   ;
;     -- LPM_WIDTHP                     ; 18                                   ;
;     -- LPM_REPRESENTATION             ; SIGNED                               ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                  ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                   ;
;     -- USE_EAB                        ; OFF                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                   ;
+---------------------------------------+--------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "Graphics:G1|Background_Graphics_Storage_B:BackgroundB" ;
+------+-------+----------+---------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                 ;
+------+-------+----------+---------------------------------------------------------+
; wren ; Input ; Info     ; Stuck at GND                                            ;
+------+-------+----------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "Graphics:G1|Background_Graphics_Storage_G:BackgroundG" ;
+------+-------+----------+---------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                 ;
+------+-------+----------+---------------------------------------------------------+
; wren ; Input ; Info     ; Stuck at GND                                            ;
+------+-------+----------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "Graphics:G1|Background_Graphics_Storage_R:BackgroundR" ;
+------+-------+----------+---------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                 ;
+------+-------+----------+---------------------------------------------------------+
; wren ; Input ; Info     ; Stuck at GND                                            ;
+------+-------+----------+---------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "Graphics:G1|Player2_Graphics_Storage_B:Player2B" ;
+------+-------+----------+---------------------------------------------------+
; Port ; Type  ; Severity ; Details                                           ;
+------+-------+----------+---------------------------------------------------+
; wren ; Input ; Info     ; Stuck at GND                                      ;
+------+-------+----------+---------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "Graphics:G1|Player2_Graphics_Storage_G:Player2G" ;
+------+-------+----------+---------------------------------------------------+
; Port ; Type  ; Severity ; Details                                           ;
+------+-------+----------+---------------------------------------------------+
; wren ; Input ; Info     ; Stuck at GND                                      ;
+------+-------+----------+---------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "Graphics:G1|Player2_Graphics_Storage_R:Player2R" ;
+------+-------+----------+---------------------------------------------------+
; Port ; Type  ; Severity ; Details                                           ;
+------+-------+----------+---------------------------------------------------+
; wren ; Input ; Info     ; Stuck at GND                                      ;
+------+-------+----------+---------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "Graphics:G1|Player1_Graphics_Storage_B:Player1B" ;
+------+-------+----------+---------------------------------------------------+
; Port ; Type  ; Severity ; Details                                           ;
+------+-------+----------+---------------------------------------------------+
; wren ; Input ; Info     ; Stuck at GND                                      ;
+------+-------+----------+---------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "Graphics:G1|Player1_Graphics_Storage_G:Player1G" ;
+------+-------+----------+---------------------------------------------------+
; Port ; Type  ; Severity ; Details                                           ;
+------+-------+----------+---------------------------------------------------+
; wren ; Input ; Info     ; Stuck at GND                                      ;
+------+-------+----------+---------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "Graphics:G1|Player1_Graphics_Storage_R:Player1R" ;
+------+-------+----------+---------------------------------------------------+
; Port ; Type  ; Severity ; Details                                           ;
+------+-------+----------+---------------------------------------------------+
; wren ; Input ; Info     ; Stuck at GND                                      ;
+------+-------+----------+---------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Dec 11 23:00:42 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Flappy_Gate -c Flappy_Gate
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file player2_graphics_storage_r.vhd
    Info (12022): Found design unit 1: Player2_Graphics_Storage_R-SYN
    Info (12023): Found entity 1: Player2_Graphics_Storage_R
Info (12021): Found 2 design units, including 1 entities, in source file player2_graphics_storage_g.vhd
    Info (12022): Found design unit 1: Player2_Graphics_Storage_G-SYN
    Info (12023): Found entity 1: Player2_Graphics_Storage_G
Info (12021): Found 2 design units, including 1 entities, in source file player2_graphics_storage_b.vhd
    Info (12022): Found design unit 1: Player2_Graphics_Storage_B-SYN
    Info (12023): Found entity 1: Player2_Graphics_Storage_B
Info (12021): Found 2 design units, including 1 entities, in source file player1_graphics_storage_r.vhd
    Info (12022): Found design unit 1: Player1_Graphics_Storage_R-SYN
    Info (12023): Found entity 1: Player1_Graphics_Storage_R
Info (12021): Found 2 design units, including 1 entities, in source file player1_graphics_storage_g.vhd
    Info (12022): Found design unit 1: Player1_Graphics_Storage_G-SYN
    Info (12023): Found entity 1: Player1_Graphics_Storage_G
Info (12021): Found 2 design units, including 1 entities, in source file player1_graphics_storage_b.vhd
    Info (12022): Found design unit 1: Player1_Graphics_Storage_B-SYN
    Info (12023): Found entity 1: Player1_Graphics_Storage_B
Info (12021): Found 2 design units, including 1 entities, in source file background_graphics_storage_r.vhd
    Info (12022): Found design unit 1: Background_Graphics_Storage_R-SYN
    Info (12023): Found entity 1: Background_Graphics_Storage_R
Info (12021): Found 2 design units, including 1 entities, in source file background_graphics_storage_g.vhd
    Info (12022): Found design unit 1: Background_Graphics_Storage_G-SYN
    Info (12023): Found entity 1: Background_Graphics_Storage_G
Info (12021): Found 2 design units, including 1 entities, in source file background_graphics_storage_b.vhd
    Info (12022): Found design unit 1: Background_Graphics_Storage_B-SYN
    Info (12023): Found entity 1: Background_Graphics_Storage_B
Info (12021): Found 2 design units, including 1 entities, in source file hex_display.vhd
    Info (12022): Found design unit 1: hex_display-behavioral
    Info (12023): Found entity 1: hex_display
Info (12021): Found 2 design units, including 1 entities, in source file video_pll.vhd
    Info (12022): Found design unit 1: video_pll-SYN
    Info (12023): Found entity 1: video_PLL
Info (12021): Found 2 design units, including 1 entities, in source file vga_sync.vhd
    Info (12022): Found design unit 1: VGA_SYNC_module-a
    Info (12023): Found entity 1: VGA_SYNC_module
Info (12021): Found 2 design units, including 1 entities, in source file flappy_gate.vhd
    Info (12022): Found design unit 1: Flappy_Gate-structural
    Info (12023): Found entity 1: Flappy_Gate
Info (12021): Found 2 design units, including 1 entities, in source file wall.vhd
    Info (12022): Found design unit 1: wall-behavior
    Info (12023): Found entity 1: wall
Info (12021): Found 2 design units, including 1 entities, in source file graphics.vhd
    Info (12022): Found design unit 1: Graphics-behavior
    Info (12023): Found entity 1: Graphics
Info (12021): Found 2 design units, including 1 entities, in source file player.vhd
    Info (12022): Found design unit 1: player-behavior
    Info (12023): Found entity 1: player
Info (12127): Elaborating entity "Flappy_Gate" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at Flappy_Gate.vhd(25): used implicit default value for signal "VGA_SYNC_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10873): Using initial value X (don't care) for net "LEDG[8]" at Flappy_Gate.vhd(16)
Warning (10873): Using initial value X (don't care) for net "LEDG[5..0]" at Flappy_Gate.vhd(16)
Info (12128): Elaborating entity "VGA_SYNC_module" for hierarchy "VGA_SYNC_module:U1"
Info (12128): Elaborating entity "video_PLL" for hierarchy "VGA_SYNC_module:U1|video_PLL:video_PLL_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "VGA_SYNC_module:U1|video_PLL:video_PLL_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "VGA_SYNC_module:U1|video_PLL:video_PLL_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "VGA_SYNC_module:U1|video_PLL:video_PLL_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_dp72.tdf
    Info (12023): Found entity 1: altpll_dp72
Info (12128): Elaborating entity "altpll_dp72" for hierarchy "VGA_SYNC_module:U1|video_PLL:video_PLL_inst|altpll:altpll_component|altpll_dp72:auto_generated"
Info (12128): Elaborating entity "Graphics" for hierarchy "Graphics:G1"
Warning (10541): VHDL Signal Declaration warning at Graphics.vhd(150): used implicit default value for signal "data_in_player_graphics" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10492): VHDL Process Statement warning at Graphics.vhd(286): signal "theme" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Graphics.vhd(286): signal "player1_R" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Graphics.vhd(286): signal "player1_G" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Graphics.vhd(286): signal "player1_B" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Graphics.vhd(287): signal "player1_R" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Graphics.vhd(288): signal "player1_G" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Graphics.vhd(289): signal "player1_B" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Graphics.vhd(290): signal "theme" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Graphics.vhd(290): signal "player2_R" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Graphics.vhd(290): signal "player2_G" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Graphics.vhd(290): signal "player2_B" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Graphics.vhd(291): signal "player2_R" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Graphics.vhd(292): signal "player2_G" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Graphics.vhd(293): signal "player2_B" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Graphics.vhd(295): signal "background_R" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Graphics.vhd(296): signal "background_G" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Graphics.vhd(297): signal "background_B" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Graphics.vhd(303): signal "pixel_row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Graphics.vhd(304): signal "player1_R" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Graphics.vhd(304): signal "player1_G" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Graphics.vhd(304): signal "player1_B" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Graphics.vhd(304): signal "theme" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Graphics.vhd(305): signal "player2_R" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Graphics.vhd(305): signal "player2_G" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Graphics.vhd(305): signal "player2_B" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Graphics.vhd(306): signal "theme" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Graphics.vhd(316): signal "freeze_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at Graphics.vhd(313): inferring latch(es) for signal or variable "freeze_counter", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at Graphics.vhd(322): inferring latch(es) for signal or variable "freeze", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "freeze" at Graphics.vhd(322)
Info (10041): Inferred latch for "freeze_counter[0]" at Graphics.vhd(313)
Info (10041): Inferred latch for "freeze_counter[1]" at Graphics.vhd(313)
Info (12128): Elaborating entity "wall" for hierarchy "Graphics:G1|wall:W1"
Warning (10492): VHDL Process Statement warning at Wall.vhd(48): signal "Wall_Gap" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Wall.vhd(52): signal "Wall_Gap" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Wall.vhd(56): signal "Wall_Gap" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Wall.vhd(60): signal "Wall_Gap" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "player" for hierarchy "Graphics:G1|player:P1"
Info (12128): Elaborating entity "Player1_Graphics_Storage_R" for hierarchy "Graphics:G1|Player1_Graphics_Storage_R:Player1R"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Graphics:G1|Player1_Graphics_Storage_R:Player1R|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "Graphics:G1|Player1_Graphics_Storage_R:Player1R|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "Graphics:G1|Player1_Graphics_Storage_R:Player1R|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "Player_Graphics_R.MIF"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pni1.tdf
    Info (12023): Found entity 1: altsyncram_pni1
Info (12128): Elaborating entity "altsyncram_pni1" for hierarchy "Graphics:G1|Player1_Graphics_Storage_R:Player1R|altsyncram:altsyncram_component|altsyncram_pni1:auto_generated"
Info (12128): Elaborating entity "Player1_Graphics_Storage_G" for hierarchy "Graphics:G1|Player1_Graphics_Storage_G:Player1G"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Graphics:G1|Player1_Graphics_Storage_G:Player1G|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "Graphics:G1|Player1_Graphics_Storage_G:Player1G|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "Graphics:G1|Player1_Graphics_Storage_G:Player1G|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "Player_Graphics_G.MIF"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_eni1.tdf
    Info (12023): Found entity 1: altsyncram_eni1
Info (12128): Elaborating entity "altsyncram_eni1" for hierarchy "Graphics:G1|Player1_Graphics_Storage_G:Player1G|altsyncram:altsyncram_component|altsyncram_eni1:auto_generated"
Info (12128): Elaborating entity "Player1_Graphics_Storage_B" for hierarchy "Graphics:G1|Player1_Graphics_Storage_B:Player1B"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Graphics:G1|Player1_Graphics_Storage_B:Player1B|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "Graphics:G1|Player1_Graphics_Storage_B:Player1B|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "Graphics:G1|Player1_Graphics_Storage_B:Player1B|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "Player_Graphics_B.MIF"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9ni1.tdf
    Info (12023): Found entity 1: altsyncram_9ni1
Info (12128): Elaborating entity "altsyncram_9ni1" for hierarchy "Graphics:G1|Player1_Graphics_Storage_B:Player1B|altsyncram:altsyncram_component|altsyncram_9ni1:auto_generated"
Info (12128): Elaborating entity "Player2_Graphics_Storage_R" for hierarchy "Graphics:G1|Player2_Graphics_Storage_R:Player2R"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Graphics:G1|Player2_Graphics_Storage_R:Player2R|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "Graphics:G1|Player2_Graphics_Storage_R:Player2R|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "Graphics:G1|Player2_Graphics_Storage_R:Player2R|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "Player2_Graphics_R.MIF"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bpi1.tdf
    Info (12023): Found entity 1: altsyncram_bpi1
Info (12128): Elaborating entity "altsyncram_bpi1" for hierarchy "Graphics:G1|Player2_Graphics_Storage_R:Player2R|altsyncram:altsyncram_component|altsyncram_bpi1:auto_generated"
Info (12128): Elaborating entity "Player2_Graphics_Storage_G" for hierarchy "Graphics:G1|Player2_Graphics_Storage_G:Player2G"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Graphics:G1|Player2_Graphics_Storage_G:Player2G|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "Graphics:G1|Player2_Graphics_Storage_G:Player2G|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "Graphics:G1|Player2_Graphics_Storage_G:Player2G|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "Player2_Graphics_G.MIF"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0pi1.tdf
    Info (12023): Found entity 1: altsyncram_0pi1
Info (12128): Elaborating entity "altsyncram_0pi1" for hierarchy "Graphics:G1|Player2_Graphics_Storage_G:Player2G|altsyncram:altsyncram_component|altsyncram_0pi1:auto_generated"
Info (12128): Elaborating entity "Player2_Graphics_Storage_B" for hierarchy "Graphics:G1|Player2_Graphics_Storage_B:Player2B"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Graphics:G1|Player2_Graphics_Storage_B:Player2B|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "Graphics:G1|Player2_Graphics_Storage_B:Player2B|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "Graphics:G1|Player2_Graphics_Storage_B:Player2B|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "Player2_Graphics_B.MIF"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_roi1.tdf
    Info (12023): Found entity 1: altsyncram_roi1
Info (12128): Elaborating entity "altsyncram_roi1" for hierarchy "Graphics:G1|Player2_Graphics_Storage_B:Player2B|altsyncram:altsyncram_component|altsyncram_roi1:auto_generated"
Info (12128): Elaborating entity "Background_Graphics_Storage_R" for hierarchy "Graphics:G1|Background_Graphics_Storage_R:BackgroundR"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Graphics:G1|Background_Graphics_Storage_R:BackgroundR|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "Graphics:G1|Background_Graphics_Storage_R:BackgroundR|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "Graphics:G1|Background_Graphics_Storage_R:BackgroundR|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "Background_Graphics_R.MIF"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "131072"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "17"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i7j1.tdf
    Info (12023): Found entity 1: altsyncram_i7j1
Info (12128): Elaborating entity "altsyncram_i7j1" for hierarchy "Graphics:G1|Background_Graphics_Storage_R:BackgroundR|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_bua.tdf
    Info (12023): Found entity 1: decode_bua
Info (12128): Elaborating entity "decode_bua" for hierarchy "Graphics:G1|Background_Graphics_Storage_R:BackgroundR|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|decode_bua:decode3"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_4aa.tdf
    Info (12023): Found entity 1: decode_4aa
Info (12128): Elaborating entity "decode_4aa" for hierarchy "Graphics:G1|Background_Graphics_Storage_R:BackgroundR|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|decode_4aa:rden_decode"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_rob.tdf
    Info (12023): Found entity 1: mux_rob
Info (12128): Elaborating entity "mux_rob" for hierarchy "Graphics:G1|Background_Graphics_Storage_R:BackgroundR|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|mux_rob:mux2"
Info (12128): Elaborating entity "Background_Graphics_Storage_G" for hierarchy "Graphics:G1|Background_Graphics_Storage_G:BackgroundG"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Graphics:G1|Background_Graphics_Storage_G:BackgroundG|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "Graphics:G1|Background_Graphics_Storage_G:BackgroundG|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "Graphics:G1|Background_Graphics_Storage_G:BackgroundG|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "Background_Graphics_G.MIF"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "131072"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "17"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_77j1.tdf
    Info (12023): Found entity 1: altsyncram_77j1
Info (12128): Elaborating entity "altsyncram_77j1" for hierarchy "Graphics:G1|Background_Graphics_Storage_G:BackgroundG|altsyncram:altsyncram_component|altsyncram_77j1:auto_generated"
Info (12128): Elaborating entity "Background_Graphics_Storage_B" for hierarchy "Graphics:G1|Background_Graphics_Storage_B:BackgroundB"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Graphics:G1|Background_Graphics_Storage_B:BackgroundB|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "Graphics:G1|Background_Graphics_Storage_B:BackgroundB|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "Graphics:G1|Background_Graphics_Storage_B:BackgroundB|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "Background_Graphics_B.MIF"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "131072"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "17"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_27j1.tdf
    Info (12023): Found entity 1: altsyncram_27j1
Info (12128): Elaborating entity "altsyncram_27j1" for hierarchy "Graphics:G1|Background_Graphics_Storage_B:BackgroundB|altsyncram:altsyncram_component|altsyncram_27j1:auto_generated"
Info (12128): Elaborating entity "hex_display" for hierarchy "hex_display:HEX_display_module"
Info (278001): Inferred 3 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "hex_display:HEX_display_module|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "hex_display:HEX_display_module|Div0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Graphics:G1|player:P1|Mult0"
Info (12130): Elaborated megafunction instantiation "hex_display:HEX_display_module|lpm_divide:Mod0"
Info (12133): Instantiated megafunction "hex_display:HEX_display_module|lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_q9m.tdf
    Info (12023): Found entity 1: lpm_divide_q9m
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_fkh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_i4f.tdf
    Info (12023): Found entity 1: alt_u_div_i4f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc
Info (12130): Elaborated megafunction instantiation "hex_display:HEX_display_module|lpm_divide:Div0"
Info (12133): Instantiated megafunction "hex_display:HEX_display_module|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf
    Info (12023): Found entity 1: lpm_divide_jhm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bkh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf
    Info (12023): Found entity 1: alt_u_div_a4f
Info (12130): Elaborated megafunction instantiation "Graphics:G1|player:P1|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "Graphics:G1|player:P1|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "7"
    Info (12134): Parameter "LPM_WIDTHB" = "11"
    Info (12134): Parameter "LPM_WIDTHP" = "18"
    Info (12134): Parameter "LPM_WIDTHR" = "18"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "Graphics:G1|player:P1|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "Graphics:G1|player:P1|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "Graphics:G1|player:P1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "Graphics:G1|player:P1|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "Graphics:G1|player:P1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "Graphics:G1|player:P1|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_h9h.tdf
    Info (12023): Found entity 1: add_sub_h9h
Info (12131): Elaborated megafunction instantiation "Graphics:G1|player:P1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "Graphics:G1|player:P1|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "Graphics:G1|player:P1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "Graphics:G1|player:P1|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_fkh.tdf
    Info (12023): Found entity 1: add_sub_fkh
Info (12131): Elaborated megafunction instantiation "Graphics:G1|player:P1|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "Graphics:G1|player:P1|lpm_mult:Mult0"
Warning (13012): Latch Graphics:G1|freeze_counter[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RESET
Warning (13012): Latch Graphics:G1|freeze_counter[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RESET
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDG[0]" is stuck at GND
    Warning (13410): Pin "LEDG[1]" is stuck at GND
    Warning (13410): Pin "LEDG[2]" is stuck at GND
    Warning (13410): Pin "LEDG[3]" is stuck at GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[8]" is stuck at GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 18 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[15]"
    Warning (15610): No output dependent on input pin "SW[16]"
    Warning (15610): No output dependent on input pin "SW[17]"
Info (21057): Implemented 1691 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 52 output pins
    Info (21061): Implemented 1183 logic cells
    Info (21064): Implemented 432 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 69 warnings
    Info: Peak virtual memory: 559 megabytes
    Info: Processing ended: Thu Dec 11 23:00:52 2014
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:09


