%% Article
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

@article{SoC-market,
  author   = {Pushkar Ranade},
  title     = {System-on-chip technology comes of age},
  journal ={EE Times},
  year    = {2012},
  pages = {1-3},
 note      = {\url{http://www.eetimes.com/document.asp?doc_id=1279975}}
}

@ARTICLE{6225465, 
author={Chatterjee, S. and Kishinevsky, M. and Ogras, U.Y.}, 
journal={Design Test of Computers, IEEE}, 
title={xMAS: Quick Formal Modeling of Communication Fabrics to Enable Verification}, 
year={2012}, 
month={June}, 
volume={29}, 
number={3}, 
pages={80-88}, 
keywords={electronic engineering computing;formal verification;system-on-chip;RTL;circuit design;communication fabrics;correctness reasoning;dynamic validation;graphical notation;microarchitectural level;microarchitectural primitive;model checking;performance modeling;quick formal modeling;system-on-chip;verification;xMAS;Data models;Formal verification;Mathematical model;Microarchitecture;Modeling;Standards;System recovery;Timing}, 
doi={10.1109/MDT.2012.2205998}, 
ISSN={0740-7475},}


@article{WickedXmas,
  author   = {Sebastiaan J.C. Joosten and
               Freek Verbeek and
               Julien Schmaltz},
  title     = {WickedXmas: Designing and Verifying on-chip Communication Fabrics},
  journal ={},
  year    = {},
 note      = {\url{http://fmgroup.polito.it/cabodi/difts2014/papers/difts2014_submission_4.pdf}}
}

@ARTICLE{509465, 
author={Tsai, Wen-Chung and Lan, Ying-Cherng and Hu, Yu-Hen and Chen, Sao-Jie}, 
journal={Journal of Electrical and Computer Engineering}, 
title={Networks on Chips: Structure and Design Methodologies}, 
year={2012}, 
pages={9-13}, 
note = {\url{http://dx.doi.org/10.1155/2012/509465}}
}

@article{Parikh:2014:FCF:2597868.2514871,
 author = {Parikh, Ritesh and Bertacco, Valeria},
 title = {ForEVeR: A Complementary Formal and Runtime Verification Approach to Correct NoC Functionality},
 journal = {ACM Trans. Embed. Comput. Syst.},
 issue_date = {March 2014},
 volume = {13},
 number = {3s},
 month = mar,
 year = {2014},
 issn = {1539-9087},
 pages = {104:1--104:30},
 articleno = {104},
 numpages = {30},
 url = {http://doi.acm.org/10.1145/2514871},
 doi = {10.1145/2514871},
 acmid = {2514871},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {Network-on-chip, NoC, formal verification, functional correctness, runtime verification},
}

@ARTICLE{5715603, 
author={Ying-Cherng Lan and Hsiao-An Lin and Shih-Hsin Lo and Yu Hen Hu and Sao-Jie Chen}, 
journal={Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on}, 
title={A Bidirectional NoC (BiNoC) Architecture With Dynamic Self-Reconfigurable Channel}, 
year={2011}, 
month={March}, 
volume={30}, 
number={3}, 
pages={427-440}, 
keywords={finite state machines;network-on-chip;bidirectional channel network-on-chip architecture;buffer size;channel direction control algorithm;communication channel;cycle-accurate simulations;dynamic self-reconfigurable channel;finite state machines;on-chip communication;packet consumption rate;packet delivery latency;real-world traffic patterns;Bandwidth;Computer architecture;Data communication;Protocols;Routing;Switches;System-on-a-chip;Interconnection networks;multiprocessor systems-on-chip (MPSoCs);networks-on-chip (NoCs);on-chip communication;reconfigurable architectures}, 
doi={10.1109/TCAD.2010.2086930}, 
ISSN={0278-0070},}


%% Book
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

@incollection{itp,
year={2011},
isbn={978-3-642-22862-9},
booktitle={Interactive Theorem Proving},
volume={6898},
series={Lecture Notes in Computer Science},
editor={van Eekelen, Marko and Geuvers, Herman and Schmaltz, Julien and Wiedijk, Freek},
doi={10.1007/978-3-642-22863-6_4},
title={Challenges in Verifying Communication Fabrics},
url={http://dx.doi.org/10.1007/978-3-642-22863-6_4},
publisher={Springer Berlin Heidelberg},
keywords={liveness; deadlocks; communication fabrics; networks-on-chip; microarchitecture; high-level models; formal verification},
author={Kishinevsky, Michael and Gotmanov, Alexander and Viktorov, Yuriy},
pages={18-21},
language={English}
}


%% InProceedings
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

@inproceedings{Ray:2012:SPV:2492708.2492936,
 author = {Ray, Sayak and Brayton, Robert K.},
 title = {Scalable Progress Verification in Credit-based Flow-control Systems},
 booktitle = {Proceedings of the Conference on Design, Automation and Test in Europe},
 series = {DATE '12},
 year = {2012},
 isbn = {978-3-9810801-8-6},
 location = {Dresden, Germany},
 pages = {905--910},
 numpages = {6},
 url = {http://dl.acm.org/citation.cfm?id=2492708.2492936},
 acmid = {2492936},
 publisher = {EDA Consortium},
 address = {San Jose, CA, USA},
}

@INPROCEEDINGS{5306588, 
author={Yaoyao Ye and Lian Duan and Jiang Xu and Jin Ouyang and Mo Kwai Hung and Yuan Xie}, 
booktitle={3D System Integration, 2009. 3DIC 2009. IEEE International Conference on}, 
title={3D optical networks-on-chip (NoC) for multiprocessor systems-on-chip (MPSoC)}, 
year={2009}, 
month={Sept}, 
pages={1-6}, 
keywords={integrated optoelectronics;network-on-chip;optical interconnections;3D IC;3D optical networks-on-chip;MPSoC;bit rate 32 Gbit/s;bit rate 478 Gbit/s;bottom device layer;circuit switching;electronic control technology;electronic layer;end-to-end delay;energy consumption;interconnect length;key on-chip communication architecture;low-power ultra-high-bandwidth data transmission;mixed-technology electronic-controlled optical NoC;multiprocessor systems-on-chip;network throughput;optical data transmission network;optical layer;optical link bandwidth;optical payload packets transmission;parallel metallic wires;power consumption;three-dimensional integrated circuits;through-silicon via;time 18.7 mus;time 33.5 min;two-layer 3D chip;Data communication;Energy consumption;Integrated optics;Multiprocessing systems;Network-on-a-chip;Optical control;Optical fiber networks;Optical interconnections;Three-dimensional integrated circuits;Throughput}, 
doi={10.1109/3DIC.2009.5306588},}

@INPROCEEDINGS{4542033, 
author={Pande, P.P. and Ganguly, A. and Belzer, B. and Nojeh, Alireza and Ivanov, A.}, 
booktitle={Circuits and Systems, 2008. ISCAS 2008. IEEE International Symposium on}, 
title={Novel interconnect infrastructures for massive multicore chips x2014; an overview}, 
year={2008}, 
month={May}, 
pages={2777-2780}, 
keywords={CMOS integrated circuits;carbon nanotubes;integrated circuit interconnections;system-on-chip;2D copper-based IC;C;CMOS scaling;Moore law;SoC;carbon nanotubes;geometrical constraints;interconnect infrastructures;massive multicore chips;onchip interconnect systems;optical technologies;systems-on-chip;Delay;Dielectric materials;Integrated circuit interconnections;Multicore processing;Optical interconnections;Radio frequency;Semiconductor materials;System-on-a-chip;Technological innovation;Three-dimensional integrated circuits}, 
doi={10.1109/ISCAS.2008.4542033},
note = {\url{http://www.researchgate.net/profile/Partha_Pande/publication/224318214_Novel_interconnect_infrastructures_for_massive_multicore_chips__an_overview/links/53ecf4410cf26b9b7dc0043d.pdf}},}


%% Misc / web references
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%


@misc{SoC,
author   = {Sebastian Anthony},
  title     = {SoC vs. CPU – The battle for the future of computing},
  year    = {2012},
 note      = {\url{http://www.extremetech.com/computing/126235-soc-vs-cpu-the-battle-for-the-future-of-computing}}
}

@misc{NoC-Moore,
author   = {Avi Kolodny},
  title     = {Networks on Chips (NoC) : Keeping up with Rent’s Rule and Moore’s Law},
  year    = {2007},
 note      = {\url{http://www.sliponline.org/SLIP07/presentations/4A_Kolodny.pdf}}
}


@misc{NoC-design-verification,
author   = {V. Hahanov and O. Yegorov and K. Mostova},
  title     = {NoCs Design for Verification},
  year    = {2007},
 note      = {\url{http://www.ee.ktu.lt/journal/2007/3/09_T121_Mostova%20str_02.pdf}}
}


@misc{NoC-arteris,
author   = {},
  title     = {Network on Chip (NoC) Interconnect Technology for SoCs},
  year    = {},
 note      = {\url{http://www.arteris.com/technology}}
}

@misc{NoC-busses,
author   = {Phillippe Martin},
  title     = {A comparison of Network-on-Chip and Busses},
  year    = {},
 note      = {\url{http://chipdesignmag.com/display.php?articleId=371}}
}

@misc{novel-formal-verification,
author   = {Christian Scholer and Rene Krenz-Baath and Roman Obermaisser},
  title     = {A Novel Formal Verification Framework for Future MPSoC Architectures},
  year    = {2015},
 note      = {\url{http://www.hindawi.com/journals/jece/2012/509465/}}
}

@misc{UCB/EECS-2013-228,
author   = {Daniel Holcomb},
  title     = {Formal Verification and Synthesis for Quality-ofService
in On-Chip Networks},
  year    = {2013},
 note      = {\url{http://www.eecs.berkeley.edu/Pubs/TechRpts/2013/EECS-2013-228.pdf}}
}

@misc{novel-formal-verification,
author   = {Christian Scholer and Rene Krenz-Baath and Roman Obermaisser},
  title     = {A Novel Formal Verification Framework for Future MPSoC Architectures},
  year    = {2015},
 note      = {\url{http://www.median-project.eu/wp-content/uploads/13_II-2_median2015.pdf}}
}

