13:40:20 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE3\temp_xsdb_launch_script.tcl
13:40:21 INFO  : Registering command handlers for Vitis TCF services
13:40:23 INFO  : XSCT server has started successfully.
13:40:23 INFO  : plnx-install-location is set to ''
13:40:23 INFO  : Successfully done setting XSCT server connection channel  
13:40:24 INFO  : Platform repository initialization has completed.
13:40:27 INFO  : Successfully done setting workspace for the tool. 
13:40:27 INFO  : Successfully done query RDI_DATADIR 
13:47:06 ERROR : (XSDB Server)ERROR: [Hsi 55-1545] Problem running tcl command ::sw_xilskey_v7_0::post_generate : error deleting "./src/xilskey_epshw.h": permission denied
    while executing
"file delete -force ./src/xilskey_epshw.h"
    (procedure "xgen_opts_file" line 33)
    invoked from within
"xgen_opts_file $libhandle"
    (procedure "::sw_xilskey_v7_0::post_generate" line 3)
    invoked from within
"::sw_xilskey_v7_0::post_generate xilskey"
ERROR: [Hsi 55-1443] Error(s) while running TCL procedure post_generate()

13:47:07 ERROR : Failed to create platform.
13:47:07 WARN  : An unexpected exception occurred in the module 'platform project logging'
13:48:33 INFO  : Result from executing command 'getProjects': RFSoC_IP06_07_plt
13:48:33 INFO  : Result from executing command 'getPlatforms': 
13:50:56 INFO  : Result from executing command 'getProjects': RFSoC_IP06_07_plt
13:50:56 INFO  : Result from executing command 'getPlatforms': RFSoC_IP06_07_plt|E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE3/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/RFSoC_IP06_07_plt.xpfm
13:59:28 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE3\temp_xsdb_launch_script.tcl
13:59:31 INFO  : XSCT server has started successfully.
13:59:31 INFO  : plnx-install-location is set to ''
13:59:31 INFO  : Successfully done setting XSCT server connection channel  
13:59:31 INFO  : Successfully done setting workspace for the tool. 
13:59:33 INFO  : Registering command handlers for Vitis TCF services
13:59:33 INFO  : Successfully done query RDI_DATADIR 
13:59:36 INFO  : Platform repository initialization has completed.
15:59:09 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_app'...
15:59:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE3/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

15:59:35 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_app'...
16:03:42 INFO  : No changes in MSS file content so sources will not be generated.
16:03:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:03:58 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
16:03:58 INFO  : 'jtag frequency' command is executed.
16:03:58 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:03:58 INFO  : Context for 'APU' is selected.
16:04:00 INFO  : System reset is completed.
16:04:03 INFO  : 'after 3000' command is executed.
16:04:03 INFO  : Context for 'APU' is selected.
16:04:03 INFO  : Cleared APU and A53 resets
16:04:03 INFO  : Context for 'APU' is selected.
16:04:03 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE3/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa'.
16:04:03 INFO  : 'configparams force-mem-access 1' command is executed.
16:04:03 INFO  : Context for 'APU' is selected.
16:04:03 INFO  : Boot mode is read from the target.
16:04:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:04:03 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:04:04 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE3/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:04:05 INFO  : 'set bp_4_4_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:04:06 INFO  : 'con -block -timeout 60' command is executed.
16:04:06 INFO  : 'bpremove $bp_4_4_fsbl_bp' command is executed.
16:04:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:04:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:04:06 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE3/RFSoC_IP06_07_app/Debug/RFSoC_IP06_07_app.elf' is downloaded to processor 'psu_cortexa53_0'.
16:04:06 INFO  : 'configparams force-mem-access 0' command is executed.
16:04:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE3/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE3/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf
set bp_4_4_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_4_4_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE3/RFSoC_IP06_07_app/Debug/RFSoC_IP06_07_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:04:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:04:06 INFO  : 'con' command is executed.
16:04:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:04:06 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE3\RFSoC_IP06_07_app_system\_ide\scripts\debugger_rfsoc_ip06_07_app-default.tcl'
16:05:06 INFO  : Result from executing command 'getProjects': RFSoC_IP06_07_plt
16:05:06 INFO  : Result from executing command 'getPlatforms': RFSoC_IP06_07_plt|E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE3/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/RFSoC_IP06_07_plt.xpfm
16:05:07 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_app'...
16:09:24 INFO  : No changes in MSS file content so sources will not be generated.
16:09:30 INFO  : Result from executing command 'getProjects': RFSoC_IP06_07_plt
16:09:30 INFO  : Result from executing command 'getPlatforms': RFSoC_IP06_07_plt|E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE3/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/RFSoC_IP06_07_plt.xpfm
16:09:56 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_app'...
16:10:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:10:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:11:50 INFO  : Disconnected from the channel tcfchan#2.
16:11:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:11:51 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
16:11:51 INFO  : 'jtag frequency' command is executed.
16:11:51 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:11:51 INFO  : Context for 'APU' is selected.
16:11:52 INFO  : System reset is completed.
16:11:55 INFO  : 'after 3000' command is executed.
16:11:55 INFO  : Context for 'APU' is selected.
16:11:55 INFO  : Cleared APU and A53 resets
16:11:55 INFO  : Context for 'APU' is selected.
16:12:07 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE3/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa'.
16:12:07 INFO  : 'configparams force-mem-access 1' command is executed.
16:12:07 INFO  : Context for 'APU' is selected.
16:12:07 INFO  : Boot mode is read from the target.
16:12:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:12:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:12:08 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE3/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:12:08 INFO  : 'set bp_12_8_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:12:09 INFO  : 'con -block -timeout 60' command is executed.
16:12:09 INFO  : 'bpremove $bp_12_8_fsbl_bp' command is executed.
16:12:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:12:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:12:10 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE3/RFSoC_IP06_07_app/Debug/RFSoC_IP06_07_app.elf' is downloaded to processor 'psu_cortexa53_0'.
16:12:10 INFO  : 'configparams force-mem-access 0' command is executed.
16:12:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE3/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE3/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf
set bp_12_8_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_12_8_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE3/RFSoC_IP06_07_app/Debug/RFSoC_IP06_07_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:12:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:12:10 INFO  : 'con' command is executed.
16:12:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:12:10 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE3\RFSoC_IP06_07_app_system\_ide\scripts\debugger_rfsoc_ip06_07_app-default.tcl'
16:13:04 INFO  : Disconnected from the channel tcfchan#5.
16:15:10 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE3\temp_xsdb_launch_script.tcl
16:15:12 INFO  : XSCT server has started successfully.
16:15:12 INFO  : plnx-install-location is set to ''
16:15:12 INFO  : Successfully done setting XSCT server connection channel  
16:15:12 INFO  : Successfully done setting workspace for the tool. 
16:15:15 INFO  : Successfully done query RDI_DATADIR 
16:15:19 INFO  : Platform repository initialization has completed.
16:15:19 INFO  : Registering command handlers for Vitis TCF services
16:16:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:16:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:16:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
16:16:37 ERROR : fpga configuration failed. DONE PIN is not HIGH
16:17:05 INFO  : Result from executing command 'getProjects': RFSoC_IP06_07_plt
16:17:05 INFO  : Result from executing command 'getPlatforms': RFSoC_IP06_07_plt|E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE3/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/RFSoC_IP06_07_plt.xpfm
16:17:06 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_app'...
16:19:26 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE3\temp_xsdb_launch_script.tcl
16:19:28 INFO  : XSCT server has started successfully.
16:19:28 INFO  : plnx-install-location is set to ''
16:19:28 INFO  : Successfully done setting XSCT server connection channel  
16:19:28 INFO  : Successfully done setting workspace for the tool. 
16:19:29 INFO  : Successfully done query RDI_DATADIR 
16:19:33 INFO  : Platform repository initialization has completed.
16:19:34 INFO  : Registering command handlers for Vitis TCF services
