 <html> 
  <head>
    <script type="text/javascript" src="C:\FPGAtools\Synopsys\fpga_H2013031\lib\report\reportlog_tree.js"></script>
    <link rel="stylesheet" type="text/css" href="C:\FPGAtools\Synopsys\fpga_H2013031\lib\report\reportlog_tree.css" />  
  </head> 

  <body style="background-color:#e0e0ff;">
   <script type="text/javascript"> reportLogObj.loadImage("closed.png", "open.png")</script>
    <ul id="rev_1-menu" class="treeview" style="padding-left:0;">
        <li style="font-size:12; font-style:normal"> <b style="background-color:#a2bff0; font-weight:bold">ladder_fpga (rev_1)</b> 
         <ul rel="open" style="font-size:small;">
<li><b><a href="file:///C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\syntmp\ladder_fpga_srr.htm#compilerReport173" target="srrFrame" title="Start of Compile">Compiler Report</a></b> </li>
<li><b><a href="file:///C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\syntmp\ladder_fpga_srr.htm#compilerReport174" target="srrFrame" title="Synopsys HDL Compiler">Compiler Report</a></b> </li>
<li><b><a href="file:///C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\syntmp\ladder_fpga_srr.htm#mapperReport175" target="srrFrame" title="Synopsys Altera Technology Pre-mapping">Pre-mapping Report</a></b> </li>
<li><b><a href="file:///C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\syntmp\ladder_fpga_srr.htm#mapperReport176" target="srrFrame" title="Clock Summary">Clock Summary</a></b> </li>
<li><b><a href="file:///C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\syntmp\ladder_fpga_srr.htm#mapperReport177" target="srrFrame" title="Synopsys Altera Technology">Mapper Report</a></b> </li>
<li><b><a href="file:///C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\syntmp\ladder_fpga_srr.htm#clockReport178" target="srrFrame" title="START OF CLOCK OPTIMIZATION REPORT">Clock Conversion</a></b> </li>
<li><b><a href="file:///C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\syntmp\ladder_fpga_srr.htm#timingReport179" target="srrFrame" title="START OF TIMING REPORT">Timing Report</a></b> </li>
<li><b><a href="file:///C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\syntmp\ladder_fpga_srr.htm#performanceSummary180" target="srrFrame" title="Performance Summary">Performance Summary</a></b> </li>
<li><b><a href="file:///C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\syntmp\ladder_fpga_srr.htm#clockRelationships181" target="srrFrame" title="Clock Relationships">Clock Relationships</a></b> </li>
<li><b><a href="file:///C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\syntmp\ladder_fpga_srr.htm#interfaceInfo182" target="srrFrame" title="Interface Information">Interface Information</a></b> </li>
<li><b><a href="file:///C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\syntmp\ladder_fpga_srr.htm#inputPorts183" target="srrFrame" title="Input Ports:">Input Ports</a></b> </li>
<li><b><a href="file:///C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\syntmp\ladder_fpga_srr.htm#outputPorts184" target="srrFrame" title="Output Ports:">Output Ports</a></b> </li>
<li><b><a href="file:///C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\syntmp\ladder_fpga_srr.htm#clockReport185" target="srrFrame" title="Detailed Report">Detailed Report for Clock: ladder_fpga|holdin_echelle</a></b> </li>
<li><b><a href="file:///C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\syntmp\ladder_fpga_srr.htm#startingSlack186" target="srrFrame" title="Starting Points">Starting Points with Worst Slack</a></b> </li>
<li><b><a href="file:///C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\syntmp\ladder_fpga_srr.htm#endingSlack187" target="srrFrame" title="Ending Points">Ending Points with Worst Slack</a></b> </li>
<li><b><a href="file:///C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\syntmp\ladder_fpga_srr.htm#worstPaths188" target="srrFrame" title="Worst Path Information">Worst Path Information</a></b> </li>
<li><b><a href="file:///C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\syntmp\ladder_fpga_srr.htm#clockReport189" target="srrFrame" title="Detailed Report">Detailed Report for Clock: ladder_fpga|testin_echelle</a></b> </li>
<li><b><a href="file:///C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\syntmp\ladder_fpga_srr.htm#startingSlack190" target="srrFrame" title="Starting Points">Starting Points with Worst Slack</a></b> </li>
<li><b><a href="file:///C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\syntmp\ladder_fpga_srr.htm#endingSlack191" target="srrFrame" title="Ending Points">Ending Points with Worst Slack</a></b> </li>
<li><b><a href="file:///C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\syntmp\ladder_fpga_srr.htm#worstPaths192" target="srrFrame" title="Worst Path Information">Worst Path Information</a></b> </li>
<li><b><a href="file:///C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\syntmp\ladder_fpga_srr.htm#clockReport193" target="srrFrame" title="Detailed Report">Detailed Report for Clock: mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock</a></b> </li>
<li><b><a href="file:///C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\syntmp\ladder_fpga_srr.htm#startingSlack194" target="srrFrame" title="Starting Points">Starting Points with Worst Slack</a></b> </li>
<li><b><a href="file:///C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\syntmp\ladder_fpga_srr.htm#endingSlack195" target="srrFrame" title="Ending Points">Ending Points with Worst Slack</a></b> </li>
<li><b><a href="file:///C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\syntmp\ladder_fpga_srr.htm#worstPaths196" target="srrFrame" title="Worst Path Information">Worst Path Information</a></b> </li>
<li><b><a href="file:///C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\syntmp\ladder_fpga_srr.htm#clockReport197" target="srrFrame" title="Detailed Report">Detailed Report for Clock: mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock</a></b> </li>
<li><b><a href="file:///C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\syntmp\ladder_fpga_srr.htm#startingSlack198" target="srrFrame" title="Starting Points">Starting Points with Worst Slack</a></b> </li>
<li><b><a href="file:///C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\syntmp\ladder_fpga_srr.htm#endingSlack199" target="srrFrame" title="Ending Points">Ending Points with Worst Slack</a></b> </li>
<li><b><a href="file:///C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\syntmp\ladder_fpga_srr.htm#worstPaths200" target="srrFrame" title="Worst Path Information">Worst Path Information</a></b> </li>
<li><b><a href="file:///C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\syntmp\ladder_fpga_srr.htm#clockReport201" target="srrFrame" title="Detailed Report">Detailed Report for Clock: mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock</a></b> </li>
<li><b><a href="file:///C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\syntmp\ladder_fpga_srr.htm#startingSlack202" target="srrFrame" title="Starting Points">Starting Points with Worst Slack</a></b> </li>
<li><b><a href="file:///C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\syntmp\ladder_fpga_srr.htm#endingSlack203" target="srrFrame" title="Ending Points">Ending Points with Worst Slack</a></b> </li>
<li><b><a href="file:///C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\syntmp\ladder_fpga_srr.htm#worstPaths204" target="srrFrame" title="Worst Path Information">Worst Path Information</a></b> </li>
<li><b><a href="file:///C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\syntmp\ladder_fpga_srr.htm#clockReport205" target="srrFrame" title="Detailed Report">Detailed Report for Clock: sc_tck</a></b> </li>
<li><b><a href="file:///C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\syntmp\ladder_fpga_srr.htm#startingSlack206" target="srrFrame" title="Starting Points">Starting Points with Worst Slack</a></b> </li>
<li><b><a href="file:///C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\syntmp\ladder_fpga_srr.htm#endingSlack207" target="srrFrame" title="Ending Points">Ending Points with Worst Slack</a></b> </li>
<li><b><a href="file:///C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\syntmp\ladder_fpga_srr.htm#worstPaths208" target="srrFrame" title="Worst Path Information">Worst Path Information</a></b> </li>
<li><b><a href="file:///C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\syntmp\ladder_fpga_srr.htm#clockReport209" target="srrFrame" title="Detailed Report">Detailed Report for Clock: System</a></b> </li>
<li><b><a href="file:///C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\syntmp\ladder_fpga_srr.htm#startingSlack210" target="srrFrame" title="Starting Points">Starting Points with Worst Slack</a></b> </li>
<li><b><a href="file:///C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\syntmp\ladder_fpga_srr.htm#endingSlack211" target="srrFrame" title="Ending Points">Ending Points with Worst Slack</a></b> </li>
<li><b><a href="file:///C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\syntmp\ladder_fpga_srr.htm#worstPaths212" target="srrFrame" title="Worst Path Information">Worst Path Information</a></b> </li>
<li><b><a href="file:///C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\syntmp\ladder_fpga_srr.htm#areaReport213" target="srrFrame" title="START OF AREA REPORT">Resource Utilization</a></b> </li>
         </ul>
        </li>
   </ul>

   <script type="text/javascript"> reportLogObj.generateLog("rev_1-menu")</script>

  </body>
 </html>