// Seed: 2984685486
module module_0 (
    input supply1 id_0,
    output tri id_1,
    output tri0 id_2
);
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd27,
    parameter id_4 = 32'd67,
    parameter id_7 = 32'd56
) (
    input tri1 _id_0,
    input supply1 id_1,
    output wor id_2
);
  assign id_2 = -1;
  wire ["" ==  1 : -1] _id_4, id_5, id_6;
  parameter id_7 = 1;
  supply1 [id_7 : id_0] id_8[id_4 : -1], id_9, id_10;
  module_0 modCall_1 (
      id_9,
      id_8,
      id_8
  );
  wire id_11, id_12;
  logic id_13, id_14 = "";
  assign id_2 = -1;
endmodule
