

================================================================
== Vivado HLS Report for 'conv_top'
================================================================
* Date:           Sun Oct 18 11:15:26 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        lenet5_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  4902664|  4902664|  4902664|  4902664|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +-----------------+-------+---------+---------+---------+---------+---------+
        |                 |       |      Latency      |      Interval     | Pipeline|
        |     Instance    | Module|   min   |   max   |   min   |   max   |   Type  |
        +-----------------+-------+---------+---------+---------+---------+---------+
        |grp_conv1_fu_50  |conv1  |  1667592|  1667592|  1667592|  1667592|   none  |
        |grp_conv2_fu_72  |conv2  |  3235069|  3235069|  3235069|  3235069|   none  |
        +-----------------+-------+---------+---------+---------+---------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 5 [2/2] (0.00ns)   --->   "call fastcc void @conv1(float* %data, float* %data1, float* %data2, float* %data3)" [../2C_prj/lenet5/conv.cpp:30]   --->   Operation 5 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 6 [1/2] (0.00ns)   --->   "call fastcc void @conv1(float* %data, float* %data1, float* %data2, float* %data3)" [../2C_prj/lenet5/conv.cpp:30]   --->   Operation 6 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 7 [2/2] (0.00ns)   --->   "call fastcc void @conv2(float* %data, float* %data1, float* %data2, float* %data3)" [../2C_prj/lenet5/conv.cpp:31]   --->   Operation 7 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data) nounwind, !map !153"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data1) nounwind, !map !158"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data2) nounwind, !map !162"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data3) nounwind, !map !166"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @conv_top_str) nounwind"   --->   Operation 12 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %data3, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 32, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../2C_prj/lenet5/conv.cpp:30]   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %data, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 32, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../2C_prj/lenet5/conv.cpp:30]   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %data1, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 32, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../2C_prj/lenet5/conv.cpp:30]   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %data2, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 32, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../2C_prj/lenet5/conv.cpp:30]   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [1/2] (0.00ns)   --->   "call fastcc void @conv2(float* %data, float* %data1, float* %data2, float* %data3)" [../2C_prj/lenet5/conv.cpp:31]   --->   Operation 17 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "ret void" [../2C_prj/lenet5/conv.cpp:35]   --->   Operation 18 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ data1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ data2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ data3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ B_CONV1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ pic_in]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv1_buff]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv_out1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ B_CONV2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv2_buff]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv_out2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_6  (call         ) [ 00000]
StgValue_8  (specbitsmap  ) [ 00000]
StgValue_9  (specbitsmap  ) [ 00000]
StgValue_10 (specbitsmap  ) [ 00000]
StgValue_11 (specbitsmap  ) [ 00000]
StgValue_12 (spectopmodule) [ 00000]
StgValue_13 (specinterface) [ 00000]
StgValue_14 (specinterface) [ 00000]
StgValue_15 (specinterface) [ 00000]
StgValue_16 (specinterface) [ 00000]
StgValue_17 (call         ) [ 00000]
StgValue_18 (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="B_CONV1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_CONV1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="pic_in">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pic_in"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="W_CONV1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv1_buff">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_buff"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv_out1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="B_CONV2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_CONV2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="W_CONV2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="conv2_buff">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_buff"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="conv_out2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_top_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="grp_conv1_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="0" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="0" index="2" bw="32" slack="0"/>
<pin id="54" dir="0" index="3" bw="32" slack="0"/>
<pin id="55" dir="0" index="4" bw="32" slack="0"/>
<pin id="56" dir="0" index="5" bw="32" slack="0"/>
<pin id="57" dir="0" index="6" bw="32" slack="0"/>
<pin id="58" dir="0" index="7" bw="32" slack="0"/>
<pin id="59" dir="0" index="8" bw="32" slack="0"/>
<pin id="60" dir="0" index="9" bw="32" slack="0"/>
<pin id="61" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_5/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_conv2_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="0" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="0" index="2" bw="32" slack="0"/>
<pin id="76" dir="0" index="3" bw="32" slack="0"/>
<pin id="77" dir="0" index="4" bw="32" slack="0"/>
<pin id="78" dir="0" index="5" bw="32" slack="0"/>
<pin id="79" dir="0" index="6" bw="32" slack="0"/>
<pin id="80" dir="0" index="7" bw="32" slack="0"/>
<pin id="81" dir="0" index="8" bw="32" slack="0"/>
<pin id="82" dir="0" index="9" bw="32" slack="0"/>
<pin id="83" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_7/3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="62"><net_src comp="26" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="64"><net_src comp="2" pin="0"/><net_sink comp="50" pin=2"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="50" pin=3"/></net>

<net id="66"><net_src comp="6" pin="0"/><net_sink comp="50" pin=4"/></net>

<net id="67"><net_src comp="8" pin="0"/><net_sink comp="50" pin=5"/></net>

<net id="68"><net_src comp="10" pin="0"/><net_sink comp="50" pin=6"/></net>

<net id="69"><net_src comp="12" pin="0"/><net_sink comp="50" pin=7"/></net>

<net id="70"><net_src comp="14" pin="0"/><net_sink comp="50" pin=8"/></net>

<net id="71"><net_src comp="16" pin="0"/><net_sink comp="50" pin=9"/></net>

<net id="84"><net_src comp="28" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="86"><net_src comp="2" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="72" pin=3"/></net>

<net id="88"><net_src comp="6" pin="0"/><net_sink comp="72" pin=4"/></net>

<net id="89"><net_src comp="18" pin="0"/><net_sink comp="72" pin=5"/></net>

<net id="90"><net_src comp="16" pin="0"/><net_sink comp="72" pin=6"/></net>

<net id="91"><net_src comp="20" pin="0"/><net_sink comp="72" pin=7"/></net>

<net id="92"><net_src comp="22" pin="0"/><net_sink comp="72" pin=8"/></net>

<net id="93"><net_src comp="24" pin="0"/><net_sink comp="72" pin=9"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data | {3 4 }
	Port: data1 | {1 2 }
	Port: B_CONV1 | {1 2 }
	Port: pic_in | {1 2 }
	Port: W_CONV1 | {1 2 }
	Port: conv1_buff | {1 2 }
	Port: conv_out1 | {1 2 3 4 }
	Port: B_CONV2 | {3 4 }
	Port: W_CONV2 | {3 4 }
	Port: conv2_buff | {3 4 }
	Port: conv_out2 | {3 4 }
 - Input state : 
	Port: conv_top : data | {1 2 }
	Port: conv_top : data1 | {3 4 }
	Port: conv_top : data2 | {1 2 3 4 }
	Port: conv_top : data3 | {1 2 3 4 }
	Port: conv_top : B_CONV1 | {1 2 }
	Port: conv_top : pic_in | {1 2 }
	Port: conv_top : W_CONV1 | {1 2 }
	Port: conv_top : conv1_buff | {1 2 }
	Port: conv_top : conv_out1 | {1 2 3 4 }
	Port: conv_top : B_CONV2 | {3 4 }
	Port: conv_top : W_CONV2 | {3 4 }
	Port: conv_top : conv2_buff | {3 4 }
	Port: conv_top : conv_out2 | {3 4 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------|---------|---------|---------|---------|
| Operation| Functional Unit |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------|---------|---------|---------|---------|
|   call   | grp_conv1_fu_50 |    5    |  35.929 |   1458  |   2228  |
|          | grp_conv2_fu_72 |    5    |  37.698 |   1445  |   2028  |
|----------|-----------------|---------|---------|---------|---------|
|   Total  |                 |    10   |  73.627 |   2903  |   4256  |
|----------|-----------------|---------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |
+----------+--------+--------+--------+
|  B_CONV1 |    0   |   64   |    3   |
|  B_CONV2 |    0   |   64   |    8   |
|  W_CONV1 |    1   |    0   |    0   |
|  W_CONV2 |    8   |    0   |    0   |
|conv1_buff|   16   |    0   |    0   |
|conv2_buff|    4   |    0   |    0   |
| conv_out1|    4   |    0   |    0   |
| conv_out2|    1   |    0   |    0   |
|  pic_in  |    2   |    0   |    0   |
+----------+--------+--------+--------+
|   Total  |   36   |   128  |   11   |
+----------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   10   |   73   |  2903  |  4256  |
|   Memory  |   36   |    -   |    -   |   128  |   11   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   36   |   10   |   73   |  3031  |  4267  |
+-----------+--------+--------+--------+--------+--------+
