<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<!-- saved from url=(0051)http://www.eecs.umich.edu/~jhayes/iscas/s208_1.html -->
<HTML><HEAD><TITLE>s208_1</TITLE>
<META http-equiv=Content-Type content="text/html; charset=windows-1252">
<META content="MSHTML 6.00.2600.0" name=GENERATOR>
<META content="C:\PROGRAM FILES\MICROSOFT OFFICE\OFFICE\html.dot" 
name=Template></HEAD>
<BODY vLink=#800080 link=#0000ff><B><FONT size=5>
<P align=center><A name=pgfId_105045></A>ISCAS-89 s208.1 Frequency 
Divider</P></B></FONT>
<P align=center><IMG height=190 src="s208_1_soubory/s208.1.gif" 
width=433></P><B>
<P>Statistics: </B>10 inputs; 1 output; 112 gates;</P><B>
<P>Function: </B>The functional model for the s208.1 frequency divider (also 
called a fractional multiplier) is shown in above. The control lines C determine 
if the P input pulse train is passed to the output Z, or if a frequency-divided 
version is passed. For every N input pulses on P, there are N*C/256 pulses on Z. 
If C equals 256, all pulses on P are passed to Z. </P><B>
<P>Models:</P>
<UL></B>
  <LI><A href="http://www.eecs.umich.edu/~jhayes/iscas/s208.1.isc">s208.1 
  ISCAS-89 netlist</A><B> </B>
  <LI><A href="http://www.eecs.umich.edu/~jhayes/iscas/s208.1.v">s208.1 Verilog 
  hierarchical structural model</A><B> </B>
  <LI><A href="http://www.eecs.umich.edu/~jhayes/iscas/s208.1b.v">s208.1 Verilog 
  hierarchical behavioral model</A> 
  <LI><A href="http://www.eecs.umich.edu/~jhayes/iscas/s208.1.tests">s208.1 
  complete gate-level tests</A></LI></UL><FONT size=2>
<P>&nbsp;</P></FONT>
<P>&nbsp;</P>
<P>
<DIV></DIV>
<P></P><FONT size=2>
<P>&nbsp;</P></FONT></BODY></HTML>
