
///////////////////////////////////
// Efinity Synthesis Started 
// Dec 07, 2022 12:39:29
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'DdrTest' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\11_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\DdrTest.v:138)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'DdrTestStatic' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\11_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\DdrTestStatic.v:58)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\11_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:512)
[EFX-0011 VERI-WARNING] port 'O_Wr_Full' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\11_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:339)
[EFX-0011 VERI-WARNING] expression size 28 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\11_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:134)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 4 (VERI-1209) (D:\FPGA_Prj\11_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1197)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\11_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\DdrData.v:77)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\11_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\DdrData.v:76)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Prj\11_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\DdrData.v:91)
[EFX-0011 VERI-WARNING] expression size 28 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\11_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:496)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 4 (VERI-1209) (D:\FPGA_Prj\11_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1197)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 32 for port 'ARADDR' (VERI-1330) (D:\FPGA_Prj\11_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\DdrTest.v:653)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 32 for port 'ARADDR' (VERI-1330) (D:\FPGA_Prj\11_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\DdrTest.v:886)
[EFX-0011 VERI-WARNING] actual bit length 256 differs from formal bit length 128 for port 'AxiWrData' (VERI-1330) (D:\FPGA_Prj\11_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:313)
[EFX-0011 VERI-WARNING] actual bit length 256 differs from formal bit length 128 for port 'AxiRdData' (VERI-1330) (D:\FPGA_Prj\11_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:317)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\11_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\11_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\11_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\11_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\11_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\11_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\11_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (D:\FPGA_Prj\11_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (D:\FPGA_Prj\11_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] port 'probe39' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\11_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\debug_top.v:288)
[EFX-0011 VERI-WARNING] expression size 256 truncated to fit in target size 64 (VERI-1209) (D:\FPGA_Prj\11_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\debug_top.v:5373)
[EFX-0011 VERI-WARNING] input port 'probe39[0]' remains unconnected for this instance (VDB-1053) (D:\FPGA_Prj\11_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\debug_top.v:229)
[EFX-0011 VERI-WARNING] net 'CfgFirstAddr[31]' does not have a driver (VDB-1002) (D:\FPGA_Prj\11_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:121)
[EFX-0011 VERI-WARNING] net 'StatiClr' does not have a driver (VDB-1002) (D:\FPGA_Prj\11_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:409)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][7]. (D:\FPGA_Prj\11_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][6]. (D:\FPGA_Prj\11_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][5]. (D:\FPGA_Prj\11_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][4]. (D:\FPGA_Prj\11_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][3]. (D:\FPGA_Prj\11_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][2]. (D:\FPGA_Prj\11_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][1]. (D:\FPGA_Prj\11_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][0]. (D:\FPGA_Prj\11_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (D:\FPGA_Prj\11_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1253)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (D:\FPGA_Prj\11_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1253)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (D:\FPGA_Prj\11_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1253)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (D:\FPGA_Prj\11_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1253)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (D:\FPGA_Prj\11_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1253)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (D:\FPGA_Prj\11_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1253)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (D:\FPGA_Prj\11_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1253)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (D:\FPGA_Prj\11_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1253)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][54]. (D:\FPGA_Prj\11_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][53]. (D:\FPGA_Prj\11_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][52]. (D:\FPGA_Prj\11_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][51]. (D:\FPGA_Prj\11_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[2]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[3]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[4]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[5]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[6]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[7]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[8]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[9]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[10]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[11]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[12]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[13]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[14]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[15]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[16]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[17]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[18]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[19]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[20]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[21]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[22]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[23]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[24]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[25]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[26]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[27]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[28]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[29]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[30]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (D:\FPGA_Prj\11_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (D:\FPGA_Prj\11_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'Axi.probe39[0]'. (D:\FPGA_Prj\11_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\debug_top.v:229)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'Axi.probe40[0]'. (D:\FPGA_Prj\11_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\debug_top.v:229)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'Axi.probe41[0]'. (D:\FPGA_Prj\11_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\debug_top.v:229)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'Axi.probe42[0]'. (D:\FPGA_Prj\11_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\debug_top.v:229)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'Axi.probe43[0]'. (D:\FPGA_Prj\11_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\debug_top.v:229)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'Axi.probe44[0]'. (D:\FPGA_Prj\11_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\debug_top.v:229)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'Axi.probe45[0]'. (D:\FPGA_Prj\11_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\debug_top.v:229)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'Axi.probe46[0]'. (D:\FPGA_Prj\11_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\debug_top.v:229)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Feb 19, 2023 21:29:59
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'DdrTest' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\DdrTest.v:138)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'DdrTestStatic' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\DdrTestStatic.v:58)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:512)
[EFX-0011 VERI-WARNING] port 'O_Wr_Full' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:339)
[EFX-0011 VERI-WARNING] expression size 28 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:134)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 4 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1197)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\DdrData.v:77)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\DdrData.v:76)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\DdrData.v:91)
[EFX-0011 VERI-WARNING] expression size 28 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:496)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 4 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1197)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 32 for port 'ARADDR' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\DdrTest.v:653)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 32 for port 'ARADDR' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\DdrTest.v:886)
[EFX-0011 VERI-WARNING] actual bit length 256 differs from formal bit length 128 for port 'AxiWrData' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:313)
[EFX-0011 VERI-WARNING] actual bit length 256 differs from formal bit length 128 for port 'AxiRdData' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:317)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] port 'probe39' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\debug_top.v:288)
[EFX-0011 VERI-WARNING] expression size 256 truncated to fit in target size 64 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\debug_top.v:5373)
[EFX-0011 VERI-WARNING] input port 'probe39[0]' remains unconnected for this instance (VDB-1053) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\debug_top.v:229)
[EFX-0011 VERI-WARNING] net 'CfgFirstAddr[31]' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:121)
[EFX-0011 VERI-WARNING] net 'StatiClr' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:409)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][7]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][6]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][5]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][4]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][3]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][2]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][1]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][0]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1253)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1253)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1253)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1253)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1253)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1253)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1253)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1253)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][54]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][53]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][52]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][51]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[2]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[3]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[4]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[5]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[6]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[7]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[8]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[9]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[10]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[11]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[12]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[13]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[14]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[15]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[16]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[17]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[18]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[19]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[20]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[21]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[22]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[23]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[24]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[25]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[26]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[27]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[28]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[29]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[30]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'Axi.probe39[0]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\debug_top.v:229)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'Axi.probe40[0]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\debug_top.v:229)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'Axi.probe41[0]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\debug_top.v:229)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'Axi.probe42[0]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\debug_top.v:229)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'Axi.probe43[0]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\debug_top.v:229)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'Axi.probe44[0]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\debug_top.v:229)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'Axi.probe45[0]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\debug_top.v:229)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'Axi.probe46[0]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\debug_top.v:229)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Feb 19, 2023 22:30:02
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'DdrTest' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\DdrTest.v:138)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'DdrTestStatic' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\DdrTestStatic.v:58)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:512)
[EFX-0011 VERI-WARNING] port 'O_Wr_Full' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:339)
[EFX-0011 VERI-WARNING] expression size 28 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:134)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 4 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1197)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\DdrData.v:77)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\DdrData.v:76)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\DdrData.v:91)
[EFX-0011 VERI-WARNING] expression size 28 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:496)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 4 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1197)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 32 for port 'ARADDR' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\DdrTest.v:653)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 32 for port 'ARADDR' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\DdrTest.v:886)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net 'CfgFirstAddr[31]' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:121)
[EFX-0011 VERI-WARNING] net 'StatiClr' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:409)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][7]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][6]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][5]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][4]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][3]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][2]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][1]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][0]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1253)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1253)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1253)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1253)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1253)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1253)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1253)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1253)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][54]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][53]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][52]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][51]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[2]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[3]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[4]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[5]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[6]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[7]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[8]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[9]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[10]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[11]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[12]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[13]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[14]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[15]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[16]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[17]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[18]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[19]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[20]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[21]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[22]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[23]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[24]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[25]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[26]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[27]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[28]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[29]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[30]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag_inst1_TDO'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CfgFirstAddr[31]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:121)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CfgFirstAddr[30]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:121)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CfgFirstAddr[29]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:121)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CfgFirstAddr[28]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:121)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CfgFirstAddr[27]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:121)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CfgFirstAddr[26]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:121)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CfgFirstAddr[25]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:121)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Feb 19, 2023 23:42:46
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'DdrTest' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\DdrTest.v:138)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'DdrTestStatic' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\DdrTestStatic.v:58)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:513)
[EFX-0011 VERI-WARNING] port 'O_Wr_Full' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:339)
[EFX-0011 VERI-WARNING] expression size 28 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:134)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 4 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1197)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\DdrData.v:77)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\DdrData.v:76)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\DdrData.v:91)
[EFX-0011 VERI-WARNING] expression size 28 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:496)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 4 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1197)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 32 for port 'ARADDR' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\DdrTest.v:653)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 32 for port 'ARADDR' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\DdrTest.v:886)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net 'CfgFirstAddr[31]' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:122)
[EFX-0011 VERI-WARNING] net 'StatiClr' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:410)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][7]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][6]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][5]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][4]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][3]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][2]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][1]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][0]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1253)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1253)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1253)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1253)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1253)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1253)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1253)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1253)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][54]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][53]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][52]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][51]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[2]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[3]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[4]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[5]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[6]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[7]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[8]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[9]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[10]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[11]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[12]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[13]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[14]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[15]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[16]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[17]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[18]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[19]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[20]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[21]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[22]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[23]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[24]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[25]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[26]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[27]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[28]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[29]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[30]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag_inst1_TDO'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:18)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CfgFirstAddr[31]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CfgFirstAddr[30]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CfgFirstAddr[29]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CfgFirstAddr[28]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CfgFirstAddr[27]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CfgFirstAddr[26]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CfgFirstAddr[25]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:122)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Feb 20, 2023 00:49:38
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'DdrTest' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\DdrTest.v:138)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'DdrTestStatic' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\DdrTestStatic.v:58)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:513)
[EFX-0011 VERI-WARNING] port 'O_Wr_Full' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:339)
[EFX-0011 VERI-WARNING] expression size 28 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:134)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 4 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1197)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\DdrData.v:77)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\DdrData.v:76)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\DdrData.v:91)
[EFX-0011 VERI-WARNING] expression size 28 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:496)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 4 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1197)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 32 for port 'ARADDR' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\DdrTest.v:653)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 32 for port 'ARADDR' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\DdrTest.v:886)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net 'CfgFirstAddr[31]' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:122)
[EFX-0011 VERI-WARNING] net 'StatiClr' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:410)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][7]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][6]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][5]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][4]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][3]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][2]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][1]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][0]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1253)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1253)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1253)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1253)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1253)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1253)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1253)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1253)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][54]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][53]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][52]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][51]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[2]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[3]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[4]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[5]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[6]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[7]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[8]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[9]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[10]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[11]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[12]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[13]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[14]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[15]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[16]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[17]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[18]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[19]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[20]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[21]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[22]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[23]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[24]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[25]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[26]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[27]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[28]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[29]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[30]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag_inst1_TDO'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:18)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CfgFirstAddr[31]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CfgFirstAddr[30]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CfgFirstAddr[29]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CfgFirstAddr[28]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CfgFirstAddr[27]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CfgFirstAddr[26]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CfgFirstAddr[25]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:122)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Feb 20, 2023 01:34:03
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'DdrTest' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\DdrTest.v:138)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'DdrTestStatic' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\DdrTestStatic.v:58)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:585)
[EFX-0011 VERI-WARNING] port 'O_Wr_Full' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:339)
[EFX-0011 VERI-WARNING] expression size 28 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:134)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 4 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1197)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\DdrData.v:77)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\DdrData.v:76)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\DdrData.v:91)
[EFX-0011 VERI-WARNING] expression size 28 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:496)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 4 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1197)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 32 for port 'ARADDR' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\DdrTest.v:653)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 32 for port 'ARADDR' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\DdrTest.v:886)

///////////////////////////////////
// Efinity Synthesis Started 
// Feb 20, 2023 01:35:27
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'DdrTest' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\DdrTest.v:138)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'DdrTestStatic' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\DdrTestStatic.v:58)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:585)
[EFX-0011 VERI-WARNING] port 'O_Wr_Full' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:339)
[EFX-0011 VERI-WARNING] expression size 28 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:134)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 4 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1197)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\DdrData.v:77)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\DdrData.v:76)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\DdrData.v:91)
[EFX-0011 VERI-WARNING] expression size 28 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:496)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 4 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1197)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 32 for port 'ARADDR' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\DdrTest.v:653)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 32 for port 'ARADDR' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\DdrTest.v:886)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\memory_checker_axi.v:112)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\memory_checker_axi.v:121)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\memory_checker_axi.v:234)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\memory_checker_axi.v:242)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\memory_checker_axi.v:266)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\memory_checker_axi.v:292)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:499)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:575)
[EFX-0011 VERI-WARNING] net 'CfgFirstAddr[31]' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:122)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_AREADY' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:222)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_WREADY' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:230)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_RID[7]' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:232)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_RDATA[127]' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:233)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_RLAST' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:234)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_RVALID' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:235)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_RRESP[1]' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:237)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_BID[7]' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:239)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_BVALID' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:240)
[EFX-0011 VERI-WARNING] net 'StatiClr' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:410)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][7]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][6]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][5]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][4]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][3]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][2]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][1]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][0]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1253)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1253)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1253)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1253)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1253)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1253)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1253)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1253)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][54]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][53]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][52]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][51]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[2]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[3]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[4]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[5]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[6]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[7]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[8]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[9]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[10]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[11]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[12]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[13]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[14]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[15]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[16]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[17]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[18]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[19]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[20]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[21]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[22]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[23]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[24]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[25]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[26]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[27]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[28]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[29]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[30]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag_inst1_TDO'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:18)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CfgFirstAddr[31]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CfgFirstAddr[30]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CfgFirstAddr[29]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CfgFirstAddr[28]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CfgFirstAddr[27]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CfgFirstAddr[26]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CfgFirstAddr[25]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:122)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Feb 20, 2023 02:11:41
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'DdrTest' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\DdrTest.v:138)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'DdrTestStatic' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\DdrTestStatic.v:58)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:585)
[EFX-0011 VERI-WARNING] port 'O_Wr_Full' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:339)
[EFX-0011 VERI-WARNING] expression size 28 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:134)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 4 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1197)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\DdrData.v:77)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\DdrData.v:76)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\DdrData.v:91)
[EFX-0011 VERI-WARNING] expression size 28 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:496)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 4 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1197)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 32 for port 'ARADDR' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\DdrTest.v:653)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 32 for port 'ARADDR' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\DdrTest.v:886)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\memory_checker_axi.v:112)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\memory_checker_axi.v:121)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\memory_checker_axi.v:234)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\memory_checker_axi.v:242)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\memory_checker_axi.v:266)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\memory_checker_axi.v:292)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:499)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:575)
[EFX-0011 VERI-WARNING] net 'CfgFirstAddr[31]' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:122)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_AREADY' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:222)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_WREADY' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:230)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_RID[7]' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:232)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_RDATA[127]' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:233)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_RLAST' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:234)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_RVALID' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:235)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_RRESP[1]' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:237)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_BID[7]' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:239)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_BVALID' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:240)
[EFX-0011 VERI-WARNING] net 'StatiClr' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:410)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][7]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][6]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][5]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][4]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][3]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][2]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][1]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][0]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1253)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1253)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1253)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1253)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1253)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1253)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1253)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1253)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][54]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][53]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][52]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][51]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[2]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[3]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[4]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[5]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[6]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[7]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[8]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[9]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[10]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[11]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[12]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[13]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[14]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[15]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[16]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[17]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[18]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[19]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[20]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[21]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[22]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[23]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[24]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[25]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[26]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[27]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[28]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[29]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[30]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag_inst1_TDO'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:18)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CfgFirstAddr[31]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CfgFirstAddr[30]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CfgFirstAddr[29]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CfgFirstAddr[28]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CfgFirstAddr[27]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CfgFirstAddr[26]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CfgFirstAddr[25]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:122)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Feb 20, 2023 02:37:41
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'DdrTest' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\DdrTest.v:138)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'DdrTestStatic' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\DdrTestStatic.v:58)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:585)
[EFX-0011 VERI-WARNING] port 'O_Wr_Full' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:339)
[EFX-0011 VERI-WARNING] expression size 28 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:134)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 4 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1197)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\DdrData.v:77)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\DdrData.v:76)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\DdrData.v:91)
[EFX-0011 VERI-WARNING] expression size 28 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:496)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 4 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1197)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 32 for port 'ARADDR' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\DdrTest.v:653)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 32 for port 'ARADDR' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\DdrTest.v:886)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\memory_checker_axi.v:112)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\memory_checker_axi.v:121)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\memory_checker_axi.v:234)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\memory_checker_axi.v:242)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\memory_checker_axi.v:266)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\memory_checker_axi.v:292)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:499)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:575)
[EFX-0011 VERI-WARNING] net 'CfgFirstAddr[31]' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:122)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_AREADY' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:222)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_WREADY' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:230)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_RID[7]' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:232)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_RDATA[127]' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:233)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_RLAST' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:234)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_RVALID' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:235)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_RRESP[1]' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:237)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_BID[7]' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:239)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_BVALID' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:240)
[EFX-0011 VERI-WARNING] net 'StatiClr' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:410)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][7]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][6]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][5]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][4]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][3]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][2]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][1]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][0]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1253)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1253)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1253)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1253)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1253)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1253)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1253)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1253)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][54]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][53]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][52]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][51]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[2]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[3]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[4]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[5]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[6]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[7]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[8]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[9]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[10]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[11]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[12]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[13]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[14]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[15]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[16]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[17]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[18]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[19]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[20]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[21]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[22]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[23]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[24]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[25]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[26]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[27]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[28]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[29]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[30]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag_inst1_TDO'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:18)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CfgFirstAddr[31]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CfgFirstAddr[30]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CfgFirstAddr[29]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CfgFirstAddr[28]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CfgFirstAddr[27]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CfgFirstAddr[26]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CfgFirstAddr[25]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:122)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Feb 20, 2023 02:46:34
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'DdrTest' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\DdrTest.v:138)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'DdrTestStatic' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\DdrTestStatic.v:58)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:585)
[EFX-0011 VERI-WARNING] port 'O_Wr_Full' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:339)
[EFX-0011 VERI-WARNING] expression size 28 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:134)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 4 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1197)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\DdrData.v:77)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\DdrData.v:76)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\DdrData.v:91)
[EFX-0011 VERI-WARNING] expression size 28 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:496)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 4 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1197)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 32 for port 'ARADDR' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\DdrTest.v:653)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 32 for port 'ARADDR' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\DdrTest.v:886)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\memory_checker_axi.v:112)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\memory_checker_axi.v:121)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\memory_checker_axi.v:234)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\memory_checker_axi.v:242)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\memory_checker_axi.v:266)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\memory_checker_axi.v:292)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:499)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:575)
[EFX-0011 VERI-WARNING] net 'CfgFirstAddr[31]' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:122)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_AREADY' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:222)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_WREADY' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:230)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_RID[7]' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:232)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_RDATA[127]' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:233)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_RLAST' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:234)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_RVALID' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:235)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_RRESP[1]' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:237)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_BID[7]' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:239)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_BVALID' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:240)
[EFX-0011 VERI-WARNING] net 'StatiClr' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:410)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][7]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][6]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][5]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][4]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][3]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][2]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][1]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][0]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1253)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1253)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1253)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1253)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1253)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1253)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1253)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1253)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][54]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][53]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][52]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][51]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[2]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[3]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[4]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[5]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[6]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[7]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[8]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[9]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[10]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[11]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[12]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[13]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[14]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[15]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[16]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[17]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[18]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[19]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[20]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[21]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[22]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[23]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[24]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[25]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[26]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[27]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[28]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[29]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[30]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag_inst1_TDO'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:18)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CfgFirstAddr[31]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CfgFirstAddr[30]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CfgFirstAddr[29]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CfgFirstAddr[28]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CfgFirstAddr[27]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CfgFirstAddr[26]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CfgFirstAddr[25]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:122)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Mar 12, 2023 17:26:02
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'DdrTest' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\DdrTest.v:138)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'DdrTestStatic' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\DdrTestStatic.v:58)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:585)
[EFX-0011 VERI-WARNING] port 'O_Wr_Full' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:339)
[EFX-0011 VERI-WARNING] expression size 28 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:134)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 4 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1197)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\DdrData.v:77)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\DdrData.v:76)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\DdrData.v:91)
[EFX-0011 VERI-WARNING] expression size 28 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:496)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 4 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1197)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 32 for port 'ARADDR' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\DdrTest.v:653)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 32 for port 'ARADDR' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\DdrTest.v:886)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\memory_checker_axi.v:112)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\memory_checker_axi.v:121)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\memory_checker_axi.v:234)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\memory_checker_axi.v:242)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\memory_checker_axi.v:266)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\memory_checker_axi.v:292)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:499)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:575)
[EFX-0011 VERI-WARNING] net 'CfgFirstAddr[31]' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:122)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_AREADY' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:222)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_WREADY' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:230)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_RID[7]' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:232)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_RDATA[127]' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:233)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_RLAST' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:234)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_RVALID' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:235)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_RRESP[1]' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:237)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_BID[7]' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:239)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_BVALID' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:240)
[EFX-0011 VERI-WARNING] net 'StatiClr' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:410)

///////////////////////////////////
// Efinity Synthesis Started 
// Mar 12, 2023 17:28:34
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'DdrTest' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\DdrTest.v:138)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'DdrTestStatic' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\DdrTestStatic.v:58)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:585)
[EFX-0011 VERI-WARNING] port 'O_Wr_Full' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:339)
[EFX-0011 VERI-WARNING] expression size 28 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:134)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 4 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1197)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\DdrData.v:77)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\DdrData.v:76)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\DdrData.v:91)
[EFX-0011 VERI-WARNING] expression size 28 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:496)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 4 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1197)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 32 for port 'ARADDR' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\DdrTest.v:653)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 32 for port 'ARADDR' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\DdrTest.v:886)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\memory_checker_axi.v:112)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\memory_checker_axi.v:121)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\memory_checker_axi.v:234)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\memory_checker_axi.v:242)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\memory_checker_axi.v:266)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\memory_checker_axi.v:292)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:499)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:575)
[EFX-0011 VERI-WARNING] net 'CfgFirstAddr[31]' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:122)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_AREADY' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:222)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_WREADY' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:230)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_RID[7]' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:232)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_RDATA[127]' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:233)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_RLAST' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:234)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_RVALID' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:235)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_RRESP[1]' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:237)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_BID[7]' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:239)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_BVALID' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:240)
[EFX-0011 VERI-WARNING] net 'StatiClr' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:410)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][7]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][6]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][5]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][4]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][3]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][2]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][1]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][0]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1253)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1253)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1253)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1253)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1253)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1253)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1253)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1253)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][54]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][53]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][52]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[1][51]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1216)
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[2]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[3]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[4]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[5]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[6]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[7]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[8]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[9]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[10]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[11]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[12]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[13]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[14]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[15]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[16]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[17]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[18]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[19]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[20]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[21]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[22]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[23]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[24]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[25]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[26]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[27]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[28]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[29]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[30]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag_inst1_TDO'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:18)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CfgFirstAddr[31]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CfgFirstAddr[30]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CfgFirstAddr[29]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CfgFirstAddr[28]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CfgFirstAddr[27]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CfgFirstAddr[26]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CfgFirstAddr[25]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\01_Ti60_Soft_DDR3_Axi_demo_v6\efinity_project\source\top_module\example_top.v:122)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 07, 2023 17:31:23
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'DdrTest' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\Source\Dbg_Ddr_Axi\DdrTest.v:138)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'DdrTestStatic' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\Source\Dbg_Ddr_Axi\DdrTestStatic.v:58)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\tmds_decoder.v:49)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\tmds_decoder.v:50)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:379)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:740)

///////////////////////////////////
// Efinity Synthesis Started 
// May 07, 2023 17:32:33
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'DdrTest' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\Source\Dbg_Ddr_Axi\DdrTest.v:138)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'DdrTestStatic' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\Source\Dbg_Ddr_Axi\DdrTestStatic.v:58)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\tmds_decoder.v:49)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\tmds_decoder.v:50)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:379)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:740)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:87)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)

///////////////////////////////////
// Efinity Synthesis Started 
// May 07, 2023 17:35:54
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'DdrTest' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\Source\Dbg_Ddr_Axi\DdrTest.v:138)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'DdrTestStatic' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\Source\Dbg_Ddr_Axi\DdrTestStatic.v:58)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\tmds_decoder.v:49)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\tmds_decoder.v:50)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:379)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:740)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:87)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\frame_bitslip.v:36)

///////////////////////////////////
// Efinity Synthesis Started 
// May 07, 2023 17:36:34
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'DdrTest' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\Source\Dbg_Ddr_Axi\DdrTest.v:138)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'DdrTestStatic' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\Source\Dbg_Ddr_Axi\DdrTestStatic.v:58)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\tmds_decoder.v:49)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\tmds_decoder.v:50)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:379)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:740)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:87)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\frame_bitslip.v:36)

///////////////////////////////////
// Efinity Synthesis Started 
// May 07, 2023 17:41:53
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'DdrTest' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\Source\Dbg_Ddr_Axi\DdrTest.v:138)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'DdrTestStatic' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\Source\Dbg_Ddr_Axi\DdrTestStatic.v:58)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\tmds_decoder.v:49)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\tmds_decoder.v:50)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:379)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:740)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:87)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\tmds_decoder.v:55)
[EFX-0011 VERI-WARNING] port 'O_Wr_Full' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\Source\Dbg_Ddr_Axi\Ram2Axi4.v:339)
[EFX-0011 VERI-WARNING] expression size 28 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\Source\Dbg_Ddr_Axi\Ram2Axi4.v:134)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 4 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1197)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\Source\Dbg_Ddr_Axi\DdrData.v:77)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\Source\Dbg_Ddr_Axi\DdrData.v:76)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\Source\Dbg_Ddr_Axi\DdrData.v:91)
[EFX-0011 VERI-WARNING] expression size 28 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\Source\Dbg_Ddr_Axi\Ram2Axi4.v:496)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 4 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1197)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 32 for port 'ARADDR' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\Source\Dbg_Ddr_Axi\DdrTest.v:653)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 32 for port 'ARADDR' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\Source\Dbg_Ddr_Axi\DdrTest.v:886)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\Source\memory_checker_axi.v:112)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\Source\memory_checker_axi.v:121)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\Source\memory_checker_axi.v:234)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\Source\memory_checker_axi.v:242)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\Source\memory_checker_axi.v:266)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\Source\memory_checker_axi.v:292)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:654)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:730)
[EFX-0011 VERI-WARNING] net 'CfgFirstAddr[31]' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:161)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_AREADY' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:261)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_WREADY' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:269)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_RID[7]' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:271)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_RDATA[127]' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:272)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_RLAST' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:273)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_RVALID' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:274)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_RRESP[1]' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:276)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_BID[7]' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:278)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_BVALID' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:279)
[EFX-0011 VERI-WARNING] net 'hdmi_tx_fast_clk' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:362)
[EFX-0011 VERI-WARNING] net 'rst_n' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:363)
[EFX-0011 VERI-WARNING] net 'hdmi_rx_ref_clk' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:411)
[EFX-0011 VERI-WARNING] net 'StatiClr' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:565)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[0]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[1]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[2]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[3]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[4]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[5]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[6]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[7]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[8]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[9]=1).
[EFX-0200 WARNING] Removing redundant signal : dataout_h[2]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:13)
[EFX-0200 WARNING] Removing redundant signal : dataout_h[1]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:13)
[EFX-0200 WARNING] Removing redundant signal : dataout_h[0]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:13)
[EFX-0200 WARNING] Removing redundant signal : dataout_l[2]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:14)
[EFX-0200 WARNING] Removing redundant signal : dataout_l[1]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:14)
[EFX-0200 WARNING] Removing redundant signal : dataout_l[0]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:14)
[EFX-0200 WARNING] Removing redundant signal : clk_h. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:15)
[EFX-0200 WARNING] Removing redundant signal : clk_l. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:16)
[EFX-0200 WARNING] Removing redundant signal : i[31]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\tmds_decoder.v:55)
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[2]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[3]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[4]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[5]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[6]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[7]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[8]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[9]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[10]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[11]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[12]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[13]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[14]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[15]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[16]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[17]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[18]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[19]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[20]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[21]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[22]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[23]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[24]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[25]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[26]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[27]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[28]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[29]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[30]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag_inst1_TDO'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:18)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CfgFirstAddr[31]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:161)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CfgFirstAddr[30]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:161)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CfgFirstAddr[29]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:161)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CfgFirstAddr[28]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:161)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CfgFirstAddr[27]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:161)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CfgFirstAddr[26]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:161)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_slow_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d0_RX_DATA[9] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d0_RX_DATA[8] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d0_RX_DATA[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d0_RX_DATA[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d0_RX_DATA[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d0_RX_DATA[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d0_RX_DATA[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d0_RX_DATA[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d0_RX_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d0_RX_DATA[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d1_RX_DATA[9] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d1_RX_DATA[8] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d1_RX_DATA[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d1_RX_DATA[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d1_RX_DATA[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d1_RX_DATA[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d1_RX_DATA[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d1_RX_DATA[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d1_RX_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d1_RX_DATA[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d2_RX_DATA[9] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d2_RX_DATA[8] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d2_RX_DATA[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d2_RX_DATA[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d2_RX_DATA[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d2_RX_DATA[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d2_RX_DATA[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d2_RX_DATA[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d2_RX_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d2_RX_DATA[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_pll_LOCKED is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port HDMI_5V_N is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 07, 2023 17:50:50
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'DdrTest' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\Source\Dbg_Ddr_Axi\DdrTest.v:138)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'DdrTestStatic' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\Source\Dbg_Ddr_Axi\DdrTestStatic.v:58)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\tmds_decoder.v:49)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\tmds_decoder.v:50)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:379)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:740)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:87)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\tmds_decoder.v:55)
[EFX-0011 VERI-WARNING] port 'O_Wr_Full' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\Source\Dbg_Ddr_Axi\Ram2Axi4.v:339)
[EFX-0011 VERI-WARNING] expression size 28 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\Source\Dbg_Ddr_Axi\Ram2Axi4.v:134)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 4 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1197)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\Source\Dbg_Ddr_Axi\DdrData.v:77)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\Source\Dbg_Ddr_Axi\DdrData.v:76)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\Source\Dbg_Ddr_Axi\DdrData.v:91)
[EFX-0011 VERI-WARNING] expression size 28 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\Source\Dbg_Ddr_Axi\Ram2Axi4.v:496)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 4 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1197)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 32 for port 'ARADDR' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\Source\Dbg_Ddr_Axi\DdrTest.v:653)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 32 for port 'ARADDR' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\Source\Dbg_Ddr_Axi\DdrTest.v:886)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\Source\memory_checker_axi.v:112)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\Source\memory_checker_axi.v:121)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\Source\memory_checker_axi.v:234)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\Source\memory_checker_axi.v:242)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\Source\memory_checker_axi.v:266)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\Source\memory_checker_axi.v:292)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:654)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:730)
[EFX-0011 VERI-WARNING] net 'CfgFirstAddr[31]' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:161)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_AREADY' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:261)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_WREADY' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:269)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_RID[7]' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:271)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_RDATA[127]' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:272)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_RLAST' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:273)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_RVALID' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:274)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_RRESP[1]' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:276)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_BID[7]' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:278)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_BVALID' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:279)
[EFX-0011 VERI-WARNING] net 'hdmi_tx_fast_clk' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:362)
[EFX-0011 VERI-WARNING] net 'hdmi_rx_ref_clk' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:411)
[EFX-0011 VERI-WARNING] net 'StatiClr' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:565)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[0]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[1]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[2]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[3]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[4]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[5]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[6]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[7]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[8]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[9]=1).
[EFX-0200 WARNING] Removing redundant signal : dataout_h[2]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:13)
[EFX-0200 WARNING] Removing redundant signal : dataout_h[1]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:13)
[EFX-0200 WARNING] Removing redundant signal : dataout_h[0]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:13)
[EFX-0200 WARNING] Removing redundant signal : dataout_l[2]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:14)
[EFX-0200 WARNING] Removing redundant signal : dataout_l[1]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:14)
[EFX-0200 WARNING] Removing redundant signal : dataout_l[0]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:14)
[EFX-0200 WARNING] Removing redundant signal : clk_h. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:15)
[EFX-0200 WARNING] Removing redundant signal : clk_l. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:16)
[EFX-0200 WARNING] Removing redundant signal : i[31]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\tmds_decoder.v:55)
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[2]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[3]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[4]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[5]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[6]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[7]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[8]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[9]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[10]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[11]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[12]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[13]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[14]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[15]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[16]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[17]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[18]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[19]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[20]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[21]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[22]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[23]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[24]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[25]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[26]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[27]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[28]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[29]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[30]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag_inst1_TDO'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:18)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CfgFirstAddr[31]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:161)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CfgFirstAddr[30]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:161)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CfgFirstAddr[29]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:161)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CfgFirstAddr[28]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:161)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CfgFirstAddr[27]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:161)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CfgFirstAddr[26]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:161)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_slow_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d0_RX_DATA[9] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d0_RX_DATA[8] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d0_RX_DATA[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d0_RX_DATA[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d0_RX_DATA[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d0_RX_DATA[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d0_RX_DATA[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d0_RX_DATA[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d0_RX_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d0_RX_DATA[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d1_RX_DATA[9] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d1_RX_DATA[8] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d1_RX_DATA[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d1_RX_DATA[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d1_RX_DATA[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d1_RX_DATA[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d1_RX_DATA[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d1_RX_DATA[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d1_RX_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d1_RX_DATA[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d2_RX_DATA[9] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d2_RX_DATA[8] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d2_RX_DATA[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d2_RX_DATA[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d2_RX_DATA[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d2_RX_DATA[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d2_RX_DATA[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d2_RX_DATA[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d2_RX_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d2_RX_DATA[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_pll_LOCKED is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 07, 2023 18:03:11
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'DdrTest' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\Source\Dbg_Ddr_Axi\DdrTest.v:138)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'DdrTestStatic' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\Source\Dbg_Ddr_Axi\DdrTestStatic.v:58)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\tmds_decoder.v:49)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\tmds_decoder.v:50)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:379)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:740)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:87)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\tmds_decoder.v:55)
[EFX-0011 VERI-WARNING] port 'O_Wr_Full' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\Source\Dbg_Ddr_Axi\Ram2Axi4.v:339)
[EFX-0011 VERI-WARNING] expression size 28 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\Source\Dbg_Ddr_Axi\Ram2Axi4.v:134)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 4 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1197)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\Source\Dbg_Ddr_Axi\DdrData.v:77)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\Source\Dbg_Ddr_Axi\DdrData.v:76)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\Source\Dbg_Ddr_Axi\DdrData.v:91)
[EFX-0011 VERI-WARNING] expression size 28 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\Source\Dbg_Ddr_Axi\Ram2Axi4.v:496)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 4 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1197)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 32 for port 'ARADDR' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\Source\Dbg_Ddr_Axi\DdrTest.v:653)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 32 for port 'ARADDR' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\Source\Dbg_Ddr_Axi\DdrTest.v:886)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\Source\memory_checker_axi.v:112)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\Source\memory_checker_axi.v:121)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\Source\memory_checker_axi.v:234)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\Source\memory_checker_axi.v:242)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\Source\memory_checker_axi.v:266)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\Source\memory_checker_axi.v:292)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:654)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:730)
[EFX-0011 VERI-WARNING] net 'CfgFirstAddr[31]' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:161)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_AREADY' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:261)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_WREADY' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:269)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_RID[7]' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:271)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_RDATA[127]' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:272)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_RLAST' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:273)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_RVALID' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:274)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_RRESP[1]' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:276)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_BID[7]' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:278)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_BVALID' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:279)
[EFX-0011 VERI-WARNING] net 'hdmi_tx_fast_clk' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:362)
[EFX-0011 VERI-WARNING] net 'hdmi_rx_ref_clk' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:411)
[EFX-0011 VERI-WARNING] net 'StatiClr' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:565)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[0]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[1]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[2]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[3]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[4]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[5]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[6]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[7]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[8]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[9]=1).
[EFX-0200 WARNING] Removing redundant signal : dataout_h[2]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:13)
[EFX-0200 WARNING] Removing redundant signal : dataout_h[1]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:13)
[EFX-0200 WARNING] Removing redundant signal : dataout_h[0]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:13)
[EFX-0200 WARNING] Removing redundant signal : dataout_l[2]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:14)
[EFX-0200 WARNING] Removing redundant signal : dataout_l[1]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:14)
[EFX-0200 WARNING] Removing redundant signal : dataout_l[0]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:14)
[EFX-0200 WARNING] Removing redundant signal : clk_h. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:15)
[EFX-0200 WARNING] Removing redundant signal : clk_l. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:16)
[EFX-0200 WARNING] Removing redundant signal : i[31]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\tmds_decoder.v:55)
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[2]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[3]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[4]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[5]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[6]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[7]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[8]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[9]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[10]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[11]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[12]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[13]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[14]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[15]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[16]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[17]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[18]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[19]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[20]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[21]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[22]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[23]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[24]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[25]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[26]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[27]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[28]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[29]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[30]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag_inst1_TDO'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:18)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CfgFirstAddr[31]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:161)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CfgFirstAddr[30]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:161)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CfgFirstAddr[29]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:161)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CfgFirstAddr[28]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:161)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CfgFirstAddr[27]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:161)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CfgFirstAddr[26]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:161)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_slow_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d0_RX_DATA[9] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d0_RX_DATA[8] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d0_RX_DATA[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d0_RX_DATA[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d0_RX_DATA[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d0_RX_DATA[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d0_RX_DATA[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d0_RX_DATA[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d0_RX_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d0_RX_DATA[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d1_RX_DATA[9] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d1_RX_DATA[8] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d1_RX_DATA[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d1_RX_DATA[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d1_RX_DATA[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d1_RX_DATA[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d1_RX_DATA[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d1_RX_DATA[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d1_RX_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d1_RX_DATA[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d2_RX_DATA[9] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d2_RX_DATA[8] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d2_RX_DATA[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d2_RX_DATA[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d2_RX_DATA[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d2_RX_DATA[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d2_RX_DATA[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d2_RX_DATA[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d2_RX_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_d2_RX_DATA[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_pll_LOCKED is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 07, 2023 23:07:21
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'DdrTest' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\Source\Dbg_Ddr_Axi\DdrTest.v:138)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'DdrTestStatic' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\Source\Dbg_Ddr_Axi\DdrTestStatic.v:58)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\tmds_decoder.v:49)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\tmds_decoder.v:50)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:378)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:739)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:87)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\tmds_decoder.v:55)
[EFX-0011 VERI-WARNING] port 'O_Wr_Full' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\Source\Dbg_Ddr_Axi\Ram2Axi4.v:339)
[EFX-0011 VERI-WARNING] expression size 28 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\Source\Dbg_Ddr_Axi\Ram2Axi4.v:134)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 4 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1197)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\Source\Dbg_Ddr_Axi\DdrData.v:77)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\Source\Dbg_Ddr_Axi\DdrData.v:76)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\Source\Dbg_Ddr_Axi\DdrData.v:91)
[EFX-0011 VERI-WARNING] expression size 28 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\Source\Dbg_Ddr_Axi\Ram2Axi4.v:496)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 4 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\Source\Dbg_Ddr_Axi\Ram2Axi4.v:1197)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 32 for port 'ARADDR' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\Source\Dbg_Ddr_Axi\DdrTest.v:653)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 32 for port 'ARADDR' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\Source\Dbg_Ddr_Axi\DdrTest.v:886)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\Source\memory_checker_axi.v:112)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\Source\memory_checker_axi.v:121)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\Source\memory_checker_axi.v:234)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\Source\memory_checker_axi.v:242)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\Source\memory_checker_axi.v:266)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\Source\memory_checker_axi.v:292)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:653)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:729)
[EFX-0011 VERI-WARNING] net 'CfgFirstAddr[31]' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:162)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_AREADY' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:262)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_WREADY' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:270)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_RID[7]' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:272)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_RDATA[127]' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:273)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_RLAST' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:274)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_RVALID' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:275)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_RRESP[1]' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:277)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_BID[7]' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:279)
[EFX-0011 VERI-WARNING] net 'DdrCtrl_BVALID' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:280)
[EFX-0011 VERI-WARNING] net 'hdmi_rx_ref_clk' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:410)
[EFX-0011 VERI-WARNING] net 'StatiClr' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:564)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[0]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[1]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[2]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[3]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[4]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[5]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[6]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[7]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[8]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[9]=1).
[EFX-0200 WARNING] Removing redundant signal : dataout_h[2]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:13)
[EFX-0200 WARNING] Removing redundant signal : dataout_h[1]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:13)
[EFX-0200 WARNING] Removing redundant signal : dataout_h[0]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:13)
[EFX-0200 WARNING] Removing redundant signal : dataout_l[2]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:14)
[EFX-0200 WARNING] Removing redundant signal : dataout_l[1]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:14)
[EFX-0200 WARNING] Removing redundant signal : dataout_l[0]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:14)
[EFX-0200 WARNING] Removing redundant signal : clk_h. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:15)
[EFX-0200 WARNING] Removing redundant signal : clk_l. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:16)
[EFX-0200 WARNING] Removing redundant signal : i[31]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\hdmi_in\tmds_decoder.v:55)
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[2]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[3]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[4]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[5]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[6]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[7]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[8]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[9]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[10]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[11]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[12]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[13]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[14]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[15]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[16]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[17]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[18]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[19]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[20]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[21]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[22]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[23]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[24]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[25]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[26]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[27]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[28]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[29]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[30]=0).
[EFX-0266 WARNING] Module Instance 'U2_Axi4FullDeplex_0' input pin tied to constant (ARADDR[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag_inst1_TDO'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:18)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CfgFirstAddr[31]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CfgFirstAddr[30]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CfgFirstAddr[29]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CfgFirstAddr[28]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CfgFirstAddr[27]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CfgFirstAddr[26]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\02_Ti60F225_SoftDdr3_demo\01_Ti60_Soft_DDR3_Axi_demo_v6_v3\efinity_project\source\top_module\example_top.v:162)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_pll_LOCKED is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 08, 2023 08:38:09
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'DdrTest' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\Dbg_Ddr_Axi\DdrTest.v:138)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'DdrTestStatic' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\Dbg_Ddr_Axi\DdrTestStatic.v:58)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:49)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:50)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:250)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:449)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:87)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:55)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:112)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:121)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:234)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:242)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:266)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:292)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:363)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:439)
[EFX-0011 VERI-WARNING] net 'hdmi_rx_ref_clk' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:282)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[0]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[1]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[2]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[3]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[4]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[5]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[6]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[7]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[8]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[9]=1).
[EFX-0200 WARNING] Removing redundant signal : dataout_h[2]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:13)
[EFX-0200 WARNING] Removing redundant signal : dataout_h[1]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:13)
[EFX-0200 WARNING] Removing redundant signal : dataout_h[0]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:13)
[EFX-0200 WARNING] Removing redundant signal : dataout_l[2]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:14)
[EFX-0200 WARNING] Removing redundant signal : dataout_l[1]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:14)
[EFX-0200 WARNING] Removing redundant signal : dataout_l[0]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:14)
[EFX-0200 WARNING] Removing redundant signal : clk_h. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:15)
[EFX-0200 WARNING] Removing redundant signal : clk_l. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:16)
[EFX-0200 WARNING] Removing redundant signal : i[31]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:55)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag_inst1_TDO'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:18)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'hdmi_rx_ref_clk'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:282)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SCL_OUT'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:54)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SCL_OE'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:55)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SDA_OUT'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:56)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_pll_LOCKED is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 08, 2023 09:38:05
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'DdrTest' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\Dbg_Ddr_Axi\DdrTest.v:138)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'DdrTestStatic' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\Dbg_Ddr_Axi\DdrTestStatic.v:58)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:49)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:50)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:251)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:450)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:87)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:55)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:112)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:121)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:234)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:242)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:266)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:292)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:364)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:440)
[EFX-0011 VERI-WARNING] net 'hdmi_rx_ref_clk' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:283)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[0]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[1]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[2]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[3]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[4]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[5]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[6]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[7]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[8]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[9]=1).
[EFX-0200 WARNING] Removing redundant signal : dataout_h[2]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:13)
[EFX-0200 WARNING] Removing redundant signal : dataout_h[1]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:13)
[EFX-0200 WARNING] Removing redundant signal : dataout_h[0]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:13)
[EFX-0200 WARNING] Removing redundant signal : dataout_l[2]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:14)
[EFX-0200 WARNING] Removing redundant signal : dataout_l[1]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:14)
[EFX-0200 WARNING] Removing redundant signal : dataout_l[0]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:14)
[EFX-0200 WARNING] Removing redundant signal : clk_h. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:15)
[EFX-0200 WARNING] Removing redundant signal : clk_l. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:16)
[EFX-0200 WARNING] Removing redundant signal : i[31]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:55)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag_inst1_TDO'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:18)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'hdmi_rx_ref_clk'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:283)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SCL_OUT'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:54)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SCL_OE'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:55)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SDA_OUT'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:56)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_pll_LOCKED is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 08, 2023 11:13:16
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'DdrTest' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\Dbg_Ddr_Axi\DdrTest.v:138)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'DdrTestStatic' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\Dbg_Ddr_Axi\DdrTestStatic.v:58)

///////////////////////////////////
// Efinity Synthesis Started 
// May 08, 2023 11:14:01
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'DdrTest' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\Dbg_Ddr_Axi\DdrTest.v:138)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'DdrTestStatic' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\Dbg_Ddr_Axi\DdrTestStatic.v:58)

///////////////////////////////////
// Efinity Synthesis Started 
// May 08, 2023 11:14:31
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'DdrTest' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\Dbg_Ddr_Axi\DdrTest.v:138)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'DdrTestStatic' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\Dbg_Ddr_Axi\DdrTestStatic.v:58)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:49)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:50)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:255)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:455)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:87)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:55)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:112)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:121)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:234)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:242)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:266)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:292)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:369)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:445)
[EFX-0011 VERI-WARNING] net 'hdmi_rx_ref_clk' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:287)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[0]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[1]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[2]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[3]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[4]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[5]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[6]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[7]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[8]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[9]=1).
[EFX-0200 WARNING] Removing redundant signal : dataout_h[2]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:13)
[EFX-0200 WARNING] Removing redundant signal : dataout_h[1]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:13)
[EFX-0200 WARNING] Removing redundant signal : dataout_h[0]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:13)
[EFX-0200 WARNING] Removing redundant signal : dataout_l[2]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:14)
[EFX-0200 WARNING] Removing redundant signal : dataout_l[1]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:14)
[EFX-0200 WARNING] Removing redundant signal : dataout_l[0]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:14)
[EFX-0200 WARNING] Removing redundant signal : clk_h. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:15)
[EFX-0200 WARNING] Removing redundant signal : clk_l. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:16)
[EFX-0200 WARNING] Removing redundant signal : i[31]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:55)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag_inst1_TDO'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:18)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'hdmi_rx_ref_clk'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:287)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SCL_OUT'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:54)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SCL_OE'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:55)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SDA_OUT'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:56)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_pll_LOCKED is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 08, 2023 12:11:59
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'DdrTest' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\Dbg_Ddr_Axi\DdrTest.v:138)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'DdrTestStatic' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\Dbg_Ddr_Axi\DdrTestStatic.v:58)

///////////////////////////////////
// Efinity Synthesis Started 
// May 08, 2023 12:16:52
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'DdrTest' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\Dbg_Ddr_Axi\DdrTest.v:138)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'DdrTestStatic' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\Dbg_Ddr_Axi\DdrTestStatic.v:58)

///////////////////////////////////
// Efinity Synthesis Started 
// May 08, 2023 12:17:53
///////////////////////////////////

[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'DdrTest' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\Dbg_Ddr_Axi\DdrTest.v:138)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'DdrTestStatic' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\Dbg_Ddr_Axi\DdrTestStatic.v:58)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:49)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:50)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:47)

///////////////////////////////////
// Efinity Synthesis Started 
// May 08, 2023 12:23:45
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:49)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:50)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:310)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:510)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:87)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:55)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:112)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:121)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:234)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:242)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:266)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:292)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:424)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:500)

///////////////////////////////////
// Efinity Synthesis Started 
// May 08, 2023 12:24:25
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:49)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:50)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:310)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:510)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:87)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:55)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:112)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:121)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:234)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:242)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:266)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:292)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:424)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:500)

///////////////////////////////////
// Efinity Synthesis Started 
// May 08, 2023 12:25:18
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:49)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:50)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:310)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:510)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:87)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:55)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:112)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:121)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:234)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:242)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:266)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:292)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:424)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:500)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:158)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:219)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'vin' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:531)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'vout' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:537)

///////////////////////////////////
// Efinity Synthesis Started 
// May 08, 2023 12:26:13
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:49)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:50)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:310)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:510)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:87)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:55)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:112)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:121)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:234)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:242)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:266)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:292)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:424)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:500)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:158)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:219)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:144)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'vin' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:531)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'vout' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:537)

///////////////////////////////////
// Efinity Synthesis Started 
// May 08, 2023 13:20:29
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:49)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:50)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:310)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:510)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:87)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:55)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:112)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:121)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:234)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:242)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:266)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:292)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:424)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:500)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:158)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:219)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:144)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'vin' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:531)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'vout' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:537)

///////////////////////////////////
// Efinity Synthesis Started 
// May 08, 2023 13:21:28
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:49)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:50)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:310)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:510)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:87)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:55)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:112)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:121)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:234)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:242)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:266)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:292)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:424)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:500)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:158)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:219)
[EFX-0011 VERI-WARNING] expression size 256 truncated to fit in target size 128 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\vid_rx_align.v:92)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:101)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:144)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'vin' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:531)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'vout' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:537)

///////////////////////////////////
// Efinity Synthesis Started 
// May 08, 2023 13:26:36
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:49)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:50)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:310)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:510)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:87)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:55)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:112)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:121)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:234)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:242)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:266)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:292)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:424)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:500)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:158)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:219)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:101)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:144)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'vin' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:531)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'vout' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:537)

///////////////////////////////////
// Efinity Synthesis Started 
// May 08, 2023 13:27:29
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:49)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:50)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:310)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:510)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:87)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:55)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:112)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:121)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:234)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:242)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:266)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:292)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:424)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:500)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:158)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:219)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:101)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:144)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'vin' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:531)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'vout' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:537)

///////////////////////////////////
// Efinity Synthesis Started 
// May 08, 2023 13:28:12
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:49)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:50)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:310)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:510)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:87)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:55)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:112)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:121)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:234)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:242)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:266)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:292)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:424)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:500)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:158)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:219)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:129)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:101)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:120)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 256 for port 'WrData' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:122)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 256 for port 'RdData' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:128)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:210)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:211)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:144)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:423)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:193)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:232)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:233)
[EFX-0011 VERI-WARNING] actual bit length 256 differs from formal bit length 128 for port 'RamRdData' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:341)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:414)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'vin' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:531)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'vout' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:537)

///////////////////////////////////
// Efinity Synthesis Started 
// May 08, 2023 13:28:55
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:49)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:50)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:310)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:510)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:87)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:55)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:112)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:121)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:234)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:242)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:266)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:292)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:424)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:500)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:158)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:219)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:129)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:101)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:120)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 256 for port 'WrData' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:122)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 256 for port 'RdData' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:128)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:210)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:211)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:144)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:423)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:583)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:193)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:232)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:233)
[EFX-0011 VERI-WARNING] actual bit length 256 differs from formal bit length 128 for port 'RamRdData' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:341)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:414)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'vin' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:531)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'vout' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:537)

///////////////////////////////////
// Efinity Synthesis Started 
// May 08, 2023 13:29:38
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:49)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:50)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:310)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:510)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:87)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:55)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:112)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:121)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:234)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:242)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:266)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:292)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:424)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:500)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:158)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:219)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:129)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:101)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:120)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 256 for port 'WrData' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:122)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 256 for port 'RdData' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:128)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:210)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:211)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:144)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:423)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:583)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:193)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:232)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:233)
[EFX-0011 VERI-WARNING] actual bit length 256 differs from formal bit length 128 for port 'RamRdData' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:341)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:414)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'vin' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:531)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'vout' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:537)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:606)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:626)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:655)

///////////////////////////////////
// Efinity Synthesis Started 
// May 08, 2023 13:35:07
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:49)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:50)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:310)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:510)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:87)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:55)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:112)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:121)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:234)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:242)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:266)
[EFX-0011 VERI-WARNING] system function call 'urandom' is not supported (VERI-1141) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\Source\memory_checker_axi.v:292)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:424)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:500)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:158)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:219)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:129)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:101)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:120)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 256 for port 'WrData' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:122)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 256 for port 'RdData' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:128)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:210)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:211)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:144)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:423)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:583)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:193)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:232)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:233)
[EFX-0011 VERI-WARNING] actual bit length 256 differs from formal bit length 128 for port 'RamRdData' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:341)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:414)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'vin' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:531)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'vout' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:537)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:606)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:626)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:655)

///////////////////////////////////
// Efinity Synthesis Started 
// May 08, 2023 13:36:35
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:49)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:50)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:310)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:510)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:87)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:55)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:500)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:158)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:219)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:129)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:101)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:120)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 256 for port 'WrData' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:122)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 256 for port 'RdData' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:128)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:210)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:211)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:144)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:423)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:583)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:193)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:232)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:233)
[EFX-0011 VERI-WARNING] actual bit length 256 differs from formal bit length 128 for port 'RamRdData' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:341)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:414)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'vin' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:531)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'vout' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:537)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:606)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:626)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:655)
[EFX-0011 VERI-WARNING] net 'hdmi_rx_ref_clk' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:342)
[EFX-0011 VERI-WARNING] net 'CLK_148P5M' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:527)
[EFX-0011 VERI-WARNING] net 'sw0_vs' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:529)
[EFX-0011 VERI-WARNING] net 'sw0_de' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:530)
[EFX-0011 VERI-WARNING] net 'sw0_vout' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:531)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:539)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:540)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[0]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[1]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[2]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[3]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[4]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[5]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[6]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[7]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[8]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[9]=1).
[EFX-0200 WARNING] Removing redundant signal : dataout_h[2]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:13)
[EFX-0200 WARNING] Removing redundant signal : dataout_h[1]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:13)
[EFX-0200 WARNING] Removing redundant signal : dataout_h[0]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:13)
[EFX-0200 WARNING] Removing redundant signal : dataout_l[2]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:14)
[EFX-0200 WARNING] Removing redundant signal : dataout_l[1]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:14)
[EFX-0200 WARNING] Removing redundant signal : dataout_l[0]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:14)
[EFX-0200 WARNING] Removing redundant signal : clk_h. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:15)
[EFX-0200 WARNING] Removing redundant signal : clk_l. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:16)
[EFX-0200 WARNING] Removing redundant signal : i[31]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:55)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag_inst1_TDO'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:18)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'hdmi_rx_ref_clk'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:342)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CLK_148P5M'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:527)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'sw0_vs'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:529)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'sw0_de'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:530)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'sw0_vout'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:531)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'Axi0Clk'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:539)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/FifoBuff__D$d12'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\DC_FIFO.v:208)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/FifoBuff__D$e12'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\DC_FIFO.v:208)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/FifoBuff__D$f12'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\DC_FIFO.v:208)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/FifoBuff__D$g12'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\DC_FIFO.v:208)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/FifoBuff__D$h12'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\DC_FIFO.v:208)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/FifoBuff__D$i12'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\DC_FIFO.v:208)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/FifoBuff__D$j12'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\DC_FIFO.v:208)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/FifoBuff__D$k12'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\DC_FIFO.v:208)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/FifoBuff__D$l12'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\DC_FIFO.v:208)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/FifoBuff__D$m12'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\DC_FIFO.v:208)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/FifoBuff__D$q12'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\DC_FIFO.v:208)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/FifoBuff__D$r12'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\DC_FIFO.v:208)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/FifoBuff__D$s12'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\DC_FIFO.v:208)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/FifoBuff__D$t12'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\DC_FIFO.v:208)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/FifoBuff__D$u12'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\DC_FIFO.v:208)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/FifoBuff__D$2'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\DC_FIFO.v:208)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/FifoBuff__D$12'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\DC_FIFO.v:208)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/FifoBuff__D$b12'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\DC_FIFO.v:208)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/FifoBuff__D$c12'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\DC_FIFO.v:208)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/FifoBuff__D$y12'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\DC_FIFO.v:208)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/FifoBuff__D$z12'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\DC_FIFO.v:208)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/FifoBuff__D$n12'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\DC_FIFO.v:208)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/FifoBuff__D$o12'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\DC_FIFO.v:208)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/FifoBuff__D$p12'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\DC_FIFO.v:208)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/FifoBuff__D$w12'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\DC_FIFO.v:208)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/FifoBuff__D$x12'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\DC_FIFO.v:208)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/FifoBuff__D$v12'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\DC_FIFO.v:208)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_pll_LOCKED is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 08, 2023 13:58:21
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:49)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:50)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:317)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:522)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:87)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:55)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:512)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:158)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:219)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:129)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:101)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:120)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 256 for port 'WrData' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:122)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 256 for port 'RdData' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:128)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:210)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:211)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:144)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:423)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:583)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:193)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:232)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:233)
[EFX-0011 VERI-WARNING] actual bit length 256 differs from formal bit length 128 for port 'RamRdData' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:341)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:414)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 32 for port 'vin' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:543)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 32 for port 'vout' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:549)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:618)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:638)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:667)
[EFX-0011 VERI-WARNING] net 'hdmi_rx_ref_clk' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:349)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:610)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:611)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[0]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[1]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[2]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[3]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[4]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[5]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[6]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[7]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[8]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[9]=1).
[EFX-0200 WARNING] Removing redundant signal : dataout_h[2]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:13)
[EFX-0200 WARNING] Removing redundant signal : dataout_h[1]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:13)
[EFX-0200 WARNING] Removing redundant signal : dataout_h[0]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:13)
[EFX-0200 WARNING] Removing redundant signal : dataout_l[2]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:14)
[EFX-0200 WARNING] Removing redundant signal : dataout_l[1]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:14)
[EFX-0200 WARNING] Removing redundant signal : dataout_l[0]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:14)
[EFX-0200 WARNING] Removing redundant signal : clk_h. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:15)
[EFX-0200 WARNING] Removing redundant signal : clk_l. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:16)
[EFX-0200 WARNING] Removing redundant signal : i[31]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:55)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag_inst1_TDO'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:18)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'hdmi_rx_ref_clk'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:349)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'Axi0Clk'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:610)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'axi0_rst_n'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:611)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SCL_OUT'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:54)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SCL_OE'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:55)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SDA_OUT'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:56)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_pll_LOCKED is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 08, 2023 14:18:04
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:49)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:50)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:368)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:525)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:55)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:87)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:515)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:158)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:219)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:129)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:101)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:120)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 256 for port 'WrData' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:122)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 256 for port 'RdData' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:128)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:210)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:211)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:144)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:423)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:583)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:193)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:232)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:233)
[EFX-0011 VERI-WARNING] actual bit length 256 differs from formal bit length 128 for port 'RamRdData' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:341)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:414)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 16 for port 'vin' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:546)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 16 for port 'vout' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:552)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:621)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:641)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:670)
[EFX-0011 VERI-WARNING] net 'hdmi_rx_ref_clk' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:316)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:613)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:614)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0200 WARNING] Removing redundant signal : i[31]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[19]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[18]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[17]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[16]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[15]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[14]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[13]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[12]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:55)
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[0]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[1]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[2]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[3]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[4]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[5]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[6]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[7]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[8]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[9]=1).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag_inst1_TDO'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:18)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'hdmi_rx_ref_clk'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:316)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'Axi0Clk'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:613)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'axi0_rst_n'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:614)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SCL_OUT'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:54)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SCL_OE'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:55)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SDA_OUT'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:56)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_pll_LOCKED is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 08, 2023 14:46:44
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:49)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:50)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:47)

///////////////////////////////////
// Efinity Synthesis Started 
// May 08, 2023 14:47:30
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:49)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:50)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:47)

///////////////////////////////////
// Efinity Synthesis Started 
// May 08, 2023 14:48:06
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:49)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:50)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:368)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:525)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:55)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:87)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:515)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:160)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:221)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:129)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:101)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:120)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 256 for port 'WrData' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:122)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 256 for port 'RdData' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:128)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:210)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:211)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:146)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:423)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:583)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:193)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:232)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:233)
[EFX-0011 VERI-WARNING] actual bit length 256 differs from formal bit length 128 for port 'RamRdData' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:341)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:414)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:211)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 16 for port 'vin' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:547)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 16 for port 'vout' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:553)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:622)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:642)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:671)
[EFX-0011 VERI-WARNING] net 'hdmi_rx_ref_clk' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:316)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:614)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:615)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0200 WARNING] Removing redundant signal : i[31]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[19]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[18]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[17]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[16]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[15]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[14]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[13]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[12]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:55)
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[0]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[1]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[2]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[3]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[4]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[5]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[6]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[7]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[8]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[9]=1).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag_inst1_TDO'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:18)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'hdmi_rx_ref_clk'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:316)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'Axi0Clk'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:614)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'axi0_rst_n'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:615)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SCL_OUT'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:54)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SCL_OE'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:55)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SDA_OUT'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:56)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_pll_LOCKED is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 08, 2023 15:22:50
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:49)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:50)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] concatenation with an unsized literal will be treated as 32 bits (VERI-1320) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:539)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:368)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:525)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:55)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:87)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:515)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:160)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:222)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:129)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:101)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:120)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 256 for port 'WrData' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:122)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 256 for port 'RdData' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:128)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:210)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:211)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:146)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:425)
[EFX-0011 VERI-WARNING] concatenation with an unsized literal will be treated as 32 bits (VERI-1320) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:539)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:585)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:195)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:234)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:235)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:416)
[EFX-0011 VERI-WARNING] expression size 624 truncated to fit in target size 128 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:539)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:212)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 16 for port 'vin' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:547)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 16 for port 'vout' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:553)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:622)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:642)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:671)
[EFX-0011 VERI-WARNING] net 'hdmi_rx_ref_clk' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:316)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:614)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:615)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0200 WARNING] Removing redundant signal : i[31]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[19]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[18]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[17]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[16]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[15]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[14]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[13]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[12]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:55)
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[0]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[1]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[2]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[3]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[4]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[5]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[6]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[7]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[8]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[9]=1).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag_inst1_TDO'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:18)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'hdmi_rx_ref_clk'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:316)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'Axi0Clk'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:614)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'axi0_rst_n'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:615)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SCL_OUT'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:54)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SCL_OE'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:55)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SDA_OUT'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:56)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_pll_LOCKED is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 08, 2023 18:21:57
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:49)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:50)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:47)

///////////////////////////////////
// Efinity Synthesis Started 
// May 08, 2023 18:24:17
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:49)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:50)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:47)

///////////////////////////////////
// Efinity Synthesis Started 
// May 08, 2023 18:25:58
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:49)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:50)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] concatenation with an unsized literal will be treated as 32 bits (VERI-1320) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:539)

///////////////////////////////////
// Efinity Synthesis Started 
// May 08, 2023 18:26:55
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:49)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:50)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] concatenation with an unsized literal will be treated as 32 bits (VERI-1320) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:539)

///////////////////////////////////
// Efinity Synthesis Started 
// May 08, 2023 18:27:32
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:49)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:50)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] concatenation with an unsized literal will be treated as 32 bits (VERI-1320) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:539)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:368)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:525)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:55)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:87)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:515)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:160)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:222)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:135)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:107)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:126)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 256 for port 'WrData' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:128)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 256 for port 'RdData' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:134)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:184)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:219)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:220)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:146)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:425)
[EFX-0011 VERI-WARNING] concatenation with an unsized literal will be treated as 32 bits (VERI-1320) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:539)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:585)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:195)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:234)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:235)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:416)
[EFX-0011 VERI-WARNING] expression size 624 truncated to fit in target size 128 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:539)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:212)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 16 for port 'vin' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:547)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 16 for port 'vout' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:553)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:622)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:642)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:671)
[EFX-0011 VERI-WARNING] net 'hdmi_rx_ref_clk' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:316)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:614)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:615)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0200 WARNING] Removing redundant signal : i[31]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[19]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[18]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[17]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[16]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[15]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[14]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[13]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[12]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:55)
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[0]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[1]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[2]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[3]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[4]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[5]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[6]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[7]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[8]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[9]=1).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag_inst1_TDO'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:18)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'hdmi_rx_ref_clk'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:316)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'Axi0Clk'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:614)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'axi0_rst_n'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:615)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SCL_OUT'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:54)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SCL_OE'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:55)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SDA_OUT'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:56)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_pll_LOCKED is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 08, 2023 18:44:40
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:49)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:50)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] concatenation with an unsized literal will be treated as 32 bits (VERI-1320) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:539)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:368)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:525)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:55)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:87)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:515)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:160)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:222)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:135)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:107)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:126)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 256 for port 'WrData' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:128)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 256 for port 'RdData' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:134)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:184)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:189)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:190)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:146)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:425)
[EFX-0011 VERI-WARNING] concatenation with an unsized literal will be treated as 32 bits (VERI-1320) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:539)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:585)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:195)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:234)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:235)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:416)
[EFX-0011 VERI-WARNING] expression size 624 truncated to fit in target size 128 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:539)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:212)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 16 for port 'vin' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:547)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 16 for port 'vout' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:553)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:622)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:642)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:671)
[EFX-0011 VERI-WARNING] net 'hdmi_rx_ref_clk' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:316)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:614)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:615)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0200 WARNING] Removing redundant signal : i[31]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[19]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[18]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[17]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[16]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[15]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[14]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[13]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[12]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:55)
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[0]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[1]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[2]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[3]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[4]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[5]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[6]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[7]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[8]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[9]=1).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag_inst1_TDO'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:18)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'hdmi_rx_ref_clk'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:316)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'Axi0Clk'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:614)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'axi0_rst_n'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:615)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SCL_OUT'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:54)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SCL_OE'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:55)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SDA_OUT'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:56)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_pll_LOCKED is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 08, 2023 18:49:53
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:49)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:50)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] concatenation with an unsized literal will be treated as 32 bits (VERI-1320) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:553)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:368)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:525)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:55)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:87)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:515)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:160)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:222)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:135)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:107)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:126)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 256 for port 'WrData' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:128)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 256 for port 'RdData' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:134)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:184)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:189)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:190)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:146)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] concatenation with an unsized literal will be treated as 32 bits (VERI-1320) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:553)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] expression size 624 truncated to fit in target size 128 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:553)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:212)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 16 for port 'vin' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:547)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 16 for port 'vout' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:553)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:622)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:642)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:671)
[EFX-0011 VERI-WARNING] net 'hdmi_rx_ref_clk' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:316)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:614)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:615)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0200 WARNING] Removing redundant signal : i[31]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[19]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[18]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[17]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[16]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[15]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[14]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[13]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[12]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:55)
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[0]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[1]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[2]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[3]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[4]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[5]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[6]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[7]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[8]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[9]=1).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag_inst1_TDO'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:18)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'hdmi_rx_ref_clk'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:316)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'Axi0Clk'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:614)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'axi0_rst_n'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:615)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SCL_OUT'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:54)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SCL_OE'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:55)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SDA_OUT'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:56)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_pll_LOCKED is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 08, 2023 20:19:37
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:49)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:50)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] concatenation with an unsized literal will be treated as 32 bits (VERI-1320) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:553)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:368)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:525)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:55)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:87)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:515)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] concatenation with an unsized literal will be treated as 32 bits (VERI-1320) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:553)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] expression size 624 truncated to fit in target size 128 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:553)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 16 for port 'vin' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:547)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 16 for port 'vout' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:553)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:622)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:642)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:671)
[EFX-0011 VERI-WARNING] net 'hdmi_rx_ref_clk' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:316)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:614)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:615)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0200 WARNING] Removing redundant signal : i[31]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[19]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[18]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[17]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[16]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[15]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[14]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[13]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[12]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:55)
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[0]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[1]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[2]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[3]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[4]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[5]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[6]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[7]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[8]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[9]=1).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag_inst1_TDO'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:18)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'hdmi_rx_ref_clk'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:316)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'Axi0Clk'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:614)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'axi0_rst_n'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:615)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SCL_OUT'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:54)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SCL_OE'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:55)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SDA_OUT'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:56)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_pll_LOCKED is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 08, 2023 20:36:39
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:49)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:50)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] concatenation with an unsized literal will be treated as 32 bits (VERI-1320) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:553)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:368)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:525)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:55)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:87)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:515)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] concatenation with an unsized literal will be treated as 32 bits (VERI-1320) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:553)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] expression size 624 truncated to fit in target size 128 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:553)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 16 for port 'vin' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:547)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 16 for port 'vout' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:553)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:622)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:642)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:671)
[EFX-0011 VERI-WARNING] net 'hdmi_rx_ref_clk' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:316)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:614)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:615)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0200 WARNING] Removing redundant signal : i[31]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[19]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[18]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[17]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[16]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[15]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[14]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[13]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[12]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:55)
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[0]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[1]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[2]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[3]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[4]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[5]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[6]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[7]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[8]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[9]=1).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag_inst1_TDO'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:18)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'hdmi_rx_ref_clk'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:316)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'Axi0Clk'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:614)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'axi0_rst_n'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:615)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SCL_OUT'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:54)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SCL_OE'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:55)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SDA_OUT'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:56)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_pll_LOCKED is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 08, 2023 21:55:27
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:49)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:50)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] concatenation with an unsized literal will be treated as 32 bits (VERI-1320) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:553)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:343)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:500)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:55)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:87)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:490)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] concatenation with an unsized literal will be treated as 32 bits (VERI-1320) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:553)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] expression size 624 truncated to fit in target size 128 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:553)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 16 for port 'vin' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:522)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 16 for port 'vout' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:528)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:597)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:617)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:646)
[EFX-0011 VERI-WARNING] net 'hdmi_rx_ref_clk' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:291)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:589)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:590)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0200 WARNING] Removing redundant signal : i[31]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[19]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[18]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[17]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[16]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[15]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[14]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[13]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[12]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:55)
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[0]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[1]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[2]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[3]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[4]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[5]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[6]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[7]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[8]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[9]=1).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag_inst1_TDO'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:18)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'hdmi_rx_ref_clk'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:291)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'Axi0Clk'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:589)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'axi0_rst_n'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:590)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SCL_OUT'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:54)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SCL_OE'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:55)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SDA_OUT'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:56)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_pll_LOCKED is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 08, 2023 23:04:27
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:49)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:50)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] concatenation with an unsized literal will be treated as 32 bits (VERI-1320) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:553)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:343)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:500)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:55)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:87)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:490)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] concatenation with an unsized literal will be treated as 32 bits (VERI-1320) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:553)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] expression size 624 truncated to fit in target size 128 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:553)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 16 for port 'vin' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:522)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 16 for port 'vout' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:528)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:597)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:617)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:646)
[EFX-0011 VERI-WARNING] net 'hdmi_rx_ref_clk' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:291)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:589)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:590)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0200 WARNING] Removing redundant signal : i[31]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[19]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[18]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[17]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[16]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[15]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[14]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[13]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[12]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:55)
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[0]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[1]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[2]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[3]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[4]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[5]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[6]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[7]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[8]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[9]=1).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag_inst1_TDO'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:18)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'hdmi_rx_ref_clk'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:291)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'Axi0Clk'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:589)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'axi0_rst_n'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:590)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SCL_OUT'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:54)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SCL_OE'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:55)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SDA_OUT'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:56)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_pll_LOCKED is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 08, 2023 23:33:58
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:49)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:50)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] concatenation with an unsized literal will be treated as 32 bits (VERI-1320) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:553)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:343)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:500)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:55)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:87)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:490)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] concatenation with an unsized literal will be treated as 32 bits (VERI-1320) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:553)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] expression size 624 truncated to fit in target size 128 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:553)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 16 for port 'vin' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:522)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 16 for port 'vout' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:528)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:597)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:617)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:646)
[EFX-0011 VERI-WARNING] net 'hdmi_rx_ref_clk' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:291)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:589)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:590)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0200 WARNING] Removing redundant signal : i[31]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[19]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[18]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[17]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[16]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[15]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[14]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[13]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[12]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:55)
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[0]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[1]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[2]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[3]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[4]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[5]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[6]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[7]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[8]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[9]=1).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag_inst1_TDO'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:18)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'hdmi_rx_ref_clk'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:291)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'Axi0Clk'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:589)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'axi0_rst_n'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:590)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SCL_OUT'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:54)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SCL_OE'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:55)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SDA_OUT'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:56)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_pll_LOCKED is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 08, 2023 23:40:14
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:49)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:50)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:343)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:500)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:55)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:87)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:490)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 16 for port 'vin' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:522)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 16 for port 'vout' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:528)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:597)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:617)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:646)
[EFX-0011 VERI-WARNING] net 'hdmi_rx_ref_clk' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:291)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:589)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:590)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0200 WARNING] Removing redundant signal : i[31]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[19]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[18]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[17]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[16]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[15]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[14]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[13]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[12]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:55)
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[0]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[1]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[2]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[3]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[4]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[5]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[6]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[7]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[8]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[9]=1).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag_inst1_TDO'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:18)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'hdmi_rx_ref_clk'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:291)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'Axi0Clk'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:589)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'axi0_rst_n'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:590)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SCL_OUT'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:54)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SCL_OE'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:55)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SDA_OUT'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:56)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_pll_LOCKED is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 08, 2023 23:55:39
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:49)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:50)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:344)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:501)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:55)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:87)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:491)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 30 truncated to fit in target size 28 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 30 truncated to fit in target size 28 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:598)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:618)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:647)
[EFX-0011 VERI-WARNING] net 'hdmi_rx_ref_clk' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:292)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:590)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:591)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0200 WARNING] Removing redundant signal : i[31]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[19]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[18]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[17]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[16]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[15]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[14]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[13]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[12]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:55)
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[0]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[1]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[2]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[3]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[4]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[5]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[6]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[7]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[8]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[9]=1).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag_inst1_TDO'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:18)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'hdmi_rx_ref_clk'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:292)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'Axi0Clk'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:590)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'axi0_rst_n'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:591)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SCL_OUT'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:54)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SCL_OE'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:55)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SDA_OUT'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:56)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_pll_LOCKED is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 09, 2023 00:14:19
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:49)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:50)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:344)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:501)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:55)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:87)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:491)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 16 for port 'vin' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:523)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 16 for port 'vout' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:529)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:598)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:618)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:647)
[EFX-0011 VERI-WARNING] net 'hdmi_rx_ref_clk' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:292)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:590)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:591)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0200 WARNING] Removing redundant signal : i[31]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[19]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[18]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[17]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[16]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[15]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[14]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[13]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[12]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:55)
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[0]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[1]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[2]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[3]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[4]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[5]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[6]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[7]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[8]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[9]=1).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag_inst1_TDO'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:18)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'hdmi_rx_ref_clk'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:292)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'Axi0Clk'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:590)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'axi0_rst_n'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:591)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SCL_OUT'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:54)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SCL_OE'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:55)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SDA_OUT'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:56)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_pll_LOCKED is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 09, 2023 09:20:15
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// May 09, 2023 09:20:54
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:49)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:50)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_v_sync' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\yuv_2rgb\yuv422_2_ycbcr444.v:50)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_h_sync' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\yuv_2rgb\yuv422_2_ycbcr444.v:51)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_de' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\yuv_2rgb\yuv422_2_ycbcr444.v:52)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'y_out' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\yuv_2rgb\yuv422_2_ycbcr444.v:60)

///////////////////////////////////
// Efinity Synthesis Started 
// May 09, 2023 09:22:11
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:49)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:50)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_v_sync' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\yuv_2rgb\yuv422_2_ycbcr444.v:50)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_h_sync' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\yuv_2rgb\yuv422_2_ycbcr444.v:51)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_de' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\yuv_2rgb\yuv422_2_ycbcr444.v:52)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'y_out' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\yuv_2rgb\yuv422_2_ycbcr444.v:60)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_v_sync' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:52)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_h_sync' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:53)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_de' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:54)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'y_out' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:62)

///////////////////////////////////
// Efinity Synthesis Started 
// May 09, 2023 09:23:57
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:49)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:50)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_v_sync' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:52)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_h_sync' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:53)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_de' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:54)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'y_out' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:62)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:369)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:526)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:55)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:87)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:516)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:553)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'y_out' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:580)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'cb_out' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:581)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'cr_out' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:582)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'i_y_8b' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:591)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'i_cb_8b' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:592)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'i_cr_8b' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:593)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:697)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:717)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:746)
[EFX-0011 VERI-WARNING] net 'hdmi_rx_ref_clk' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:317)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:689)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:690)
[EFX-0011 VERI-WARNING] input port 'line_end' remains unconnected for this instance (VDB-1053) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:553)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0200 WARNING] Removing redundant signal : i[31]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[19]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[18]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[17]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[16]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[15]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[14]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[13]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[12]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:55)
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[0]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[1]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[2]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[3]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[4]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[5]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[6]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[7]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[8]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[9]=1).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i48.line_end'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:553)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag_inst1_TDO'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:18)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'hdmi_rx_ref_clk'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:317)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'Axi0Clk'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:689)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'axi0_rst_n'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:690)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SCL_OUT'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:54)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SCL_OE'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:55)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_pll_LOCKED is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 09, 2023 09:55:36
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:49)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:50)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_v_sync' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:52)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_h_sync' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:53)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_de' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:54)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'y_out' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:62)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:369)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:526)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:55)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:87)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:516)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:553)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:697)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:717)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:746)
[EFX-0011 VERI-WARNING] net 'hdmi_rx_ref_clk' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:317)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:689)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:690)
[EFX-0011 VERI-WARNING] input port 'line_end' remains unconnected for this instance (VDB-1053) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:553)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0200 WARNING] Removing redundant signal : i[31]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[19]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[18]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[17]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[16]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[15]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[14]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[13]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[12]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\hdmi_in\tmds_decoder.v:55)
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[0]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[1]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[2]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[3]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[4]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[5]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[6]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[7]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[8]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[9]=1).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i48.line_end'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:553)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag_inst1_TDO'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:18)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'hdmi_rx_ref_clk'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:317)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'Axi0Clk'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:689)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'axi0_rst_n'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:690)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SCL_OUT'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:54)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SCL_OE'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60_Soft_DDR3_Axi_demo_v3\efinity_project\source\top_module\example_top.v:55)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_pll_LOCKED is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 09, 2023 23:54:59
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\hdmi_in\tmds_decoder.v:49)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\hdmi_in\tmds_decoder.v:50)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\hdmi_in\decoder.v:47)

///////////////////////////////////
// Efinity Synthesis Started 
// May 09, 2023 23:55:47
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\hdmi_in\tmds_decoder.v:49)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\hdmi_in\tmds_decoder.v:50)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\hdmi_in\decoder.v:47)

///////////////////////////////////
// Efinity Synthesis Started 
// May 09, 2023 23:56:38
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\hdmi_in\tmds_decoder.v:49)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\hdmi_in\tmds_decoder.v:50)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\hdmi_in\decoder.v:47)

///////////////////////////////////
// Efinity Synthesis Started 
// May 09, 2023 23:57:16
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\hdmi_in\tmds_decoder.v:49)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\hdmi_in\tmds_decoder.v:50)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_v_sync' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:52)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_h_sync' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:53)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_de' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:54)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'y_out' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:62)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\top_module\example_top.v:369)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\top_module\example_top.v:526)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\hdmi_in\tmds_decoder.v:55)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:87)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\top_module\example_top.v:516)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\top_module\example_top.v:553)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\frame_buffer\frame_buffer.v:143)

///////////////////////////////////
// Efinity Synthesis Started 
// May 09, 2023 23:57:47
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\hdmi_in\tmds_decoder.v:49)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\hdmi_in\tmds_decoder.v:50)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_v_sync' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:52)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_h_sync' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:53)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_de' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:54)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'y_out' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:62)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\top_module\example_top.v:369)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\top_module\example_top.v:526)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\hdmi_in\tmds_decoder.v:55)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:87)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\top_module\example_top.v:516)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\top_module\example_top.v:553)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\top_module\example_top.v:697)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\top_module\example_top.v:717)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\top_module\example_top.v:746)
[EFX-0011 VERI-WARNING] net 'hdmi_rx_ref_clk' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\top_module\example_top.v:317)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\top_module\example_top.v:689)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\top_module\example_top.v:690)
[EFX-0011 VERI-WARNING] input port 'line_end' remains unconnected for this instance (VDB-1053) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\top_module\example_top.v:553)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0200 WARNING] Removing redundant signal : i[31]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[19]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[18]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[17]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[16]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[15]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[14]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[13]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[12]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\hdmi_in\tmds_decoder.v:55)
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[0]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[1]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[2]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[3]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[4]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[5]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[6]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[7]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[8]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[9]=1).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i48.line_end'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\top_module\example_top.v:553)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag_inst1_TDO'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\top_module\example_top.v:18)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'hdmi_rx_ref_clk'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\top_module\example_top.v:317)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'Axi0Clk'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\top_module\example_top.v:689)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'axi0_rst_n'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\top_module\example_top.v:690)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SCL_OUT'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\top_module\example_top.v:54)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SCL_OE'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v4\efinity_project\source\top_module\example_top.v:55)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_pll_LOCKED is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 10, 2023 11:10:15
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// May 10, 2023 11:11:01
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\hdmi_in\tmds_decoder.v:49)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\hdmi_in\tmds_decoder.v:50)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_v_sync' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:52)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_h_sync' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:53)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_de' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:54)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'y_out' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:62)
[EFX-0011 VERI-WARNING] root scope declaration is not allowed in Verilog 95/2K mode (VERI-1791) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\uart\fifo_w8_inst.v:12)

///////////////////////////////////
// Efinity Synthesis Started 
// May 10, 2023 11:17:06
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\hdmi_in\tmds_decoder.v:49)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\hdmi_in\tmds_decoder.v:50)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_v_sync' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:52)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_h_sync' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:53)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_de' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:54)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'y_out' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:62)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\top_module\example_top.v:374)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\top_module\example_top.v:531)
[EFX-0011 VERI-WARNING] port 'packet_end' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\top_module\example_top.v:816)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\hdmi_in\tmds_decoder.v:55)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:87)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\top_module\example_top.v:521)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\top_module\example_top.v:558)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\top_module\example_top.v:702)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\top_module\example_top.v:722)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\top_module\example_top.v:751)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\uart\uart_rx.v:64)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\uart\uart_rx.v:102)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\uart\uart_rx.v:104)
[EFX-0011 VERI-WARNING] net 'frame_error_r[1]' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\uart\uart_rx.v:182)
[EFX-0011 VERI-WARNING] actual bit length 10 differs from formal bit length 32 for port 'ctrl_time' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\top_module\example_top.v:812)
[EFX-0011 VERI-WARNING] net 'hdmi_rx_ref_clk' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\top_module\example_top.v:322)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\top_module\example_top.v:694)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\top_module\example_top.v:695)
[EFX-0011 VERI-WARNING] input port 'line_end' remains unconnected for this instance (VDB-1053) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\top_module\example_top.v:558)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0200 WARNING] Removing redundant signal : i[31]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[19]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[18]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[17]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[16]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[15]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[14]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[13]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[12]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\hdmi_in\tmds_decoder.v:55)
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[0]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[1]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[2]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[3]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[4]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[5]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[6]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[7]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[8]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[9]=1).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i48.line_end'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\top_module\example_top.v:558)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag_inst1_TDO'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\top_module\example_top.v:18)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'hdmi_rx_ref_clk'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\top_module\example_top.v:322)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'Axi0Clk'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\top_module\example_top.v:694)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'axi0_rst_n'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\top_module\example_top.v:695)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SCL_OUT'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\top_module\example_top.v:54)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SCL_OE'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5\efinity_project\source\top_module\example_top.v:55)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_pll_LOCKED is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Jul 22, 2023 16:31:16
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\tmds_decoder.v:49)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\tmds_decoder.v:50)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_v_sync' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:52)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_h_sync' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:53)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_de' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:54)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'y_out' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:62)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:374)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:531)
[EFX-0011 VERI-WARNING] port 'packet_end' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:816)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\tmds_decoder.v:55)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:87)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:521)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:558)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:702)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:722)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:751)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\uart\uart_rx.v:64)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\uart\uart_rx.v:102)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\uart\uart_rx.v:104)
[EFX-0011 VERI-WARNING] net 'frame_error_r[1]' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\uart\uart_rx.v:182)
[EFX-0011 VERI-WARNING] actual bit length 10 differs from formal bit length 32 for port 'ctrl_time' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:812)
[EFX-0011 VERI-WARNING] net 'hdmi_rx_ref_clk' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:322)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:694)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:695)
[EFX-0011 VERI-WARNING] input port 'line_end' remains unconnected for this instance (VDB-1053) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:558)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0200 WARNING] Removing redundant signal : i[31]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[19]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[18]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[17]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[16]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[15]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[14]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[13]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[12]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\tmds_decoder.v:55)
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[0]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[1]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[2]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[3]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[4]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[5]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[6]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[7]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[8]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[9]=1).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i48.line_end'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:558)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag_inst1_TDO'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:18)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'hdmi_rx_ref_clk'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:322)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'Axi0Clk'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:694)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'axi0_rst_n'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:695)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SCL_OUT'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:54)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SCL_OE'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:55)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_pll_LOCKED is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Jul 22, 2023 16:41:38
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\tmds_decoder.v:49)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\tmds_decoder.v:50)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_v_sync' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:52)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_h_sync' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:53)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_de' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:54)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'y_out' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:62)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:374)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:531)
[EFX-0011 VERI-WARNING] port 'packet_end' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:816)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\tmds_decoder.v:55)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:87)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:521)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:558)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:702)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:722)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:751)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\uart\uart_rx.v:64)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\uart\uart_rx.v:102)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\uart\uart_rx.v:104)
[EFX-0011 VERI-WARNING] net 'frame_error_r[1]' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\uart\uart_rx.v:182)
[EFX-0011 VERI-WARNING] actual bit length 10 differs from formal bit length 32 for port 'ctrl_time' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:812)
[EFX-0011 VERI-WARNING] net 'hdmi_rx_ref_clk' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:322)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:694)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:695)
[EFX-0011 VERI-WARNING] input port 'line_end' remains unconnected for this instance (VDB-1053) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:558)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0200 WARNING] Removing redundant signal : i[31]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[19]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[18]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[17]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[16]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[15]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[14]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[13]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[12]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\tmds_decoder.v:55)
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[0]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[1]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[2]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[3]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[4]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[5]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[6]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[7]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[8]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[9]=1).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i48.line_end'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:558)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag_inst1_TDO'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:18)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'hdmi_rx_ref_clk'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:322)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'Axi0Clk'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:694)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'axi0_rst_n'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:695)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SCL_OUT'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:54)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SCL_OE'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:55)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_pll_LOCKED is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Jul 22, 2023 17:58:18
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\tmds_decoder.v:49)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\tmds_decoder.v:50)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_v_sync' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:52)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_h_sync' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:53)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_de' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:54)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'y_out' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:62)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:374)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:531)
[EFX-0011 VERI-WARNING] port 'packet_end' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:816)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\tmds_decoder.v:55)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:87)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:521)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:558)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:702)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:722)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:751)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\uart\uart_rx.v:64)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\uart\uart_rx.v:102)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\uart\uart_rx.v:104)
[EFX-0011 VERI-WARNING] net 'frame_error_r[1]' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\uart\uart_rx.v:182)
[EFX-0011 VERI-WARNING] actual bit length 10 differs from formal bit length 32 for port 'ctrl_time' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:812)
[EFX-0011 VERI-WARNING] net 'hdmi_rx_ref_clk' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:322)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:694)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:695)
[EFX-0011 VERI-WARNING] input port 'line_end' remains unconnected for this instance (VDB-1053) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:558)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : scl_o. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:10)
[EFX-0200 WARNING] Removing redundant signal : scl_oe. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:11)
[EFX-0200 WARNING] Removing redundant signal : sda_o. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:13)
[EFX-0200 WARNING] Removing redundant signal : edid_sda_oe. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:26)
[EFX-0200 WARNING] Removing redundant signal : i2c_sda_in. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:27)
[EFX-0200 WARNING] Removing redundant signal : pblank_begin. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\phasealign_v1.v:27)
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : refclk. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\tmds_decoder.v:29)
[EFX-0200 WARNING] Removing redundant signal : prst. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\tmds_decoder.v:30)
[EFX-0200 WARNING] Removing redundant signal : peyesize[4]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\tmds_decoder.v:41)
[EFX-0200 WARNING] Removing redundant signal : peyesize[3]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\tmds_decoder.v:41)
[EFX-0200 WARNING] Removing redundant signal : peyesize[2]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\tmds_decoder.v:41)
[EFX-0200 WARNING] Removing redundant signal : peyesize[1]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\tmds_decoder.v:41)
[EFX-0200 WARNING] Removing redundant signal : peyesize[0]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\tmds_decoder.v:41)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\tmds_decoder.v:55)
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[0]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[1]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[2]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[3]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[4]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[5]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[6]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[7]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[8]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[9]=1).
[EFX-0200 WARNING] Removing redundant signal : dataout_h[2]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:13)
[EFX-0200 WARNING] Removing redundant signal : dataout_h[1]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:13)
[EFX-0200 WARNING] Removing redundant signal : dataout_h[0]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:13)
[EFX-0200 WARNING] Removing redundant signal : dataout_l[2]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:14)
[EFX-0200 WARNING] Removing redundant signal : dataout_l[1]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:14)
[EFX-0200 WARNING] Removing redundant signal : dataout_l[0]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:14)
[EFX-0200 WARNING] Removing redundant signal : clk_h. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:15)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i48.line_end'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:558)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag_inst1_TDO'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:18)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'hdmi_rx_ref_clk'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:322)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'Axi0Clk'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:694)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'axi0_rst_n'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:695)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SCL_OUT'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:54)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SCL_OE'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:55)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_pll_LOCKED is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Jul 22, 2023 18:31:01
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\tmds_decoder.v:49)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\tmds_decoder.v:50)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_v_sync' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:52)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_h_sync' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:53)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_de' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:54)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'y_out' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:62)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:374)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:531)
[EFX-0011 VERI-WARNING] port 'packet_end' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:816)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\tmds_decoder.v:55)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:87)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:521)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:558)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:702)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:722)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:751)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\uart\uart_rx.v:64)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\uart\uart_rx.v:102)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\uart\uart_rx.v:104)
[EFX-0011 VERI-WARNING] net 'frame_error_r[1]' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\uart\uart_rx.v:182)
[EFX-0011 VERI-WARNING] actual bit length 10 differs from formal bit length 32 for port 'ctrl_time' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:812)
[EFX-0011 VERI-WARNING] net 'hdmi_rx_ref_clk' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:322)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:694)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:695)
[EFX-0011 VERI-WARNING] input port 'line_end' remains unconnected for this instance (VDB-1053) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:558)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : scl_o. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:10)
[EFX-0200 WARNING] Removing redundant signal : scl_oe. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:11)
[EFX-0200 WARNING] Removing redundant signal : sda_o. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:13)
[EFX-0200 WARNING] Removing redundant signal : edid_sda_oe. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:26)
[EFX-0200 WARNING] Removing redundant signal : i2c_sda_in. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:27)
[EFX-0200 WARNING] Removing redundant signal : pblank_begin. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\phasealign_v1.v:27)
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : refclk. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\tmds_decoder.v:29)
[EFX-0200 WARNING] Removing redundant signal : prst. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\tmds_decoder.v:30)
[EFX-0200 WARNING] Removing redundant signal : peyesize[4]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\tmds_decoder.v:41)
[EFX-0200 WARNING] Removing redundant signal : peyesize[3]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\tmds_decoder.v:41)
[EFX-0200 WARNING] Removing redundant signal : peyesize[2]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\tmds_decoder.v:41)
[EFX-0200 WARNING] Removing redundant signal : peyesize[1]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\tmds_decoder.v:41)
[EFX-0200 WARNING] Removing redundant signal : peyesize[0]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\tmds_decoder.v:41)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\tmds_decoder.v:55)
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[0]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[1]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[2]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[3]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[4]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[5]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[6]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[7]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[8]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[9]=1).
[EFX-0200 WARNING] Removing redundant signal : dataout_h[2]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:13)
[EFX-0200 WARNING] Removing redundant signal : dataout_h[1]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:13)
[EFX-0200 WARNING] Removing redundant signal : dataout_h[0]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:13)
[EFX-0200 WARNING] Removing redundant signal : dataout_l[2]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:14)
[EFX-0200 WARNING] Removing redundant signal : dataout_l[1]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:14)
[EFX-0200 WARNING] Removing redundant signal : dataout_l[0]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:14)
[EFX-0200 WARNING] Removing redundant signal : clk_h. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:15)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i48.line_end'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:558)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag_inst1_TDO'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:18)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'hdmi_rx_ref_clk'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:322)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'Axi0Clk'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:694)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'axi0_rst_n'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:695)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SCL_OUT'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:54)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SCL_OE'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:55)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_pll_LOCKED is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Jul 22, 2023 19:07:40
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Jul 22, 2023 19:10:30
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\tmds_decoder.v:49)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\tmds_decoder.v:50)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_v_sync' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:52)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_h_sync' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:53)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_de' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:54)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'y_out' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:62)

///////////////////////////////////
// Efinity Synthesis Started 
// Jul 22, 2023 19:18:13
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_v_sync' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:52)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_h_sync' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:53)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_de' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:54)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'y_out' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:62)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:349)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:387)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:544)
[EFX-0011 VERI-WARNING] port 'packet_end' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:829)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:87)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:534)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:571)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:715)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:735)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:764)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\uart\uart_rx.v:64)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\uart\uart_rx.v:102)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\uart\uart_rx.v:104)
[EFX-0011 VERI-WARNING] net 'frame_error_r[1]' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\uart\uart_rx.v:182)
[EFX-0011 VERI-WARNING] actual bit length 10 differs from formal bit length 32 for port 'ctrl_time' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:825)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:707)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:708)
[EFX-0011 VERI-WARNING] input port 'clk_200m' is not connected on this instance (VDB-1013) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:334)
[EFX-0011 VERI-WARNING] input port 'line_end' remains unconnected for this instance (VDB-1053) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:571)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : scl_o. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:10)
[EFX-0200 WARNING] Removing redundant signal : scl_oe. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:11)
[EFX-0200 WARNING] Removing redundant signal : sda_o. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:13)
[EFX-0200 WARNING] Removing redundant signal : edid_sda_oe. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:26)
[EFX-0200 WARNING] Removing redundant signal : i2c_sda_in. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:27)
[EFX-0200 WARNING] Removing redundant signal : pblank_begin. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\phasealign_v1.v:27)
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : prst. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\tmds_decoder.v:28)
[EFX-0200 WARNING] Removing redundant signal : peyesize[4]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[3]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[2]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[1]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[0]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0200 WARNING] Removing redundant signal : clk_200m. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\dvi_decoder.v:23)
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[0]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[1]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[2]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[3]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[4]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[5]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[6]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[7]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[8]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[9]=1).
[EFX-0200 WARNING] Removing redundant signal : dataout_h[2]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:13)
[EFX-0200 WARNING] Removing redundant signal : dataout_h[1]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:13)
[EFX-0200 WARNING] Removing redundant signal : dataout_h[0]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:13)
[EFX-0200 WARNING] Removing redundant signal : dataout_l[2]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:14)
[EFX-0200 WARNING] Removing redundant signal : dataout_l[1]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:14)
[EFX-0200 WARNING] Removing redundant signal : dataout_l[0]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:14)
[EFX-0200 WARNING] Removing redundant signal : clk_h. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:15)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_dvi_decoder.clk_200m'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:334)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i39.line_end'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:571)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag_inst1_TDO'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:18)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'Axi0Clk'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:707)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'axi0_rst_n'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:708)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SCL_OUT'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:54)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SCL_OE'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:55)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Jul 22, 2023 19:49:00
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_v_sync' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:52)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_h_sync' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:53)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_de' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:54)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'y_out' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:62)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:349)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:387)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:544)
[EFX-0011 VERI-WARNING] port 'packet_end' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:829)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:87)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:534)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:571)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:715)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:735)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:764)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\uart\uart_rx.v:64)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\uart\uart_rx.v:102)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\uart\uart_rx.v:104)
[EFX-0011 VERI-WARNING] net 'frame_error_r[1]' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\uart\uart_rx.v:182)
[EFX-0011 VERI-WARNING] actual bit length 10 differs from formal bit length 32 for port 'ctrl_time' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:825)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:707)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:708)
[EFX-0011 VERI-WARNING] input port 'clk_200m' is not connected on this instance (VDB-1013) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:334)
[EFX-0011 VERI-WARNING] input port 'line_end' remains unconnected for this instance (VDB-1053) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:571)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : scl_o. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:10)
[EFX-0200 WARNING] Removing redundant signal : scl_oe. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:11)
[EFX-0200 WARNING] Removing redundant signal : sda_o. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:13)
[EFX-0200 WARNING] Removing redundant signal : edid_sda_oe. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:26)
[EFX-0200 WARNING] Removing redundant signal : i2c_sda_in. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:27)
[EFX-0200 WARNING] Removing redundant signal : pblank_begin. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\phasealign_v1.v:27)
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : prst. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\tmds_decoder.v:28)
[EFX-0200 WARNING] Removing redundant signal : peyesize[4]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[3]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[2]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[1]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[0]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0200 WARNING] Removing redundant signal : clk_200m. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_in\dvi_decoder.v:23)
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[0]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[1]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[2]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[3]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[4]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[5]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[6]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[7]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[8]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[9]=1).
[EFX-0200 WARNING] Removing redundant signal : dataout_h[2]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:13)
[EFX-0200 WARNING] Removing redundant signal : dataout_h[1]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:13)
[EFX-0200 WARNING] Removing redundant signal : dataout_h[0]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:13)
[EFX-0200 WARNING] Removing redundant signal : dataout_l[2]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:14)
[EFX-0200 WARNING] Removing redundant signal : dataout_l[1]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:14)
[EFX-0200 WARNING] Removing redundant signal : dataout_l[0]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:14)
[EFX-0200 WARNING] Removing redundant signal : clk_h. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:15)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_dvi_decoder.clk_200m'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:334)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i39.line_end'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:571)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag_inst1_TDO'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:18)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'Axi0Clk'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:707)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'axi0_rst_n'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:708)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SCL_OUT'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:54)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SCL_OE'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_1\efinity_project\source\top_module\example_top.v:55)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Jul 22, 2023 20:26:58
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_v_sync' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:52)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_h_sync' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:53)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_de' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:54)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'y_out' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:62)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\top_module\example_top.v:349)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\top_module\example_top.v:387)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\top_module\example_top.v:544)
[EFX-0011 VERI-WARNING] port 'packet_end' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\top_module\example_top.v:829)
[EFX-0011 VERI-WARNING] port 'i_rdata' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\top_module\example_top.v:983)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:87)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\top_module\example_top.v:534)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\top_module\example_top.v:571)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\top_module\example_top.v:715)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\top_module\example_top.v:735)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\top_module\example_top.v:764)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\uart\uart_rx.v:64)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\uart\uart_rx.v:102)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\uart\uart_rx.v:104)
[EFX-0011 VERI-WARNING] net 'frame_error_r[1]' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\uart\uart_rx.v:182)
[EFX-0011 VERI-WARNING] actual bit length 10 differs from formal bit length 32 for port 'ctrl_time' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\top_module\example_top.v:825)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'i_dbg_we' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\top_module\example_top.v:950)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 40 for port 'i_dbg_din' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\top_module\example_top.v:951)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 9 for port 'i_dbg_addr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\top_module\example_top.v:952)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'i_dbg_reconfig' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\top_module\example_top.v:954)
[EFX-0011 VERI-WARNING] net 'w_axi_rdata[31]' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\top_module\example_top.v:852)
[EFX-0011 VERI-WARNING] net 'w_axi_awready' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\top_module\example_top.v:853)
[EFX-0011 VERI-WARNING] net 'w_axi_wready' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\top_module\example_top.v:854)
[EFX-0011 VERI-WARNING] net 'w_axi_arready' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\top_module\example_top.v:855)
[EFX-0011 VERI-WARNING] net 'w_axi_rvalid' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\top_module\example_top.v:856)
[EFX-0011 VERI-WARNING] net 'w_axi_bvalid' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\top_module\example_top.v:857)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\top_module\example_top.v:707)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\top_module\example_top.v:708)
[EFX-0011 VERI-WARNING] net 'i_sysclk_div_2' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\top_module\example_top.v:972)
[EFX-0011 VERI-WARNING] input port 'clk_200m' is not connected on this instance (VDB-1013) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\top_module\example_top.v:334)
[EFX-0011 VERI-WARNING] input port 'line_end' remains unconnected for this instance (VDB-1053) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\top_module\example_top.v:571)
[EFX-0011 VERI-WARNING] input port 'i_rdata[7]' is not connected on this instance (VDB-1013) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\top_module\example_top.v:971)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : scl_o. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:10)
[EFX-0200 WARNING] Removing redundant signal : scl_oe. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:11)
[EFX-0200 WARNING] Removing redundant signal : sda_o. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:13)
[EFX-0200 WARNING] Removing redundant signal : edid_sda_oe. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:26)
[EFX-0200 WARNING] Removing redundant signal : i2c_sda_in. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:27)
[EFX-0200 WARNING] Removing redundant signal : pblank_begin. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_in\phasealign_v1.v:27)
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : prst. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_in\tmds_decoder.v:28)
[EFX-0200 WARNING] Removing redundant signal : peyesize[4]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[3]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[2]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[1]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[0]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0200 WARNING] Removing redundant signal : clk_200m. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_in\dvi_decoder.v:23)
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[0]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[1]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[2]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[3]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[4]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[5]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[6]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[7]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[8]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[9]=1).
[EFX-0200 WARNING] Removing redundant signal : dataout_h[2]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:13)
[EFX-0200 WARNING] Removing redundant signal : dataout_h[1]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:13)
[EFX-0200 WARNING] Removing redundant signal : dataout_h[0]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:13)
[EFX-0200 WARNING] Removing redundant signal : dataout_l[2]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:14)
[EFX-0200 WARNING] Removing redundant signal : dataout_l[1]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:14)
[EFX-0200 WARNING] Removing redundant signal : dataout_l[0]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:14)
[EFX-0200 WARNING] Removing redundant signal : clk_h. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:15)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_dvi_decoder.clk_200m'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\top_module\example_top.v:334)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i39.line_end'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\top_module\example_top.v:571)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_color_bar_rgb.i_rdata[7]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\top_module\example_top.v:971)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_color_bar_rgb.i_rdata[6]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\top_module\example_top.v:971)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_color_bar_rgb.i_rdata[5]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\top_module\example_top.v:971)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_color_bar_rgb.i_rdata[4]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\top_module\example_top.v:971)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_color_bar_rgb.i_rdata[3]'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\top_module\example_top.v:971)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Jul 22, 2023 20:49:55
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_v_sync' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:52)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_h_sync' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:53)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_de' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:54)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'y_out' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:62)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\top_module\example_top.v:396)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\top_module\example_top.v:434)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\top_module\example_top.v:591)
[EFX-0011 VERI-WARNING] port 'packet_end' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\top_module\example_top.v:876)
[EFX-0011 VERI-WARNING] port 'i_rdata' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\top_module\example_top.v:1030)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:87)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\top_module\example_top.v:581)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\top_module\example_top.v:618)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\top_module\example_top.v:762)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\top_module\example_top.v:782)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\top_module\example_top.v:811)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\uart\uart_rx.v:64)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\uart\uart_rx.v:102)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\uart\uart_rx.v:104)
[EFX-0011 VERI-WARNING] net 'frame_error_r[1]' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\uart\uart_rx.v:182)
[EFX-0011 VERI-WARNING] actual bit length 10 differs from formal bit length 32 for port 'ctrl_time' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\top_module\example_top.v:872)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'i_dbg_we' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\top_module\example_top.v:997)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 40 for port 'i_dbg_din' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\top_module\example_top.v:998)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 9 for port 'i_dbg_addr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\top_module\example_top.v:999)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'i_dbg_reconfig' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\top_module\example_top.v:1001)

///////////////////////////////////
// Efinity Synthesis Started 
// Jul 22, 2023 21:39:42
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_v_sync' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:52)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_h_sync' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:53)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_de' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:54)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'y_out' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:62)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\top_module\example_top.v:396)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\top_module\example_top.v:434)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\top_module\example_top.v:591)
[EFX-0011 VERI-WARNING] port 'packet_end' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\top_module\example_top.v:876)
[EFX-0011 VERI-WARNING] port 'i_rdata' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\top_module\example_top.v:1030)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:87)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\top_module\example_top.v:581)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\top_module\example_top.v:618)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\top_module\example_top.v:762)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\top_module\example_top.v:782)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\top_module\example_top.v:811)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\uart\uart_rx.v:64)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\uart\uart_rx.v:102)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\uart\uart_rx.v:104)
[EFX-0011 VERI-WARNING] net 'frame_error_r[1]' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\uart\uart_rx.v:182)
[EFX-0011 VERI-WARNING] actual bit length 10 differs from formal bit length 32 for port 'ctrl_time' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\top_module\example_top.v:872)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'i_dbg_we' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\top_module\example_top.v:997)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 40 for port 'i_dbg_din' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\top_module\example_top.v:998)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 9 for port 'i_dbg_addr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\top_module\example_top.v:999)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'i_dbg_reconfig' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\top_module\example_top.v:1001)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (D:/FPGA_Prj/03_Ti60F225_DemoBoard/Prj_demo/00_demo_total/01_Ti60F225_demo_v5_2/efinity_project\ip/dsi_tx\dsi_tx.sv:0)
[EFX-0011 VERI-WARNING] assignment and/or driver for '**' inside static function '**' is not preserved (VERI-2457) (D:/FPGA_Prj/03_Ti60F225_DemoBoard/Prj_demo/00_demo_total/01_Ti60F225_demo_v5_2/efinity_project\ip/dsi_tx\dsi_tx.sv:0)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (D:/FPGA_Prj/03_Ti60F225_DemoBoard/Prj_demo/00_demo_total/01_Ti60F225_demo_v5_2/efinity_project\ip/dsi_tx\dsi_tx.sv:11081)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (D:/FPGA_Prj/03_Ti60F225_DemoBoard/Prj_demo/00_demo_total/01_Ti60F225_demo_v5_2/efinity_project\ip/dsi_tx\dsi_tx.sv:11082)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (D:/FPGA_Prj/03_Ti60F225_DemoBoard/Prj_demo/00_demo_total/01_Ti60F225_demo_v5_2/efinity_project\ip/dsi_tx\dsi_tx.sv:11081)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (D:/FPGA_Prj/03_Ti60F225_DemoBoard/Prj_demo/00_demo_total/01_Ti60F225_demo_v5_2/efinity_project\ip/dsi_tx\dsi_tx.sv:11082)
[EFX-0011 VERI-WARNING] input port '**' is not connected on this instance (VDB-1013) (D:/FPGA_Prj/03_Ti60F225_DemoBoard/Prj_demo/00_demo_total/01_Ti60F225_demo_v5_2/efinity_project\ip/dsi_tx\dsi_tx.sv:0)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (D:/FPGA_Prj/03_Ti60F225_DemoBoard/Prj_demo/00_demo_total/01_Ti60F225_demo_v5_2/efinity_project\ip/dsi_tx\dsi_tx.sv:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (D:/FPGA_Prj/03_Ti60F225_DemoBoard/Prj_demo/00_demo_total/01_Ti60F225_demo_v5_2/efinity_project\ip/dsi_tx\dsi_tx.sv:0)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:/FPGA_Prj/03_Ti60F225_DemoBoard/Prj_demo/00_demo_total/01_Ti60F225_demo_v5_2/efinity_project\ip/dsi_tx\dsi_tx.sv:11081)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:/FPGA_Prj/03_Ti60F225_DemoBoard/Prj_demo/00_demo_total/01_Ti60F225_demo_v5_2/efinity_project\ip/dsi_tx\dsi_tx.sv:11082)
[EFX-0011 VERI-WARNING] actual bit length ** differs from formal bit length *** for port '**' (VERI-1330) (D:/FPGA_Prj/03_Ti60F225_DemoBoard/Prj_demo/00_demo_total/01_Ti60F225_demo_v5_2/efinity_project\ip/dsi_tx\dsi_tx.sv:0)
[EFX-0011 VERI-WARNING] input port '**' is not connected on this instance (VDB-1013) (D:/FPGA_Prj/03_Ti60F225_DemoBoard/Prj_demo/00_demo_total/01_Ti60F225_demo_v5_2/efinity_project\ip/dsi_tx\dsi_tx.sv:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (D:/FPGA_Prj/03_Ti60F225_DemoBoard/Prj_demo/00_demo_total/01_Ti60F225_demo_v5_2/efinity_project\ip/dsi_tx\dsi_tx.sv:0)
[EFX-0011 VERI-WARNING] actual bit length ** differs from formal bit length *** for port '**' (VERI-1330) (D:/FPGA_Prj/03_Ti60F225_DemoBoard/Prj_demo/00_demo_total/01_Ti60F225_demo_v5_2/efinity_project\ip/dsi_tx\dsi_tx.sv:0)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (D:/FPGA_Prj/03_Ti60F225_DemoBoard/Prj_demo/00_demo_total/01_Ti60F225_demo_v5_2/efinity_project\ip/dsi_tx\dsi_tx.sv:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (D:/FPGA_Prj/03_Ti60F225_DemoBoard/Prj_demo/00_demo_total/01_Ti60F225_demo_v5_2/efinity_project\ip/dsi_tx\dsi_tx.sv:0)
[EFX-0011 VERI-WARNING] assignment and/or driver for '**' inside static function '**' is not preserved (VERI-2457) (D:/FPGA_Prj/03_Ti60F225_DemoBoard/Prj_demo/00_demo_total/01_Ti60F225_demo_v5_2/efinity_project\ip/dsi_tx\dsi_tx.sv:0)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (D:/FPGA_Prj/03_Ti60F225_DemoBoard/Prj_demo/00_demo_total/01_Ti60F225_demo_v5_2/efinity_project\ip/dsi_tx\dsi_tx.sv:11081)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (D:/FPGA_Prj/03_Ti60F225_DemoBoard/Prj_demo/00_demo_total/01_Ti60F225_demo_v5_2/efinity_project\ip/dsi_tx\dsi_tx.sv:11082)
[EFX-0011 VERI-WARNING] input port '**' is not connected on this instance (VDB-1013) (D:/FPGA_Prj/03_Ti60F225_DemoBoard/Prj_demo/00_demo_total/01_Ti60F225_demo_v5_2/efinity_project\ip/dsi_tx\dsi_tx.sv:0)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 16 for port 'haddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\top_module\example_top.v:1093)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\top_module\example_top.v:754)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\top_module\example_top.v:755)
[EFX-0011 VERI-WARNING] input port 'clk_200m' is not connected on this instance (VDB-1013) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\top_module\example_top.v:381)
[EFX-0011 VERI-WARNING] input port 'line_end' remains unconnected for this instance (VDB-1053) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\top_module\example_top.v:618)
[EFX-0011 VERI-WARNING] input port 'i_rdata[7]' is not connected on this instance (VDB-1013) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\top_module\example_top.v:1018)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : scl_o. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:10)
[EFX-0200 WARNING] Removing redundant signal : scl_oe. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:11)
[EFX-0200 WARNING] Removing redundant signal : sda_o. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:13)
[EFX-0200 WARNING] Removing redundant signal : edid_sda_oe. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:26)
[EFX-0200 WARNING] Removing redundant signal : i2c_sda_in. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:27)
[EFX-0200 WARNING] Removing redundant signal : pblank_begin. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_in\phasealign_v1.v:27)
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : prst. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_in\tmds_decoder.v:28)
[EFX-0200 WARNING] Removing redundant signal : peyesize[4]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[3]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[2]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[1]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[0]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0200 WARNING] Removing redundant signal : clk_200m. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_in\dvi_decoder.v:23)
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[0]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[1]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[2]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[3]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[4]=0).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[5]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[6]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[7]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[8]=1).
[EFX-0266 WARNING] Module Instance 'serdes_4b_10to1_m0' input pin tied to constant (data_c[9]=1).
[EFX-0200 WARNING] Removing redundant signal : dataout_h[2]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:13)
[EFX-0200 WARNING] Removing redundant signal : dataout_h[1]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:13)
[EFX-0200 WARNING] Removing redundant signal : dataout_h[0]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:13)
[EFX-0200 WARNING] Removing redundant signal : dataout_l[2]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:14)
[EFX-0200 WARNING] Removing redundant signal : dataout_l[1]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:14)
[EFX-0200 WARNING] Removing redundant signal : dataout_l[0]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:14)
[EFX-0200 WARNING] Removing redundant signal : clk_h. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:15)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v5_2\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'lp_dcs_rfifo_inst.a_wr_rst_i'. (D:/FPGA_Prj/03_Ti60F225_DemoBoard/Prj_demo/00_demo_total/01_Ti60F225_demo_v5_2/efinity_project\ip/dsi_tx\dsi_tx.sv:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'lp_dcs_rfifo_inst.a_rd_rst_i'. (D:/FPGA_Prj/03_Ti60F225_DemoBoard/Prj_demo/00_demo_total/01_Ti60F225_demo_v5_2/efinity_project\ip/dsi_tx\dsi_tx.sv:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'lp_dcs_wfifo_inst.a_wr_rst_i'. (D:/FPGA_Prj/03_Ti60F225_DemoBoard/Prj_demo/00_demo_total/01_Ti60F225_demo_v5_2/efinity_project\ip/dsi_tx\dsi_tx.sv:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'lp_dcs_wfifo_inst.a_rd_rst_i'. (D:/FPGA_Prj/03_Ti60F225_DemoBoard/Prj_demo/00_demo_total/01_Ti60F225_demo_v5_2/efinity_project\ip/dsi_tx\dsi_tx.sv:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'hs_dcs_wfifo_inst.a_wr_rst_i'. (D:/FPGA_Prj/03_Ti60F225_DemoBoard/Prj_demo/00_demo_total/01_Ti60F225_demo_v5_2/efinity_project\ip/dsi_tx\dsi_tx.sv:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'hs_dcs_wfifo_inst.a_rd_rst_i'. (D:/FPGA_Prj/03_Ti60F225_DemoBoard/Prj_demo/00_demo_total/01_Ti60F225_demo_v5_2/efinity_project\ip/dsi_tx\dsi_tx.sv:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_inst.a_wr_rst_i'. (D:/FPGA_Prj/03_Ti60F225_DemoBoard/Prj_demo/00_demo_total/01_Ti60F225_demo_v5_2/efinity_project\ip/dsi_tx\dsi_tx.sv:0)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_mipi_tx_pll_locked is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Jul 22, 2023 23:56:44
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_v_sync' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:52)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_h_sync' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:53)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_de' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:54)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'y_out' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:62)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:401)
[EFX-0011 VERI-WARNING] port 'dataout_h' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:440)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:609)
[EFX-0011 VERI-WARNING] port 'packet_end' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:894)
[EFX-0011 VERI-WARNING] port 'i_rdata' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:1048)

///////////////////////////////////
// Efinity Synthesis Started 
// Jul 22, 2023 23:57:47
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_v_sync' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:52)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_h_sync' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:53)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_de' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:54)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'y_out' is not allowed (VERI-1372) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:62)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:401)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:609)
[EFX-0011 VERI-WARNING] port 'packet_end' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:894)
[EFX-0011 VERI-WARNING] port 'i_rdata' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:1048)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:599)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:636)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:780)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:800)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:829)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:64)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:102)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:104)
[EFX-0011 VERI-WARNING] net 'frame_error_r[1]' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:182)
[EFX-0011 VERI-WARNING] actual bit length 10 differs from formal bit length 32 for port 'ctrl_time' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:890)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'i_dbg_we' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:1015)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 40 for port 'i_dbg_din' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:1016)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 9 for port 'i_dbg_addr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:1017)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'i_dbg_reconfig' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:1019)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (D:/FPGA_Prj/03_Ti60F225_DemoBoard/Prj_demo/00_demo_total/01_Ti60F225_demo_v7/efinity_project\ip/dsi_tx\dsi_tx.sv:0)
[EFX-0011 VERI-WARNING] assignment and/or driver for '**' inside static function '**' is not preserved (VERI-2457) (D:/FPGA_Prj/03_Ti60F225_DemoBoard/Prj_demo/00_demo_total/01_Ti60F225_demo_v7/efinity_project\ip/dsi_tx\dsi_tx.sv:0)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (D:/FPGA_Prj/03_Ti60F225_DemoBoard/Prj_demo/00_demo_total/01_Ti60F225_demo_v7/efinity_project\ip/dsi_tx\dsi_tx.sv:11081)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (D:/FPGA_Prj/03_Ti60F225_DemoBoard/Prj_demo/00_demo_total/01_Ti60F225_demo_v7/efinity_project\ip/dsi_tx\dsi_tx.sv:11082)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (D:/FPGA_Prj/03_Ti60F225_DemoBoard/Prj_demo/00_demo_total/01_Ti60F225_demo_v7/efinity_project\ip/dsi_tx\dsi_tx.sv:11081)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (D:/FPGA_Prj/03_Ti60F225_DemoBoard/Prj_demo/00_demo_total/01_Ti60F225_demo_v7/efinity_project\ip/dsi_tx\dsi_tx.sv:11082)
[EFX-0011 VERI-WARNING] input port '**' is not connected on this instance (VDB-1013) (D:/FPGA_Prj/03_Ti60F225_DemoBoard/Prj_demo/00_demo_total/01_Ti60F225_demo_v7/efinity_project\ip/dsi_tx\dsi_tx.sv:0)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (D:/FPGA_Prj/03_Ti60F225_DemoBoard/Prj_demo/00_demo_total/01_Ti60F225_demo_v7/efinity_project\ip/dsi_tx\dsi_tx.sv:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (D:/FPGA_Prj/03_Ti60F225_DemoBoard/Prj_demo/00_demo_total/01_Ti60F225_demo_v7/efinity_project\ip/dsi_tx\dsi_tx.sv:0)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:/FPGA_Prj/03_Ti60F225_DemoBoard/Prj_demo/00_demo_total/01_Ti60F225_demo_v7/efinity_project\ip/dsi_tx\dsi_tx.sv:11081)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:/FPGA_Prj/03_Ti60F225_DemoBoard/Prj_demo/00_demo_total/01_Ti60F225_demo_v7/efinity_project\ip/dsi_tx\dsi_tx.sv:11082)
[EFX-0011 VERI-WARNING] actual bit length ** differs from formal bit length *** for port '**' (VERI-1330) (D:/FPGA_Prj/03_Ti60F225_DemoBoard/Prj_demo/00_demo_total/01_Ti60F225_demo_v7/efinity_project\ip/dsi_tx\dsi_tx.sv:0)
[EFX-0011 VERI-WARNING] input port '**' is not connected on this instance (VDB-1013) (D:/FPGA_Prj/03_Ti60F225_DemoBoard/Prj_demo/00_demo_total/01_Ti60F225_demo_v7/efinity_project\ip/dsi_tx\dsi_tx.sv:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (D:/FPGA_Prj/03_Ti60F225_DemoBoard/Prj_demo/00_demo_total/01_Ti60F225_demo_v7/efinity_project\ip/dsi_tx\dsi_tx.sv:0)
[EFX-0011 VERI-WARNING] actual bit length ** differs from formal bit length *** for port '**' (VERI-1330) (D:/FPGA_Prj/03_Ti60F225_DemoBoard/Prj_demo/00_demo_total/01_Ti60F225_demo_v7/efinity_project\ip/dsi_tx\dsi_tx.sv:0)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (D:/FPGA_Prj/03_Ti60F225_DemoBoard/Prj_demo/00_demo_total/01_Ti60F225_demo_v7/efinity_project\ip/dsi_tx\dsi_tx.sv:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (D:/FPGA_Prj/03_Ti60F225_DemoBoard/Prj_demo/00_demo_total/01_Ti60F225_demo_v7/efinity_project\ip/dsi_tx\dsi_tx.sv:0)
[EFX-0011 VERI-WARNING] assignment and/or driver for '**' inside static function '**' is not preserved (VERI-2457) (D:/FPGA_Prj/03_Ti60F225_DemoBoard/Prj_demo/00_demo_total/01_Ti60F225_demo_v7/efinity_project\ip/dsi_tx\dsi_tx.sv:0)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (D:/FPGA_Prj/03_Ti60F225_DemoBoard/Prj_demo/00_demo_total/01_Ti60F225_demo_v7/efinity_project\ip/dsi_tx\dsi_tx.sv:11081)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (D:/FPGA_Prj/03_Ti60F225_DemoBoard/Prj_demo/00_demo_total/01_Ti60F225_demo_v7/efinity_project\ip/dsi_tx\dsi_tx.sv:11082)
[EFX-0011 VERI-WARNING] input port '**' is not connected on this instance (VDB-1013) (D:/FPGA_Prj/03_Ti60F225_DemoBoard/Prj_demo/00_demo_total/01_Ti60F225_demo_v7/efinity_project\ip/dsi_tx\dsi_tx.sv:0)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 16 for port 'haddr' (VERI-1330) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:1111)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:772)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:773)
[EFX-0011 VERI-WARNING] input port 'clk_200m' is not connected on this instance (VDB-1013) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:386)
[EFX-0011 VERI-WARNING] input port 'line_end' remains unconnected for this instance (VDB-1053) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:636)
[EFX-0011 VERI-WARNING] input port 'i_rdata[7]' is not connected on this instance (VDB-1013) (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:1036)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : scl_o. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:10)
[EFX-0200 WARNING] Removing redundant signal : scl_oe. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:11)
[EFX-0200 WARNING] Removing redundant signal : sda_o. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:13)
[EFX-0200 WARNING] Removing redundant signal : edid_sda_oe. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:26)
[EFX-0200 WARNING] Removing redundant signal : i2c_sda_in. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:27)
[EFX-0200 WARNING] Removing redundant signal : pblank_begin. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\phasealign_v1.v:27)
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : prst. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:28)
[EFX-0200 WARNING] Removing redundant signal : peyesize[4]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[3]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[2]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[1]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[0]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0200 WARNING] Removing redundant signal : clk_200m. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\dvi_decoder.v:23)
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0200 WARNING] Removing redundant signal : pixelclk5x. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:5)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (D:\FPGA_Prj\03_Ti60F225_DemoBoard\Prj_demo\00_demo_total\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[0]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[1]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[2]=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'lp_dcs_rfifo_inst.a_wr_rst_i'. (D:/FPGA_Prj/03_Ti60F225_DemoBoard/Prj_demo/00_demo_total/01_Ti60F225_demo_v7/efinity_project\ip/dsi_tx\dsi_tx.sv:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'lp_dcs_rfifo_inst.a_rd_rst_i'. (D:/FPGA_Prj/03_Ti60F225_DemoBoard/Prj_demo/00_demo_total/01_Ti60F225_demo_v7/efinity_project\ip/dsi_tx\dsi_tx.sv:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'lp_dcs_wfifo_inst.a_wr_rst_i'. (D:/FPGA_Prj/03_Ti60F225_DemoBoard/Prj_demo/00_demo_total/01_Ti60F225_demo_v7/efinity_project\ip/dsi_tx\dsi_tx.sv:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'lp_dcs_wfifo_inst.a_rd_rst_i'. (D:/FPGA_Prj/03_Ti60F225_DemoBoard/Prj_demo/00_demo_total/01_Ti60F225_demo_v7/efinity_project\ip/dsi_tx\dsi_tx.sv:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'hs_dcs_wfifo_inst.a_wr_rst_i'. (D:/FPGA_Prj/03_Ti60F225_DemoBoard/Prj_demo/00_demo_total/01_Ti60F225_demo_v7/efinity_project\ip/dsi_tx\dsi_tx.sv:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'hs_dcs_wfifo_inst.a_rd_rst_i'. (D:/FPGA_Prj/03_Ti60F225_DemoBoard/Prj_demo/00_demo_total/01_Ti60F225_demo_v7/efinity_project\ip/dsi_tx\dsi_tx.sv:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_inst.a_wr_rst_i'. (D:/FPGA_Prj/03_Ti60F225_DemoBoard/Prj_demo/00_demo_total/01_Ti60F225_demo_v7/efinity_project\ip/dsi_tx\dsi_tx.sv:0)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_tx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_mipi_tx_pll_locked is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 19:00:01
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_v_sync' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:52)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_h_sync' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:53)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_de' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:54)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'y_out' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:62)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:401)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:609)
[EFX-0011 VERI-WARNING] port 'packet_end' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:819)
[EFX-0011 VERI-WARNING] port 'i_rdata' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:973)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:599)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:705)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:725)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:754)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:64)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:102)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:104)
[EFX-0011 VERI-WARNING] net 'frame_error_r[1]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:182)
[EFX-0011 VERI-WARNING] actual bit length 10 differs from formal bit length 32 for port 'ctrl_time' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:815)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'i_dbg_we' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:940)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 40 for port 'i_dbg_din' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:941)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 9 for port 'i_dbg_addr' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:942)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'i_dbg_reconfig' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:944)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (F:/FPGA_Project/01_Ti60F225_demo_v7/efinity_project\ip/dsi_tx\dsi_tx.sv:0)
[EFX-0011 VERI-WARNING] assignment and/or driver for '**' inside static function '**' is not preserved (VERI-2457) (F:/FPGA_Project/01_Ti60F225_demo_v7/efinity_project\ip/dsi_tx\dsi_tx.sv:0)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (F:/FPGA_Project/01_Ti60F225_demo_v7/efinity_project\ip/dsi_tx\dsi_tx.sv:11081)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (F:/FPGA_Project/01_Ti60F225_demo_v7/efinity_project\ip/dsi_tx\dsi_tx.sv:11082)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (F:/FPGA_Project/01_Ti60F225_demo_v7/efinity_project\ip/dsi_tx\dsi_tx.sv:11081)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (F:/FPGA_Project/01_Ti60F225_demo_v7/efinity_project\ip/dsi_tx\dsi_tx.sv:11082)
[EFX-0011 VERI-WARNING] input port '**' is not connected on this instance (VDB-1013) (F:/FPGA_Project/01_Ti60F225_demo_v7/efinity_project\ip/dsi_tx\dsi_tx.sv:0)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (F:/FPGA_Project/01_Ti60F225_demo_v7/efinity_project\ip/dsi_tx\dsi_tx.sv:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (F:/FPGA_Project/01_Ti60F225_demo_v7/efinity_project\ip/dsi_tx\dsi_tx.sv:0)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (F:/FPGA_Project/01_Ti60F225_demo_v7/efinity_project\ip/dsi_tx\dsi_tx.sv:11081)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (F:/FPGA_Project/01_Ti60F225_demo_v7/efinity_project\ip/dsi_tx\dsi_tx.sv:11082)
[EFX-0011 VERI-WARNING] actual bit length ** differs from formal bit length *** for port '**' (VERI-1330) (F:/FPGA_Project/01_Ti60F225_demo_v7/efinity_project\ip/dsi_tx\dsi_tx.sv:0)
[EFX-0011 VERI-WARNING] input port '**' is not connected on this instance (VDB-1013) (F:/FPGA_Project/01_Ti60F225_demo_v7/efinity_project\ip/dsi_tx\dsi_tx.sv:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (F:/FPGA_Project/01_Ti60F225_demo_v7/efinity_project\ip/dsi_tx\dsi_tx.sv:0)
[EFX-0011 VERI-WARNING] actual bit length ** differs from formal bit length *** for port '**' (VERI-1330) (F:/FPGA_Project/01_Ti60F225_demo_v7/efinity_project\ip/dsi_tx\dsi_tx.sv:0)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (F:/FPGA_Project/01_Ti60F225_demo_v7/efinity_project\ip/dsi_tx\dsi_tx.sv:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (F:/FPGA_Project/01_Ti60F225_demo_v7/efinity_project\ip/dsi_tx\dsi_tx.sv:0)
[EFX-0011 VERI-WARNING] assignment and/or driver for '**' inside static function '**' is not preserved (VERI-2457) (F:/FPGA_Project/01_Ti60F225_demo_v7/efinity_project\ip/dsi_tx\dsi_tx.sv:0)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (F:/FPGA_Project/01_Ti60F225_demo_v7/efinity_project\ip/dsi_tx\dsi_tx.sv:11081)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (F:/FPGA_Project/01_Ti60F225_demo_v7/efinity_project\ip/dsi_tx\dsi_tx.sv:11082)
[EFX-0011 VERI-WARNING] input port '**' is not connected on this instance (VDB-1013) (F:/FPGA_Project/01_Ti60F225_demo_v7/efinity_project\ip/dsi_tx\dsi_tx.sv:0)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 16 for port 'haddr' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:1036)
[EFX-0011 VERI-WARNING] net 'y_422[7]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:319)
[EFX-0011 VERI-WARNING] net 'c_422[7]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:320)
[EFX-0011 VERI-WARNING] net 'v_sync_422' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:322)
[EFX-0011 VERI-WARNING] net 'de_422' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:323)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:697)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:698)
[EFX-0011 VERI-WARNING] input port 'clk_200m' is not connected on this instance (VDB-1013) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:386)
[EFX-0011 VERI-WARNING] input port 'i_rdata[7]' is not connected on this instance (VDB-1013) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:961)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : scl_o. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:10)
[EFX-0200 WARNING] Removing redundant signal : scl_oe. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:11)
[EFX-0200 WARNING] Removing redundant signal : sda_o. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:13)
[EFX-0200 WARNING] Removing redundant signal : edid_sda_oe. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:26)
[EFX-0200 WARNING] Removing redundant signal : i2c_sda_in. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:27)
[EFX-0200 WARNING] Removing redundant signal : pblank_begin. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\phasealign_v1.v:27)
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : prst. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:28)
[EFX-0200 WARNING] Removing redundant signal : peyesize[4]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[3]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[2]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[1]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[0]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0200 WARNING] Removing redundant signal : clk_200m. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\dvi_decoder.v:23)
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0200 WARNING] Removing redundant signal : pixelclk5x. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:5)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[0]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[1]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[2]=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'lp_dcs_rfifo_inst.a_wr_rst_i'. (F:/FPGA_Project/01_Ti60F225_demo_v7/efinity_project\ip/dsi_tx\dsi_tx.sv:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'lp_dcs_rfifo_inst.a_rd_rst_i'. (F:/FPGA_Project/01_Ti60F225_demo_v7/efinity_project\ip/dsi_tx\dsi_tx.sv:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'lp_dcs_wfifo_inst.a_wr_rst_i'. (F:/FPGA_Project/01_Ti60F225_demo_v7/efinity_project\ip/dsi_tx\dsi_tx.sv:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'lp_dcs_wfifo_inst.a_rd_rst_i'. (F:/FPGA_Project/01_Ti60F225_demo_v7/efinity_project\ip/dsi_tx\dsi_tx.sv:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'hs_dcs_wfifo_inst.a_wr_rst_i'. (F:/FPGA_Project/01_Ti60F225_demo_v7/efinity_project\ip/dsi_tx\dsi_tx.sv:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'hs_dcs_wfifo_inst.a_rd_rst_i'. (F:/FPGA_Project/01_Ti60F225_demo_v7/efinity_project\ip/dsi_tx\dsi_tx.sv:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_inst.a_wr_rst_i'. (F:/FPGA_Project/01_Ti60F225_demo_v7/efinity_project\ip/dsi_tx\dsi_tx.sv:0)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_tx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_mipi_tx_pll_locked is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 19:25:40
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 19:27:21
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 19:31:08
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:354)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:562)
[EFX-0011 VERI-WARNING] port 'packet_end' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:772)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:552)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:658)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:678)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:707)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:64)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:102)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:104)
[EFX-0011 VERI-WARNING] net 'frame_error_r[1]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:182)
[EFX-0011 VERI-WARNING] actual bit length 10 differs from formal bit length 32 for port 'ctrl_time' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:768)
[EFX-0011 VERI-WARNING] net 'y_422[7]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0011 VERI-WARNING] net 'c_422[7]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:273)
[EFX-0011 VERI-WARNING] net 'v_sync_422' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:275)
[EFX-0011 VERI-WARNING] net 'de_422' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:276)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:650)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:651)
[EFX-0011 VERI-WARNING] input port 'clk_200m' is not connected on this instance (VDB-1013) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:339)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : scl_o. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:10)
[EFX-0200 WARNING] Removing redundant signal : scl_oe. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:11)
[EFX-0200 WARNING] Removing redundant signal : sda_o. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:13)
[EFX-0200 WARNING] Removing redundant signal : edid_sda_oe. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:26)
[EFX-0200 WARNING] Removing redundant signal : i2c_sda_in. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:27)
[EFX-0200 WARNING] Removing redundant signal : pblank_begin. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\phasealign_v1.v:27)
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : prst. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:28)
[EFX-0200 WARNING] Removing redundant signal : peyesize[4]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[3]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[2]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[1]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[0]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0200 WARNING] Removing redundant signal : clk_200m. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\dvi_decoder.v:23)
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0200 WARNING] Removing redundant signal : pixelclk5x. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:5)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[0]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[1]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[2]=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_dvi_decoder.clk_200m'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:339)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag_inst1_TDO'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:18)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[7]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[6]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[5]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[4]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[3]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_tx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 19:42:06
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:354)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:562)
[EFX-0011 VERI-WARNING] port 'packet_end' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:772)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:552)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:658)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:678)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:707)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:64)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:102)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:104)
[EFX-0011 VERI-WARNING] net 'frame_error_r[1]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:182)
[EFX-0011 VERI-WARNING] actual bit length 10 differs from formal bit length 32 for port 'ctrl_time' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:768)
[EFX-0011 VERI-WARNING] net 'y_422[7]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0011 VERI-WARNING] net 'c_422[7]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:273)
[EFX-0011 VERI-WARNING] net 'v_sync_422' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:275)
[EFX-0011 VERI-WARNING] net 'de_422' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:276)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:650)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:651)
[EFX-0011 VERI-WARNING] input port 'clk_200m' is not connected on this instance (VDB-1013) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:339)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : scl_o. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:10)
[EFX-0200 WARNING] Removing redundant signal : scl_oe. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:11)
[EFX-0200 WARNING] Removing redundant signal : sda_o. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:13)
[EFX-0200 WARNING] Removing redundant signal : edid_sda_oe. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:26)
[EFX-0200 WARNING] Removing redundant signal : i2c_sda_in. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:27)
[EFX-0200 WARNING] Removing redundant signal : pblank_begin. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\phasealign_v1.v:27)
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : prst. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:28)
[EFX-0200 WARNING] Removing redundant signal : peyesize[4]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[3]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[2]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[1]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[0]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0200 WARNING] Removing redundant signal : clk_200m. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\dvi_decoder.v:23)
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0200 WARNING] Removing redundant signal : pixelclk5x. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:5)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[0]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[1]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[2]=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_dvi_decoder.clk_200m'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:339)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag_inst1_TDO'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:18)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[7]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[6]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[5]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[4]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[3]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_tx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 19:55:17
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:354)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:562)
[EFX-0011 VERI-WARNING] port 'packet_end' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:772)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:552)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:658)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:678)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:707)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:64)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:102)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:104)
[EFX-0011 VERI-WARNING] net 'frame_error_r[1]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:182)
[EFX-0011 VERI-WARNING] actual bit length 10 differs from formal bit length 32 for port 'ctrl_time' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:768)
[EFX-0011 VERI-WARNING] net 'y_422[7]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0011 VERI-WARNING] net 'c_422[7]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:273)
[EFX-0011 VERI-WARNING] net 'v_sync_422' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:275)
[EFX-0011 VERI-WARNING] net 'de_422' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:276)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:650)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:651)
[EFX-0011 VERI-WARNING] input port 'clk_200m' is not connected on this instance (VDB-1013) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:339)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : scl_o. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:10)
[EFX-0200 WARNING] Removing redundant signal : scl_oe. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:11)
[EFX-0200 WARNING] Removing redundant signal : sda_o. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:13)
[EFX-0200 WARNING] Removing redundant signal : edid_sda_oe. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:26)
[EFX-0200 WARNING] Removing redundant signal : i2c_sda_in. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:27)
[EFX-0200 WARNING] Removing redundant signal : pblank_begin. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\phasealign_v1.v:27)
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : prst. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:28)
[EFX-0200 WARNING] Removing redundant signal : peyesize[4]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[3]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[2]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[1]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[0]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0200 WARNING] Removing redundant signal : clk_200m. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\dvi_decoder.v:23)
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0200 WARNING] Removing redundant signal : pixelclk5x. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:5)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[0]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[1]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[2]=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_dvi_decoder.clk_200m'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:339)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag_inst1_TDO'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:18)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[7]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[6]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[5]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[4]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[3]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_tx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 20:18:34
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:354)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:562)
[EFX-0011 VERI-WARNING] port 'packet_end' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:772)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:552)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:658)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:678)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:707)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:64)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:102)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:104)
[EFX-0011 VERI-WARNING] net 'frame_error_r[1]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:182)
[EFX-0011 VERI-WARNING] actual bit length 10 differs from formal bit length 32 for port 'ctrl_time' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:768)
[EFX-0011 VERI-WARNING] net 'y_422[7]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0011 VERI-WARNING] net 'c_422[7]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:273)
[EFX-0011 VERI-WARNING] net 'v_sync_422' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:275)
[EFX-0011 VERI-WARNING] net 'de_422' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:276)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:650)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:651)
[EFX-0011 VERI-WARNING] input port 'clk_200m' is not connected on this instance (VDB-1013) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:339)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : scl_o. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:10)
[EFX-0200 WARNING] Removing redundant signal : scl_oe. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:11)
[EFX-0200 WARNING] Removing redundant signal : sda_o. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:13)
[EFX-0200 WARNING] Removing redundant signal : edid_sda_oe. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:26)
[EFX-0200 WARNING] Removing redundant signal : i2c_sda_in. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:27)
[EFX-0200 WARNING] Removing redundant signal : pblank_begin. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\phasealign_v1.v:27)
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : prst. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:28)
[EFX-0200 WARNING] Removing redundant signal : peyesize[4]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[3]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[2]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[1]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[0]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0200 WARNING] Removing redundant signal : clk_200m. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\dvi_decoder.v:23)
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0200 WARNING] Removing redundant signal : pixelclk5x. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:5)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[0]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[1]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[2]=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_dvi_decoder.clk_200m'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:339)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag_inst1_TDO'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:18)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[7]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[6]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[5]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[4]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[3]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_tx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 20:33:54
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:354)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:629)
[EFX-0011 VERI-WARNING] port 'packet_end' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:839)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:619)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:725)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:745)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:774)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:64)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:102)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:104)
[EFX-0011 VERI-WARNING] net 'frame_error_r[1]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:182)
[EFX-0011 VERI-WARNING] actual bit length 10 differs from formal bit length 32 for port 'ctrl_time' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:835)
[EFX-0011 VERI-WARNING] net 'y_422[7]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0011 VERI-WARNING] net 'c_422[7]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:273)
[EFX-0011 VERI-WARNING] net 'v_sync_422' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:275)
[EFX-0011 VERI-WARNING] net 'de_422' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:276)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:717)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:718)
[EFX-0011 VERI-WARNING] input port 'clk_200m' is not connected on this instance (VDB-1013) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:339)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : scl_o. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:10)
[EFX-0200 WARNING] Removing redundant signal : scl_oe. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:11)
[EFX-0200 WARNING] Removing redundant signal : sda_o. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:13)
[EFX-0200 WARNING] Removing redundant signal : edid_sda_oe. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:26)
[EFX-0200 WARNING] Removing redundant signal : i2c_sda_in. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:27)
[EFX-0200 WARNING] Removing redundant signal : pblank_begin. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\phasealign_v1.v:27)
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : prst. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:28)
[EFX-0200 WARNING] Removing redundant signal : peyesize[4]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[3]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[2]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[1]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[0]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0200 WARNING] Removing redundant signal : clk_200m. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\dvi_decoder.v:23)
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0200 WARNING] Removing redundant signal : pixelclk5x. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:5)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[0]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[1]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[2]=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_dvi_decoder.clk_200m'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:339)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag_inst1_TDO'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:18)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[7]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[6]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[5]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[4]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[3]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_tx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP24 instance VIP_RGB888_YCbCr444_inst/mult_9 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP24 instance VIP_RGB888_YCbCr444_inst/mult_4 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP24 instance VIP_RGB888_YCbCr444_inst/mult_6 is permanently disabled 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 20:42:44
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:354)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:629)
[EFX-0011 VERI-WARNING] port 'packet_end' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:839)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:619)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:725)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:745)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:774)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:64)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:102)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:104)
[EFX-0011 VERI-WARNING] net 'frame_error_r[1]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:182)
[EFX-0011 VERI-WARNING] actual bit length 10 differs from formal bit length 32 for port 'ctrl_time' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:835)
[EFX-0011 VERI-WARNING] net 'y_422[7]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0011 VERI-WARNING] net 'c_422[7]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:273)
[EFX-0011 VERI-WARNING] net 'v_sync_422' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:275)
[EFX-0011 VERI-WARNING] net 'de_422' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:276)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:717)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:718)
[EFX-0011 VERI-WARNING] input port 'clk_200m' is not connected on this instance (VDB-1013) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:339)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : scl_o. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:10)
[EFX-0200 WARNING] Removing redundant signal : scl_oe. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:11)
[EFX-0200 WARNING] Removing redundant signal : sda_o. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:13)
[EFX-0200 WARNING] Removing redundant signal : edid_sda_oe. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:26)
[EFX-0200 WARNING] Removing redundant signal : i2c_sda_in. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:27)
[EFX-0200 WARNING] Removing redundant signal : pblank_begin. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\phasealign_v1.v:27)
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : prst. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:28)
[EFX-0200 WARNING] Removing redundant signal : peyesize[4]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[3]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[2]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[1]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[0]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0200 WARNING] Removing redundant signal : clk_200m. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\dvi_decoder.v:23)
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0200 WARNING] Removing redundant signal : pixelclk5x. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:5)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[0]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[1]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[2]=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_dvi_decoder.clk_200m'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:339)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag_inst1_TDO'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:18)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[7]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[6]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[5]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[4]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[3]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_tx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP24 instance VIP_RGB888_YCbCr444_inst/mult_5 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP24 instance VIP_RGB888_YCbCr444_inst/mult_7 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP24 instance VIP_RGB888_YCbCr444_inst/mult_8 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP24 instance VIP_RGB888_YCbCr444_inst/mult_9 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP24 instance VIP_RGB888_YCbCr444_inst/mult_4 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP24 instance VIP_RGB888_YCbCr444_inst/mult_6 is permanently disabled 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 20:51:11
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:354)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:629)
[EFX-0011 VERI-WARNING] port 'packet_end' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:839)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:619)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:725)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:745)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:774)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:64)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:102)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:104)
[EFX-0011 VERI-WARNING] net 'frame_error_r[1]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:182)
[EFX-0011 VERI-WARNING] actual bit length 10 differs from formal bit length 32 for port 'ctrl_time' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:835)
[EFX-0011 VERI-WARNING] net 'y_422[7]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0011 VERI-WARNING] net 'c_422[7]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:273)
[EFX-0011 VERI-WARNING] net 'v_sync_422' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:275)
[EFX-0011 VERI-WARNING] net 'de_422' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:276)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:717)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:718)
[EFX-0011 VERI-WARNING] input port 'clk_200m' is not connected on this instance (VDB-1013) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:339)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : scl_o. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:10)
[EFX-0200 WARNING] Removing redundant signal : scl_oe. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:11)
[EFX-0200 WARNING] Removing redundant signal : sda_o. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:13)
[EFX-0200 WARNING] Removing redundant signal : edid_sda_oe. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:26)
[EFX-0200 WARNING] Removing redundant signal : i2c_sda_in. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:27)
[EFX-0200 WARNING] Removing redundant signal : pblank_begin. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\phasealign_v1.v:27)
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : prst. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:28)
[EFX-0200 WARNING] Removing redundant signal : peyesize[4]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[3]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[2]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[1]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[0]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0200 WARNING] Removing redundant signal : clk_200m. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\dvi_decoder.v:23)
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0200 WARNING] Removing redundant signal : pixelclk5x. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:5)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[0]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[1]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[2]=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_dvi_decoder.clk_200m'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:339)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag_inst1_TDO'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:18)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[7]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[6]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[5]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[4]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[3]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_tx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP24 instance VIP_RGB888_YCbCr444_inst/mult_5 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP24 instance VIP_RGB888_YCbCr444_inst/mult_7 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP24 instance VIP_RGB888_YCbCr444_inst/mult_8 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP24 instance VIP_RGB888_YCbCr444_inst/mult_9 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP24 instance VIP_RGB888_YCbCr444_inst/mult_4 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP24 instance VIP_RGB888_YCbCr444_inst/mult_6 is permanently disabled 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 21:12:21
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:354)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:653)
[EFX-0011 VERI-WARNING] port 'packet_end' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:863)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:643)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:749)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:769)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:798)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:64)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:102)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:104)
[EFX-0011 VERI-WARNING] net 'frame_error_r[1]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:182)
[EFX-0011 VERI-WARNING] actual bit length 10 differs from formal bit length 32 for port 'ctrl_time' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:859)
[EFX-0011 VERI-WARNING] net 'y_422[7]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0011 VERI-WARNING] net 'c_422[7]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:273)
[EFX-0011 VERI-WARNING] net 'v_sync_422' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:275)
[EFX-0011 VERI-WARNING] net 'de_422' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:276)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:741)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:742)
[EFX-0011 VERI-WARNING] input port 'clk_200m' is not connected on this instance (VDB-1013) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:339)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : scl_o. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:10)
[EFX-0200 WARNING] Removing redundant signal : scl_oe. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:11)
[EFX-0200 WARNING] Removing redundant signal : sda_o. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:13)
[EFX-0200 WARNING] Removing redundant signal : edid_sda_oe. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:26)
[EFX-0200 WARNING] Removing redundant signal : i2c_sda_in. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:27)
[EFX-0200 WARNING] Removing redundant signal : pblank_begin. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\phasealign_v1.v:27)
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : prst. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:28)
[EFX-0200 WARNING] Removing redundant signal : peyesize[4]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[3]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[2]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[1]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[0]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0200 WARNING] Removing redundant signal : clk_200m. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\dvi_decoder.v:23)
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0200 WARNING] Removing redundant signal : pixelclk5x. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:5)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[0]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[1]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[2]=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_dvi_decoder.clk_200m'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:339)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag_inst1_TDO'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:18)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[7]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[6]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[5]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[4]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[3]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_tx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 21:14:14
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:354)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:653)
[EFX-0011 VERI-WARNING] port 'packet_end' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:863)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:643)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:749)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:769)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:798)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:64)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:102)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:104)
[EFX-0011 VERI-WARNING] net 'frame_error_r[1]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:182)
[EFX-0011 VERI-WARNING] actual bit length 10 differs from formal bit length 32 for port 'ctrl_time' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:859)
[EFX-0011 VERI-WARNING] net 'y_422[7]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0011 VERI-WARNING] net 'c_422[7]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:273)
[EFX-0011 VERI-WARNING] net 'v_sync_422' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:275)
[EFX-0011 VERI-WARNING] net 'de_422' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:276)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:741)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:742)
[EFX-0011 VERI-WARNING] input port 'clk_200m' is not connected on this instance (VDB-1013) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:339)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : scl_o. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:10)
[EFX-0200 WARNING] Removing redundant signal : scl_oe. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:11)
[EFX-0200 WARNING] Removing redundant signal : sda_o. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:13)
[EFX-0200 WARNING] Removing redundant signal : edid_sda_oe. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:26)
[EFX-0200 WARNING] Removing redundant signal : i2c_sda_in. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:27)
[EFX-0200 WARNING] Removing redundant signal : pblank_begin. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\phasealign_v1.v:27)
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : prst. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:28)
[EFX-0200 WARNING] Removing redundant signal : peyesize[4]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[3]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[2]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[1]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[0]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0200 WARNING] Removing redundant signal : clk_200m. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\dvi_decoder.v:23)
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0200 WARNING] Removing redundant signal : pixelclk5x. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:5)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[0]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[1]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[2]=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_dvi_decoder.clk_200m'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:339)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag_inst1_TDO'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:18)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[7]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[6]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[5]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[4]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[3]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 21:14:24
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:354)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:653)
[EFX-0011 VERI-WARNING] port 'packet_end' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:863)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:643)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:749)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:769)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:798)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:64)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:102)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:104)
[EFX-0011 VERI-WARNING] net 'frame_error_r[1]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:182)
[EFX-0011 VERI-WARNING] actual bit length 10 differs from formal bit length 32 for port 'ctrl_time' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:859)
[EFX-0011 VERI-WARNING] net 'y_422[7]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0011 VERI-WARNING] net 'c_422[7]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:273)
[EFX-0011 VERI-WARNING] net 'v_sync_422' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:275)
[EFX-0011 VERI-WARNING] net 'de_422' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:276)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:741)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:742)
[EFX-0011 VERI-WARNING] input port 'clk_200m' is not connected on this instance (VDB-1013) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:339)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : scl_o. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:10)
[EFX-0200 WARNING] Removing redundant signal : scl_oe. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:11)
[EFX-0200 WARNING] Removing redundant signal : sda_o. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:13)
[EFX-0200 WARNING] Removing redundant signal : edid_sda_oe. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:26)
[EFX-0200 WARNING] Removing redundant signal : i2c_sda_in. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:27)
[EFX-0200 WARNING] Removing redundant signal : pblank_begin. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\phasealign_v1.v:27)
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : prst. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:28)
[EFX-0200 WARNING] Removing redundant signal : peyesize[4]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[3]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[2]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[1]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[0]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0200 WARNING] Removing redundant signal : clk_200m. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\dvi_decoder.v:23)
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0200 WARNING] Removing redundant signal : pixelclk5x. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:5)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[0]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[1]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[2]=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_dvi_decoder.clk_200m'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:339)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag_inst1_TDO'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:18)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[7]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[6]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[5]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[4]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[3]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_tx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 21:26:07
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:354)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:653)
[EFX-0011 VERI-WARNING] port 'packet_end' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:863)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:643)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:749)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:769)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:798)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:64)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:102)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:104)
[EFX-0011 VERI-WARNING] net 'frame_error_r[1]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:182)
[EFX-0011 VERI-WARNING] actual bit length 10 differs from formal bit length 32 for port 'ctrl_time' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:859)
[EFX-0011 VERI-WARNING] net 'y_422[7]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0011 VERI-WARNING] net 'c_422[7]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:273)
[EFX-0011 VERI-WARNING] net 'v_sync_422' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:275)
[EFX-0011 VERI-WARNING] net 'de_422' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:276)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:741)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:742)
[EFX-0011 VERI-WARNING] input port 'clk_200m' is not connected on this instance (VDB-1013) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:339)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : scl_o. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:10)
[EFX-0200 WARNING] Removing redundant signal : scl_oe. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:11)
[EFX-0200 WARNING] Removing redundant signal : sda_o. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:13)
[EFX-0200 WARNING] Removing redundant signal : edid_sda_oe. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:26)
[EFX-0200 WARNING] Removing redundant signal : i2c_sda_in. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:27)
[EFX-0200 WARNING] Removing redundant signal : pblank_begin. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\phasealign_v1.v:27)
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : prst. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:28)
[EFX-0200 WARNING] Removing redundant signal : peyesize[4]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[3]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[2]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[1]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[0]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0200 WARNING] Removing redundant signal : clk_200m. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\dvi_decoder.v:23)
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0200 WARNING] Removing redundant signal : pixelclk5x. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:5)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[0]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[1]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[2]=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_dvi_decoder.clk_200m'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:339)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag_inst1_TDO'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:18)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[7]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[6]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[5]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[4]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[3]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_tx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 21:48:51
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:354)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:670)
[EFX-0011 VERI-WARNING] port 'packet_end' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:880)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:660)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:766)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:786)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:815)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:64)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:102)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:104)
[EFX-0011 VERI-WARNING] net 'frame_error_r[1]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:182)
[EFX-0011 VERI-WARNING] actual bit length 10 differs from formal bit length 32 for port 'ctrl_time' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:876)
[EFX-0011 VERI-WARNING] input port 'clk_200m' is not connected on this instance (VDB-1013) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:339)

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 21:51:30
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:354)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:670)
[EFX-0011 VERI-WARNING] port 'packet_end' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:880)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:660)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:766)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:786)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:815)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:64)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:102)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:104)
[EFX-0011 VERI-WARNING] net 'frame_error_r[1]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:182)
[EFX-0011 VERI-WARNING] actual bit length 10 differs from formal bit length 32 for port 'ctrl_time' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:876)
[EFX-0011 VERI-WARNING] net 'y_422[7]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0011 VERI-WARNING] net 'c_422[7]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:273)
[EFX-0011 VERI-WARNING] net 'v_sync_422' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:275)
[EFX-0011 VERI-WARNING] net 'de_422' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:276)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:758)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:759)
[EFX-0011 VERI-WARNING] input port 'clk_200m' is not connected on this instance (VDB-1013) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:339)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : scl_o. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:10)
[EFX-0200 WARNING] Removing redundant signal : scl_oe. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:11)
[EFX-0200 WARNING] Removing redundant signal : sda_o. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:13)
[EFX-0200 WARNING] Removing redundant signal : edid_sda_oe. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:26)
[EFX-0200 WARNING] Removing redundant signal : i2c_sda_in. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:27)
[EFX-0200 WARNING] Removing redundant signal : pblank_begin. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\phasealign_v1.v:27)
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : prst. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:28)
[EFX-0200 WARNING] Removing redundant signal : peyesize[4]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[3]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[2]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[1]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[0]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0200 WARNING] Removing redundant signal : clk_200m. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\dvi_decoder.v:23)
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0200 WARNING] Removing redundant signal : pixelclk5x. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:5)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[0]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[1]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[2]=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_dvi_decoder.clk_200m'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:339)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag_inst1_TDO'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:18)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[7]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[6]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[5]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[4]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[3]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_tx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance ycbcr_to_rgb_inst/mult_4 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP24 instance ycbcr_to_rgb_inst/mult_11 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance ycbcr_to_rgb_inst/mult_12 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance ycbcr_to_rgb_inst/mult_16 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP24 instance ycbcr_to_rgb_inst/mult_17 is permanently disabled 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 22:08:26
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:354)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:670)
[EFX-0011 VERI-WARNING] port 'packet_end' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:880)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:660)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:766)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:786)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:815)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:64)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:102)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:104)
[EFX-0011 VERI-WARNING] net 'frame_error_r[1]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:182)
[EFX-0011 VERI-WARNING] actual bit length 10 differs from formal bit length 32 for port 'ctrl_time' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:876)
[EFX-0011 VERI-WARNING] net 'y_422[7]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0011 VERI-WARNING] net 'c_422[7]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:273)
[EFX-0011 VERI-WARNING] net 'v_sync_422' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:275)
[EFX-0011 VERI-WARNING] net 'de_422' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:276)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:758)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:759)
[EFX-0011 VERI-WARNING] input port 'clk_200m' is not connected on this instance (VDB-1013) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:339)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : scl_o. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:10)
[EFX-0200 WARNING] Removing redundant signal : scl_oe. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:11)
[EFX-0200 WARNING] Removing redundant signal : sda_o. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:13)
[EFX-0200 WARNING] Removing redundant signal : edid_sda_oe. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:26)
[EFX-0200 WARNING] Removing redundant signal : i2c_sda_in. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:27)
[EFX-0200 WARNING] Removing redundant signal : pblank_begin. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\phasealign_v1.v:27)
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : prst. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:28)
[EFX-0200 WARNING] Removing redundant signal : peyesize[4]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[3]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[2]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[1]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[0]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0200 WARNING] Removing redundant signal : clk_200m. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\dvi_decoder.v:23)
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0200 WARNING] Removing redundant signal : pixelclk5x. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:5)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[0]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[1]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[2]=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_dvi_decoder.clk_200m'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:339)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag_inst1_TDO'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:18)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[7]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[6]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[5]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[4]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[3]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_tx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance ycbcr_to_rgb_inst/mult_4 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP24 instance ycbcr_to_rgb_inst/mult_11 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance ycbcr_to_rgb_inst/mult_12 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance ycbcr_to_rgb_inst/mult_16 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP24 instance ycbcr_to_rgb_inst/mult_17 is permanently disabled 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 22:15:25
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:354)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:670)
[EFX-0011 VERI-WARNING] port 'packet_end' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:880)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:660)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:766)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:786)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:815)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:64)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:102)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:104)
[EFX-0011 VERI-WARNING] net 'frame_error_r[1]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:182)
[EFX-0011 VERI-WARNING] actual bit length 10 differs from formal bit length 32 for port 'ctrl_time' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:876)
[EFX-0011 VERI-WARNING] net 'y_422[7]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0011 VERI-WARNING] net 'c_422[7]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:273)
[EFX-0011 VERI-WARNING] net 'v_sync_422' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:275)
[EFX-0011 VERI-WARNING] net 'de_422' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:276)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:758)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:759)
[EFX-0011 VERI-WARNING] input port 'clk_200m' is not connected on this instance (VDB-1013) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:339)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : scl_o. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:10)
[EFX-0200 WARNING] Removing redundant signal : scl_oe. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:11)
[EFX-0200 WARNING] Removing redundant signal : sda_o. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:13)
[EFX-0200 WARNING] Removing redundant signal : edid_sda_oe. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:26)
[EFX-0200 WARNING] Removing redundant signal : i2c_sda_in. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:27)
[EFX-0200 WARNING] Removing redundant signal : pblank_begin. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\phasealign_v1.v:27)
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : prst. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:28)
[EFX-0200 WARNING] Removing redundant signal : peyesize[4]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[3]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[2]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[1]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[0]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0200 WARNING] Removing redundant signal : clk_200m. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\dvi_decoder.v:23)
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0200 WARNING] Removing redundant signal : pixelclk5x. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:5)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[0]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[1]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[2]=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_dvi_decoder.clk_200m'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:339)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag_inst1_TDO'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:18)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[7]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[6]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[5]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[4]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[3]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_tx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance ycbcr_to_rgb_inst/mult_4 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP24 instance ycbcr_to_rgb_inst/mult_11 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance ycbcr_to_rgb_inst/mult_12 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance ycbcr_to_rgb_inst/mult_16 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP24 instance ycbcr_to_rgb_inst/mult_17 is permanently disabled 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 22:23:56
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:354)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:670)
[EFX-0011 VERI-WARNING] port 'packet_end' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:880)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:660)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:766)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:786)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:815)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:64)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:102)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:104)
[EFX-0011 VERI-WARNING] net 'frame_error_r[1]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:182)
[EFX-0011 VERI-WARNING] actual bit length 10 differs from formal bit length 32 for port 'ctrl_time' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:876)
[EFX-0011 VERI-WARNING] net 'y_422[7]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0011 VERI-WARNING] net 'c_422[7]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:273)
[EFX-0011 VERI-WARNING] net 'v_sync_422' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:275)
[EFX-0011 VERI-WARNING] net 'de_422' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:276)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:758)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:759)
[EFX-0011 VERI-WARNING] input port 'clk_200m' is not connected on this instance (VDB-1013) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:339)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : scl_o. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:10)
[EFX-0200 WARNING] Removing redundant signal : scl_oe. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:11)
[EFX-0200 WARNING] Removing redundant signal : sda_o. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:13)
[EFX-0200 WARNING] Removing redundant signal : edid_sda_oe. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:26)
[EFX-0200 WARNING] Removing redundant signal : i2c_sda_in. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:27)
[EFX-0200 WARNING] Removing redundant signal : pblank_begin. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\phasealign_v1.v:27)
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : prst. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:28)
[EFX-0200 WARNING] Removing redundant signal : peyesize[4]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[3]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[2]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[1]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[0]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0200 WARNING] Removing redundant signal : clk_200m. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\dvi_decoder.v:23)
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0200 WARNING] Removing redundant signal : pixelclk5x. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:5)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[0]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[1]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[2]=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_dvi_decoder.clk_200m'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:339)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag_inst1_TDO'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:18)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[7]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[6]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[5]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[4]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[3]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_tx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance ycbcr_to_rgb_inst/mult_4 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP24 instance ycbcr_to_rgb_inst/mult_11 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance ycbcr_to_rgb_inst/mult_12 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance ycbcr_to_rgb_inst/mult_16 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP24 instance ycbcr_to_rgb_inst/mult_17 is permanently disabled 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 22:32:04
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:354)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:670)
[EFX-0011 VERI-WARNING] port 'packet_end' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:880)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:660)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:766)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:786)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:815)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:64)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:102)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:104)
[EFX-0011 VERI-WARNING] net 'frame_error_r[1]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:182)
[EFX-0011 VERI-WARNING] actual bit length 10 differs from formal bit length 32 for port 'ctrl_time' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:876)
[EFX-0011 VERI-WARNING] net 'y_422[7]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0011 VERI-WARNING] net 'c_422[7]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:273)
[EFX-0011 VERI-WARNING] net 'v_sync_422' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:275)
[EFX-0011 VERI-WARNING] net 'de_422' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:276)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:758)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:759)
[EFX-0011 VERI-WARNING] input port 'clk_200m' is not connected on this instance (VDB-1013) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:339)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : scl_o. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:10)
[EFX-0200 WARNING] Removing redundant signal : scl_oe. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:11)
[EFX-0200 WARNING] Removing redundant signal : sda_o. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:13)
[EFX-0200 WARNING] Removing redundant signal : edid_sda_oe. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:26)
[EFX-0200 WARNING] Removing redundant signal : i2c_sda_in. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:27)
[EFX-0200 WARNING] Removing redundant signal : pblank_begin. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\phasealign_v1.v:27)
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : prst. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:28)
[EFX-0200 WARNING] Removing redundant signal : peyesize[4]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[3]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[2]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[1]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[0]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0200 WARNING] Removing redundant signal : clk_200m. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\dvi_decoder.v:23)
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0200 WARNING] Removing redundant signal : pixelclk5x. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:5)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[0]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[1]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[2]=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_dvi_decoder.clk_200m'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:339)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag_inst1_TDO'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:18)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[7]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[6]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[5]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[4]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[3]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_tx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 22:45:17
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:354)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:670)
[EFX-0011 VERI-WARNING] port 'packet_end' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:880)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'post_img_Y' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:417)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'post_img_Cb' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:418)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'post_img_Cr' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:419)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'blue_din' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:476)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'green_din' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:477)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'red_din' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:478)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:660)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:766)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:786)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:815)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:64)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:102)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:104)
[EFX-0011 VERI-WARNING] net 'frame_error_r[1]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:182)
[EFX-0011 VERI-WARNING] actual bit length 10 differs from formal bit length 32 for port 'ctrl_time' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:876)
[EFX-0011 VERI-WARNING] net 'y_422[7]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0011 VERI-WARNING] net 'c_422[7]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:273)
[EFX-0011 VERI-WARNING] net 'v_sync_422' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:275)
[EFX-0011 VERI-WARNING] net 'de_422' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:276)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:758)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:759)
[EFX-0011 VERI-WARNING] input port 'clk_200m' is not connected on this instance (VDB-1013) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:339)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : scl_o. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:10)
[EFX-0200 WARNING] Removing redundant signal : scl_oe. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:11)
[EFX-0200 WARNING] Removing redundant signal : sda_o. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:13)
[EFX-0200 WARNING] Removing redundant signal : edid_sda_oe. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:26)
[EFX-0200 WARNING] Removing redundant signal : i2c_sda_in. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:27)
[EFX-0200 WARNING] Removing redundant signal : pblank_begin. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\phasealign_v1.v:27)
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : prst. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:28)
[EFX-0200 WARNING] Removing redundant signal : peyesize[4]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[3]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[2]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[1]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[0]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0200 WARNING] Removing redundant signal : clk_200m. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\dvi_decoder.v:23)
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0200 WARNING] Removing redundant signal : pixelclk5x. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:5)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[0]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[1]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[2]=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_dvi_decoder.clk_200m'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:339)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag_inst1_TDO'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:18)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[7]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[6]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[5]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[4]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[3]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_tx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 22:51:53
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:354)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:670)
[EFX-0011 VERI-WARNING] port 'packet_end' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:880)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'post_img_Y' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:417)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'post_img_Cb' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:418)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'post_img_Cr' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:419)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'blue_din' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:476)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'green_din' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:477)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'red_din' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:478)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:660)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:766)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:786)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:815)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:64)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:102)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:104)
[EFX-0011 VERI-WARNING] net 'frame_error_r[1]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:182)
[EFX-0011 VERI-WARNING] actual bit length 10 differs from formal bit length 32 for port 'ctrl_time' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:876)
[EFX-0011 VERI-WARNING] net 'y_422[7]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0011 VERI-WARNING] net 'c_422[7]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:273)
[EFX-0011 VERI-WARNING] net 'v_sync_422' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:275)
[EFX-0011 VERI-WARNING] net 'de_422' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:276)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:758)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:759)
[EFX-0011 VERI-WARNING] input port 'clk_200m' is not connected on this instance (VDB-1013) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:339)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : scl_o. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:10)
[EFX-0200 WARNING] Removing redundant signal : scl_oe. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:11)
[EFX-0200 WARNING] Removing redundant signal : sda_o. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:13)
[EFX-0200 WARNING] Removing redundant signal : edid_sda_oe. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:26)
[EFX-0200 WARNING] Removing redundant signal : i2c_sda_in. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:27)
[EFX-0200 WARNING] Removing redundant signal : pblank_begin. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\phasealign_v1.v:27)
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : prst. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:28)
[EFX-0200 WARNING] Removing redundant signal : peyesize[4]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[3]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[2]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[1]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[0]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0200 WARNING] Removing redundant signal : clk_200m. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\dvi_decoder.v:23)
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0200 WARNING] Removing redundant signal : pixelclk5x. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:5)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[0]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[1]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[2]=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_dvi_decoder.clk_200m'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:339)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag_inst1_TDO'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:18)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[7]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[6]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[5]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[4]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[3]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_tx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 22:58:40
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:354)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:670)
[EFX-0011 VERI-WARNING] port 'packet_end' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:880)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'post_img_Y' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:417)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'post_img_Cb' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:418)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'post_img_Cr' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:419)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'blue_din' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:476)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'green_din' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:477)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'red_din' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:478)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:660)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:766)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:786)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:815)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:64)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:102)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:104)
[EFX-0011 VERI-WARNING] net 'frame_error_r[1]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:182)
[EFX-0011 VERI-WARNING] actual bit length 10 differs from formal bit length 32 for port 'ctrl_time' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:876)
[EFX-0011 VERI-WARNING] net 'y_422[7]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0011 VERI-WARNING] net 'c_422[7]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:273)
[EFX-0011 VERI-WARNING] net 'v_sync_422' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:275)
[EFX-0011 VERI-WARNING] net 'de_422' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:276)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:758)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:759)
[EFX-0011 VERI-WARNING] input port 'clk_200m' is not connected on this instance (VDB-1013) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:339)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : scl_o. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:10)
[EFX-0200 WARNING] Removing redundant signal : scl_oe. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:11)
[EFX-0200 WARNING] Removing redundant signal : sda_o. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:13)
[EFX-0200 WARNING] Removing redundant signal : edid_sda_oe. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:26)
[EFX-0200 WARNING] Removing redundant signal : i2c_sda_in. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:27)
[EFX-0200 WARNING] Removing redundant signal : pblank_begin. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\phasealign_v1.v:27)
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : prst. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:28)
[EFX-0200 WARNING] Removing redundant signal : peyesize[4]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[3]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[2]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[1]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[0]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0200 WARNING] Removing redundant signal : clk_200m. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\dvi_decoder.v:23)
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0200 WARNING] Removing redundant signal : pixelclk5x. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:5)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[0]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[1]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[2]=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_dvi_decoder.clk_200m'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:339)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag_inst1_TDO'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:18)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[7]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[6]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[5]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[4]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[3]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_tx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 23:06:58
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:354)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:669)
[EFX-0011 VERI-WARNING] port 'packet_end' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:879)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'post_img_Y' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:417)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'post_img_Cb' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:418)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'post_img_Cr' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:419)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'blue_din' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:475)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'green_din' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:476)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'red_din' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:477)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:659)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:765)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:785)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:814)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:64)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:102)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:104)
[EFX-0011 VERI-WARNING] net 'frame_error_r[1]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:182)
[EFX-0011 VERI-WARNING] actual bit length 10 differs from formal bit length 32 for port 'ctrl_time' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:875)
[EFX-0011 VERI-WARNING] net 'y_422[7]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0011 VERI-WARNING] net 'c_422[7]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:273)
[EFX-0011 VERI-WARNING] net 'v_sync_422' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:275)
[EFX-0011 VERI-WARNING] net 'de_422' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:276)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:757)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:758)
[EFX-0011 VERI-WARNING] input port 'clk_200m' is not connected on this instance (VDB-1013) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:339)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : scl_o. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:10)
[EFX-0200 WARNING] Removing redundant signal : scl_oe. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:11)
[EFX-0200 WARNING] Removing redundant signal : sda_o. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:13)
[EFX-0200 WARNING] Removing redundant signal : edid_sda_oe. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:26)
[EFX-0200 WARNING] Removing redundant signal : i2c_sda_in. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:27)
[EFX-0200 WARNING] Removing redundant signal : pblank_begin. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\phasealign_v1.v:27)
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : prst. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:28)
[EFX-0200 WARNING] Removing redundant signal : peyesize[4]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[3]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[2]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[1]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[0]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0200 WARNING] Removing redundant signal : clk_200m. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\dvi_decoder.v:23)
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0200 WARNING] Removing redundant signal : pixelclk5x. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:5)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[0]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[1]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[2]=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_dvi_decoder.clk_200m'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:339)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag_inst1_TDO'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:18)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[7]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[6]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[5]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[4]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[3]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_tx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 23:22:24
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:354)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:671)
[EFX-0011 VERI-WARNING] port 'packet_end' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:881)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'post_img_Y' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:419)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'post_img_Cb' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:420)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'post_img_Cr' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:421)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'blue_din' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:477)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'green_din' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:478)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'red_din' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:479)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:661)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:767)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:787)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:816)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:64)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:102)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:104)
[EFX-0011 VERI-WARNING] net 'frame_error_r[1]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:182)
[EFX-0011 VERI-WARNING] actual bit length 10 differs from formal bit length 32 for port 'ctrl_time' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:877)
[EFX-0011 VERI-WARNING] net 'y_422[7]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0011 VERI-WARNING] net 'c_422[7]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:273)
[EFX-0011 VERI-WARNING] net 'v_sync_422' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:275)
[EFX-0011 VERI-WARNING] net 'de_422' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:276)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:759)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:760)
[EFX-0011 VERI-WARNING] input port 'clk_200m' is not connected on this instance (VDB-1013) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:339)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : scl_o. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:10)
[EFX-0200 WARNING] Removing redundant signal : scl_oe. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:11)
[EFX-0200 WARNING] Removing redundant signal : sda_o. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:13)
[EFX-0200 WARNING] Removing redundant signal : edid_sda_oe. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:26)
[EFX-0200 WARNING] Removing redundant signal : i2c_sda_in. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:27)
[EFX-0200 WARNING] Removing redundant signal : pblank_begin. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\phasealign_v1.v:27)
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : prst. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:28)
[EFX-0200 WARNING] Removing redundant signal : peyesize[4]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[3]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[2]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[1]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[0]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0200 WARNING] Removing redundant signal : clk_200m. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\dvi_decoder.v:23)
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0200 WARNING] Removing redundant signal : pixelclk5x. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:5)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[0]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[1]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[2]=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_dvi_decoder.clk_200m'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:339)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag_inst1_TDO'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:18)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[7]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[6]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[5]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[4]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[3]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_tx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 23:34:41
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:354)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:671)
[EFX-0011 VERI-WARNING] port 'packet_end' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:881)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'post_img_Y' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:419)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'post_img_Cb' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:420)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'post_img_Cr' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:421)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'i_y_8b' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:438)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'i_cb_8b' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:439)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'i_cr_8b' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:440)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:661)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:767)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:787)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:816)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:64)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:102)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:104)
[EFX-0011 VERI-WARNING] net 'frame_error_r[1]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:182)
[EFX-0011 VERI-WARNING] actual bit length 10 differs from formal bit length 32 for port 'ctrl_time' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:877)
[EFX-0011 VERI-WARNING] net 'y_422[7]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0011 VERI-WARNING] net 'c_422[7]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:273)
[EFX-0011 VERI-WARNING] net 'v_sync_422' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:275)
[EFX-0011 VERI-WARNING] net 'de_422' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:276)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:759)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:760)
[EFX-0011 VERI-WARNING] input port 'clk_200m' is not connected on this instance (VDB-1013) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:339)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : scl_o. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:10)
[EFX-0200 WARNING] Removing redundant signal : scl_oe. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:11)
[EFX-0200 WARNING] Removing redundant signal : sda_o. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:13)
[EFX-0200 WARNING] Removing redundant signal : edid_sda_oe. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:26)
[EFX-0200 WARNING] Removing redundant signal : i2c_sda_in. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:27)
[EFX-0200 WARNING] Removing redundant signal : pblank_begin. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\phasealign_v1.v:27)
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : prst. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:28)
[EFX-0200 WARNING] Removing redundant signal : peyesize[4]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[3]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[2]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[1]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[0]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0200 WARNING] Removing redundant signal : clk_200m. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\dvi_decoder.v:23)
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0200 WARNING] Removing redundant signal : pixelclk5x. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:5)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[0]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[1]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[2]=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_dvi_decoder.clk_200m'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:339)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag_inst1_TDO'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:18)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[7]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[6]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[5]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[4]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[3]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_tx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance ycbcr_to_rgb_inst/mult_4 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP24 instance ycbcr_to_rgb_inst/mult_11 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance ycbcr_to_rgb_inst/mult_12 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance ycbcr_to_rgb_inst/mult_16 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP24 instance ycbcr_to_rgb_inst/mult_17 is permanently disabled 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 23:49:07
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 30, 2023 23:51:01
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:354)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:674)
[EFX-0011 VERI-WARNING] port 'packet_end' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:884)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:664)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:770)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:790)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:819)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:64)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:102)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:104)
[EFX-0011 VERI-WARNING] net 'frame_error_r[1]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:182)
[EFX-0011 VERI-WARNING] actual bit length 10 differs from formal bit length 32 for port 'ctrl_time' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:880)
[EFX-0011 VERI-WARNING] net 'y_422[7]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0011 VERI-WARNING] net 'c_422[7]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:273)
[EFX-0011 VERI-WARNING] net 'v_sync_422' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:275)
[EFX-0011 VERI-WARNING] net 'de_422' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:276)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:762)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:763)
[EFX-0011 VERI-WARNING] input port 'clk_200m' is not connected on this instance (VDB-1013) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:339)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : scl_o. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:10)
[EFX-0200 WARNING] Removing redundant signal : scl_oe. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:11)
[EFX-0200 WARNING] Removing redundant signal : sda_o. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:13)
[EFX-0200 WARNING] Removing redundant signal : edid_sda_oe. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:26)
[EFX-0200 WARNING] Removing redundant signal : i2c_sda_in. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:27)
[EFX-0200 WARNING] Removing redundant signal : pblank_begin. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\phasealign_v1.v:27)
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : prst. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:28)
[EFX-0200 WARNING] Removing redundant signal : peyesize[4]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[3]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[2]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[1]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[0]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0200 WARNING] Removing redundant signal : clk_200m. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\dvi_decoder.v:23)
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0200 WARNING] Removing redundant signal : pixelclk5x. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:5)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[0]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[1]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[2]=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_dvi_decoder.clk_200m'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:339)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag_inst1_TDO'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:18)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[7]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[6]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[5]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[4]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[3]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_tx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 01, 2023 00:11:27
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:354)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:732)
[EFX-0011 VERI-WARNING] port 'packet_end' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:942)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:53)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 01, 2023 00:12:09
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:354)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:732)
[EFX-0011 VERI-WARNING] port 'packet_end' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:942)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:53)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 01, 2023 00:12:21
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:354)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:732)
[EFX-0011 VERI-WARNING] port 'packet_end' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:942)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:53)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 01, 2023 00:13:11
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_v_sync' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:52)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_h_sync' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:53)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_de' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:54)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'y_out' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:62)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:354)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:732)
[EFX-0011 VERI-WARNING] port 'packet_end' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:942)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:467)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:722)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:828)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:848)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:877)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:64)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:102)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:104)
[EFX-0011 VERI-WARNING] net 'frame_error_r[1]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:182)
[EFX-0011 VERI-WARNING] actual bit length 10 differs from formal bit length 32 for port 'ctrl_time' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:938)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:820)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:821)
[EFX-0011 VERI-WARNING] input port 'clk_200m' is not connected on this instance (VDB-1013) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:339)
[EFX-0011 VERI-WARNING] input port 'line_end' remains unconnected for this instance (VDB-1053) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:467)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : scl_o. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:10)
[EFX-0200 WARNING] Removing redundant signal : scl_oe. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:11)
[EFX-0200 WARNING] Removing redundant signal : sda_o. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:13)
[EFX-0200 WARNING] Removing redundant signal : edid_sda_oe. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:26)
[EFX-0200 WARNING] Removing redundant signal : i2c_sda_in. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:27)
[EFX-0200 WARNING] Removing redundant signal : pblank_begin. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\phasealign_v1.v:27)
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : prst. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:28)
[EFX-0200 WARNING] Removing redundant signal : peyesize[4]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[3]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[2]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[1]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[0]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0200 WARNING] Removing redundant signal : clk_200m. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\dvi_decoder.v:23)
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0200 WARNING] Removing redundant signal : pixelclk5x. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:5)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[0]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[1]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[2]=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_dvi_decoder.clk_200m'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:339)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i32.line_end'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:467)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag_inst1_TDO'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:18)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'Axi0Clk'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:820)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'axi0_rst_n'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:821)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SCL_OUT'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:59)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SCL_OE'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:60)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_tx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 01, 2023 00:23:11
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_v_sync' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:52)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_h_sync' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:53)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_de' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:54)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'y_out' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:62)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:354)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:760)
[EFX-0011 VERI-WARNING] port 'packet_end' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:970)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:495)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:750)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:856)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:876)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:905)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:64)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:102)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:104)
[EFX-0011 VERI-WARNING] net 'frame_error_r[1]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:182)
[EFX-0011 VERI-WARNING] actual bit length 10 differs from formal bit length 32 for port 'ctrl_time' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:966)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:848)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:849)
[EFX-0011 VERI-WARNING] input port 'clk_200m' is not connected on this instance (VDB-1013) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:339)
[EFX-0011 VERI-WARNING] input port 'line_end' remains unconnected for this instance (VDB-1053) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:495)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : scl_o. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:10)
[EFX-0200 WARNING] Removing redundant signal : scl_oe. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:11)
[EFX-0200 WARNING] Removing redundant signal : sda_o. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:13)
[EFX-0200 WARNING] Removing redundant signal : edid_sda_oe. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:26)
[EFX-0200 WARNING] Removing redundant signal : i2c_sda_in. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:27)
[EFX-0200 WARNING] Removing redundant signal : pblank_begin. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\phasealign_v1.v:27)
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : prst. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:28)
[EFX-0200 WARNING] Removing redundant signal : peyesize[4]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[3]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[2]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[1]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[0]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0200 WARNING] Removing redundant signal : clk_200m. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\dvi_decoder.v:23)
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0200 WARNING] Removing redundant signal : pixelclk5x. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:5)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[0]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[1]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[2]=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_dvi_decoder.clk_200m'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:339)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i32.line_end'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:495)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag_inst1_TDO'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:18)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'Axi0Clk'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:848)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'axi0_rst_n'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:849)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SCL_OUT'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:59)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SCL_OE'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:60)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_tx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 01, 2023 01:24:10
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_v_sync' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:52)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_h_sync' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:53)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_de' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:54)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'y_out' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:62)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:354)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:760)
[EFX-0011 VERI-WARNING] port 'packet_end' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:970)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:495)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:750)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:856)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:876)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:905)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:64)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:102)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:104)
[EFX-0011 VERI-WARNING] net 'frame_error_r[1]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:182)
[EFX-0011 VERI-WARNING] actual bit length 10 differs from formal bit length 32 for port 'ctrl_time' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:966)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:848)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:849)
[EFX-0011 VERI-WARNING] input port 'clk_200m' is not connected on this instance (VDB-1013) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:339)
[EFX-0011 VERI-WARNING] input port 'line_end' remains unconnected for this instance (VDB-1053) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:495)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : scl_o. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:10)
[EFX-0200 WARNING] Removing redundant signal : scl_oe. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:11)
[EFX-0200 WARNING] Removing redundant signal : sda_o. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:13)
[EFX-0200 WARNING] Removing redundant signal : edid_sda_oe. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:26)
[EFX-0200 WARNING] Removing redundant signal : i2c_sda_in. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:27)
[EFX-0200 WARNING] Removing redundant signal : pblank_begin. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\phasealign_v1.v:27)
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : prst. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:28)
[EFX-0200 WARNING] Removing redundant signal : peyesize[4]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[3]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[2]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[1]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[0]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0200 WARNING] Removing redundant signal : clk_200m. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\dvi_decoder.v:23)
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0200 WARNING] Removing redundant signal : pixelclk5x. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:5)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[0]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[1]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[2]=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_dvi_decoder.clk_200m'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:339)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i34.line_end'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:495)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag_inst1_TDO'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:18)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'Axi0Clk'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:848)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'axi0_rst_n'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:849)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SCL_OUT'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:59)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SCL_OE'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:60)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_tx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 01, 2023 01:30:25
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_v_sync' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:52)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_h_sync' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:53)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_de' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:54)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'y_out' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:62)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:354)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:760)
[EFX-0011 VERI-WARNING] port 'packet_end' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:970)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:495)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:750)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:856)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:876)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:905)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:64)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:102)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:104)
[EFX-0011 VERI-WARNING] net 'frame_error_r[1]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:182)
[EFX-0011 VERI-WARNING] actual bit length 10 differs from formal bit length 32 for port 'ctrl_time' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:966)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:848)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:849)
[EFX-0011 VERI-WARNING] input port 'clk_200m' is not connected on this instance (VDB-1013) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:339)
[EFX-0011 VERI-WARNING] input port 'line_end' remains unconnected for this instance (VDB-1053) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:495)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : scl_o. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:10)
[EFX-0200 WARNING] Removing redundant signal : scl_oe. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:11)
[EFX-0200 WARNING] Removing redundant signal : sda_o. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:13)
[EFX-0200 WARNING] Removing redundant signal : edid_sda_oe. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:26)
[EFX-0200 WARNING] Removing redundant signal : i2c_sda_in. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:27)
[EFX-0200 WARNING] Removing redundant signal : pblank_begin. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\phasealign_v1.v:27)
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : prst. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:28)
[EFX-0200 WARNING] Removing redundant signal : peyesize[4]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[3]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[2]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[1]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[0]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0200 WARNING] Removing redundant signal : clk_200m. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\dvi_decoder.v:23)
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0200 WARNING] Removing redundant signal : pixelclk5x. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:5)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[0]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[1]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[2]=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_dvi_decoder.clk_200m'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:339)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i34.line_end'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:495)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag_inst1_TDO'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:18)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'Axi0Clk'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:848)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'axi0_rst_n'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:849)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SCL_OUT'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:59)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SCL_OE'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:60)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 01, 2023 01:31:03
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_v_sync' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:52)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_h_sync' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:53)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_de' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:54)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'y_out' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:62)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:354)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:760)
[EFX-0011 VERI-WARNING] port 'packet_end' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:970)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:495)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:750)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:856)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:876)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:905)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:64)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:102)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:104)
[EFX-0011 VERI-WARNING] net 'frame_error_r[1]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:182)
[EFX-0011 VERI-WARNING] actual bit length 10 differs from formal bit length 32 for port 'ctrl_time' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:966)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:848)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:849)
[EFX-0011 VERI-WARNING] input port 'clk_200m' is not connected on this instance (VDB-1013) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:339)
[EFX-0011 VERI-WARNING] input port 'line_end' remains unconnected for this instance (VDB-1053) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:495)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : scl_o. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:10)
[EFX-0200 WARNING] Removing redundant signal : scl_oe. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:11)
[EFX-0200 WARNING] Removing redundant signal : sda_o. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:13)
[EFX-0200 WARNING] Removing redundant signal : edid_sda_oe. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:26)
[EFX-0200 WARNING] Removing redundant signal : i2c_sda_in. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:27)
[EFX-0200 WARNING] Removing redundant signal : pblank_begin. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\phasealign_v1.v:27)
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : prst. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:28)
[EFX-0200 WARNING] Removing redundant signal : peyesize[4]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[3]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[2]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[1]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[0]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0200 WARNING] Removing redundant signal : clk_200m. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\dvi_decoder.v:23)
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0200 WARNING] Removing redundant signal : pixelclk5x. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:5)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[0]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[1]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[2]=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_dvi_decoder.clk_200m'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:339)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i34.line_end'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:495)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag_inst1_TDO'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:18)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'Axi0Clk'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:848)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'axi0_rst_n'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:849)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SCL_OUT'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:59)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SCL_OE'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:60)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_tx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 01, 2023 01:47:25
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_v_sync' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:52)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_h_sync' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:53)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_de' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:54)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'y_out' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:62)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:354)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:760)
[EFX-0011 VERI-WARNING] port 'packet_end' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:970)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:750)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:856)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:876)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:905)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:64)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:102)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:104)
[EFX-0011 VERI-WARNING] net 'frame_error_r[1]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:182)
[EFX-0011 VERI-WARNING] actual bit length 10 differs from formal bit length 32 for port 'ctrl_time' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:966)
[EFX-0011 VERI-WARNING] net 'y_422[7]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0011 VERI-WARNING] net 'c_422[7]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:273)
[EFX-0011 VERI-WARNING] net 'v_sync_422' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:275)
[EFX-0011 VERI-WARNING] net 'de_422' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:276)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:848)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:849)
[EFX-0011 VERI-WARNING] input port 'clk_200m' is not connected on this instance (VDB-1013) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:339)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : scl_o. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:10)
[EFX-0200 WARNING] Removing redundant signal : scl_oe. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:11)
[EFX-0200 WARNING] Removing redundant signal : sda_o. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:13)
[EFX-0200 WARNING] Removing redundant signal : edid_sda_oe. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:26)
[EFX-0200 WARNING] Removing redundant signal : i2c_sda_in. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:27)
[EFX-0200 WARNING] Removing redundant signal : pblank_begin. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\phasealign_v1.v:27)
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : prst. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:28)
[EFX-0200 WARNING] Removing redundant signal : peyesize[4]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[3]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[2]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[1]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[0]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0200 WARNING] Removing redundant signal : clk_200m. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\dvi_decoder.v:23)
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0200 WARNING] Removing redundant signal : pixelclk5x. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:5)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[0]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[1]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[2]=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_dvi_decoder.clk_200m'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:339)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag_inst1_TDO'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:18)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[7]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[6]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[5]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[4]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[3]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_tx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_ycbcr_2rgb/mult_4 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP24 instance u_ycbcr_2rgb/mult_11 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_ycbcr_2rgb/mult_12 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_ycbcr_2rgb/mult_16 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP24 instance u_ycbcr_2rgb/mult_17 is permanently disabled 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 01, 2023 02:00:30
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_v_sync' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:52)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_h_sync' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:53)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_de' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:54)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'y_out' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:62)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:354)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:762)
[EFX-0011 VERI-WARNING] port 'packet_end' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:972)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'post_img_Cb' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:490)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'post_img_Cr' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:491)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:752)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:858)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:878)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:907)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:64)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:102)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:104)
[EFX-0011 VERI-WARNING] net 'frame_error_r[1]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:182)
[EFX-0011 VERI-WARNING] actual bit length 10 differs from formal bit length 32 for port 'ctrl_time' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:968)
[EFX-0011 VERI-WARNING] net 'cb_444[7]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:266)
[EFX-0011 VERI-WARNING] net 'cr_444[7]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:267)
[EFX-0011 VERI-WARNING] net 'y_422[7]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0011 VERI-WARNING] net 'c_422[7]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:273)
[EFX-0011 VERI-WARNING] net 'v_sync_422' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:275)
[EFX-0011 VERI-WARNING] net 'de_422' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:276)
[EFX-0011 VERI-WARNING] input port 'clk_200m' is not connected on this instance (VDB-1013) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:339)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 01, 2023 02:01:59
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_v_sync' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:52)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_h_sync' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:53)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_de' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:54)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'y_out' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:62)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:354)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:762)
[EFX-0011 VERI-WARNING] port 'packet_end' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:972)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'i_cb_8b' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:536)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'i_cr_8b' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:537)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:752)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:858)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:878)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:907)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:64)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:102)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:104)
[EFX-0011 VERI-WARNING] net 'frame_error_r[1]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:182)
[EFX-0011 VERI-WARNING] actual bit length 10 differs from formal bit length 32 for port 'ctrl_time' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:968)
[EFX-0011 VERI-WARNING] net 'y_422[7]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0011 VERI-WARNING] net 'c_422[7]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:273)
[EFX-0011 VERI-WARNING] net 'v_sync_422' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:275)
[EFX-0011 VERI-WARNING] net 'de_422' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:276)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:850)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:851)
[EFX-0011 VERI-WARNING] input port 'clk_200m' is not connected on this instance (VDB-1013) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:339)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : scl_o. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:10)
[EFX-0200 WARNING] Removing redundant signal : scl_oe. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:11)
[EFX-0200 WARNING] Removing redundant signal : sda_o. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:13)
[EFX-0200 WARNING] Removing redundant signal : edid_sda_oe. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:26)
[EFX-0200 WARNING] Removing redundant signal : i2c_sda_in. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:27)
[EFX-0200 WARNING] Removing redundant signal : pblank_begin. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\phasealign_v1.v:27)
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : prst. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:28)
[EFX-0200 WARNING] Removing redundant signal : peyesize[4]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[3]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[2]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[1]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[0]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0200 WARNING] Removing redundant signal : clk_200m. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\dvi_decoder.v:23)
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0200 WARNING] Removing redundant signal : pixelclk5x. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:5)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[0]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[1]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[2]=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_dvi_decoder.clk_200m'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:339)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag_inst1_TDO'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:18)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[7]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[6]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[5]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[4]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[3]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_tx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_ycbcr_2rgb/mult_4 is permanently disabled 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 01, 2023 02:16:08
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_v_sync' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:52)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_h_sync' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:53)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_de' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:54)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'y_out' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:62)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:354)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:762)
[EFX-0011 VERI-WARNING] port 'packet_end' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:972)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0011 VERI-WARNING] expression size 8 truncated to fit in target size 1 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:493)
[EFX-0011 VERI-WARNING] expression size 8 truncated to fit in target size 1 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:494)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'i_cb_8b' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:536)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'i_cr_8b' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:537)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:752)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:858)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:878)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:907)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:64)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:102)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:104)
[EFX-0011 VERI-WARNING] net 'frame_error_r[1]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:182)
[EFX-0011 VERI-WARNING] actual bit length 10 differs from formal bit length 32 for port 'ctrl_time' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:968)
[EFX-0011 VERI-WARNING] net 'y_422[7]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0011 VERI-WARNING] net 'c_422[7]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:273)
[EFX-0011 VERI-WARNING] net 'v_sync_422' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:275)
[EFX-0011 VERI-WARNING] net 'de_422' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:276)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:850)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:851)
[EFX-0011 VERI-WARNING] input port 'clk_200m' is not connected on this instance (VDB-1013) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:339)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : scl_o. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:10)
[EFX-0200 WARNING] Removing redundant signal : scl_oe. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:11)
[EFX-0200 WARNING] Removing redundant signal : sda_o. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:13)
[EFX-0200 WARNING] Removing redundant signal : edid_sda_oe. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:26)
[EFX-0200 WARNING] Removing redundant signal : i2c_sda_in. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:27)
[EFX-0200 WARNING] Removing redundant signal : pblank_begin. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\phasealign_v1.v:27)
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : prst. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:28)
[EFX-0200 WARNING] Removing redundant signal : peyesize[4]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[3]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[2]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[1]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[0]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0200 WARNING] Removing redundant signal : clk_200m. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\dvi_decoder.v:23)
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0200 WARNING] Removing redundant signal : pixelclk5x. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:5)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[0]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[1]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[2]=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_dvi_decoder.clk_200m'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:339)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag_inst1_TDO'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:18)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[7]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[6]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[5]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[4]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[3]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_tx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_ycbcr_2rgb/mult_4 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP24 instance u_ycbcr_2rgb/mult_11 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_ycbcr_2rgb/mult_12 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_ycbcr_2rgb/mult_16 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP24 instance u_ycbcr_2rgb/mult_17 is permanently disabled 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 01, 2023 02:22:53
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_v_sync' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:52)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_h_sync' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:53)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_de' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:54)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'y_out' is not allowed (VERI-1372) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:62)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:354)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:762)
[EFX-0011 VERI-WARNING] port 'packet_end' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:972)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0011 VERI-WARNING] expression size 8 truncated to fit in target size 1 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:493)
[EFX-0011 VERI-WARNING] expression size 8 truncated to fit in target size 1 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:494)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'i_cb_8b' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:536)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'i_cr_8b' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:537)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:752)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:858)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:878)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:907)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:64)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:102)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:104)
[EFX-0011 VERI-WARNING] net 'frame_error_r[1]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:182)
[EFX-0011 VERI-WARNING] actual bit length 10 differs from formal bit length 32 for port 'ctrl_time' (VERI-1330) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:968)
[EFX-0011 VERI-WARNING] net 'y_422[7]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0011 VERI-WARNING] net 'c_422[7]' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:273)
[EFX-0011 VERI-WARNING] net 'v_sync_422' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:275)
[EFX-0011 VERI-WARNING] net 'de_422' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:276)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:850)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:851)
[EFX-0011 VERI-WARNING] input port 'clk_200m' is not connected on this instance (VDB-1013) (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:339)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : scl_o. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:10)
[EFX-0200 WARNING] Removing redundant signal : scl_oe. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:11)
[EFX-0200 WARNING] Removing redundant signal : sda_o. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:13)
[EFX-0200 WARNING] Removing redundant signal : edid_sda_oe. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:26)
[EFX-0200 WARNING] Removing redundant signal : i2c_sda_in. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:27)
[EFX-0200 WARNING] Removing redundant signal : pblank_begin. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\phasealign_v1.v:27)
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : prst. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:28)
[EFX-0200 WARNING] Removing redundant signal : peyesize[4]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[3]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[2]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[1]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[0]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0200 WARNING] Removing redundant signal : clk_200m. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\dvi_decoder.v:23)
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0200 WARNING] Removing redundant signal : pixelclk5x. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:5)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[0]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[1]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[2]=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_dvi_decoder.clk_200m'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:339)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag_inst1_TDO'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:18)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[7]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[6]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[5]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[4]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[3]'. (F:\FPGA_Project\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_tx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_ycbcr_2rgb/mult_4 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP24 instance u_ycbcr_2rgb/mult_11 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_ycbcr_2rgb/mult_12 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_ycbcr_2rgb/mult_16 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP24 instance u_ycbcr_2rgb/mult_17 is permanently disabled 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 04, 2023 14:27:53
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_v_sync' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:52)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_h_sync' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:53)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_de' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:54)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'y_out' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:62)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:354)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:763)
[EFX-0011 VERI-WARNING] port 'packet_end' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:973)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0011 VERI-WARNING] expression size 8 truncated to fit in target size 1 (VERI-1209) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:494)
[EFX-0011 VERI-WARNING] expression size 8 truncated to fit in target size 1 (VERI-1209) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:495)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:753)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:859)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:879)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:908)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:64)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:102)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:104)
[EFX-0011 VERI-WARNING] net 'frame_error_r[1]' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\uart\uart_rx.v:182)
[EFX-0011 VERI-WARNING] actual bit length 10 differs from formal bit length 32 for port 'ctrl_time' (VERI-1330) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:969)
[EFX-0011 VERI-WARNING] net 'y_422[7]' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0011 VERI-WARNING] net 'c_422[7]' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:273)
[EFX-0011 VERI-WARNING] net 'v_sync_422' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:275)
[EFX-0011 VERI-WARNING] net 'de_422' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:276)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:851)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:852)
[EFX-0011 VERI-WARNING] input port 'clk_200m' is not connected on this instance (VDB-1013) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:339)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : scl_o. (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:10)
[EFX-0200 WARNING] Removing redundant signal : scl_oe. (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:11)
[EFX-0200 WARNING] Removing redundant signal : sda_o. (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:13)
[EFX-0200 WARNING] Removing redundant signal : edid_sda_oe. (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:26)
[EFX-0200 WARNING] Removing redundant signal : i2c_sda_in. (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:27)
[EFX-0200 WARNING] Removing redundant signal : pblank_begin. (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\phasealign_v1.v:27)
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : prst. (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:28)
[EFX-0200 WARNING] Removing redundant signal : peyesize[4]. (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[3]. (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[2]. (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[1]. (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[0]. (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0200 WARNING] Removing redundant signal : clk_200m. (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\dvi_decoder.v:23)
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0200 WARNING] Removing redundant signal : pixelclk5x. (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:5)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:99)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[0]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[1]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[2]=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_dvi_decoder.clk_200m'. (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:339)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag_inst1_TDO'. (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:18)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[7]'. (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[6]'. (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[5]'. (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[4]'. (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[3]'. (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_tx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 04, 2023 14:43:17
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_v_sync' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:52)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_h_sync' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:53)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_de' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:54)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'y_out' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:62)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:354)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:695)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:685)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:716)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:736)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:765)
[EFX-0011 VERI-WARNING] net 'y_422[7]' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0011 VERI-WARNING] net 'c_422[7]' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:273)
[EFX-0011 VERI-WARNING] net 'v_sync_422' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:275)
[EFX-0011 VERI-WARNING] net 'de_422' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:276)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:708)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:709)
[EFX-0011 VERI-WARNING] input port 'clk_200m' is not connected on this instance (VDB-1013) (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:339)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx' wire 'uart_tx' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx' wire 'uart_tx' is not driven.
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : scl_o. (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:10)
[EFX-0200 WARNING] Removing redundant signal : scl_oe. (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:11)
[EFX-0200 WARNING] Removing redundant signal : sda_o. (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:13)
[EFX-0200 WARNING] Removing redundant signal : edid_sda_oe. (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:26)
[EFX-0200 WARNING] Removing redundant signal : i2c_sda_in. (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:27)
[EFX-0200 WARNING] Removing redundant signal : pblank_begin. (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\phasealign_v1.v:27)
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : prst. (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:28)
[EFX-0200 WARNING] Removing redundant signal : peyesize[4]. (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[3]. (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[2]. (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[1]. (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[0]. (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0200 WARNING] Removing redundant signal : clk_200m. (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\hdmi_in\dvi_decoder.v:23)
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0200 WARNING] Removing redundant signal : pixelclk5x. (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:5)
[EFX-0200 WARNING] Removing redundant signal : frame_num[1]. (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_info_det.v:20)
[EFX-0200 WARNING] Removing redundant signal : frame_num[0]. (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\frame_info_det.v:20)
[EFX-0266 WARNING] Module Instance 'U1_AddrCnt' input pin tied to constant (SyncClr=0).
[EFX-0200 WARNING] Removing redundant signal : i[31]. (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\DC_FIFO.v:750)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\DC_FIFO.v:750)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\DC_FIFO.v:750)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\frame_buffer\DC_FIFO.v:750)
[EFX-0266 WARNING] Module Instance 'U1_AddrCnt' input pin tied to constant (SyncClr=0).
[EFX-0266 WARNING] Module Instance 'u_data_tx' input pin tied to constant (frame_en=1).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_dvi_decoder.clk_200m'. (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:339)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag_inst1_TDO'. (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:18)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_tx'. (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[7]'. (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[6]'. (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[5]'. (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[4]'. (F:\FPGA_PRJ\YLS\01_Ti60F225_demo_v7\efinity_project\source\top_module\example_top.v:272)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_tx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port clk_10m is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port uart_rx is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 14, 2023 15:07:03
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_v_sync' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:52)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_h_sync' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:53)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_de' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:54)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'y_out' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:62)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:354)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:695)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:685)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:716)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:736)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:765)
[EFX-0011 VERI-WARNING] net 'y_422[7]' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:272)
[EFX-0011 VERI-WARNING] net 'c_422[7]' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:273)
[EFX-0011 VERI-WARNING] net 'v_sync_422' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:275)
[EFX-0011 VERI-WARNING] net 'de_422' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:276)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:708)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:709)
[EFX-0011 VERI-WARNING] input port 'clk_200m' is not connected on this instance (VDB-1013) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:339)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx' wire 'uart_tx' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx' wire 'uart_tx' is not driven.
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : scl_o. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:10)
[EFX-0200 WARNING] Removing redundant signal : scl_oe. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:11)
[EFX-0200 WARNING] Removing redundant signal : sda_o. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:13)
[EFX-0200 WARNING] Removing redundant signal : edid_sda_oe. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:26)
[EFX-0200 WARNING] Removing redundant signal : i2c_sda_in. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:27)
[EFX-0200 WARNING] Removing redundant signal : pblank_begin. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\phasealign_v1.v:27)
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : prst. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:28)
[EFX-0200 WARNING] Removing redundant signal : peyesize[4]. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[3]. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[2]. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[1]. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[0]. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0200 WARNING] Removing redundant signal : clk_200m. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\dvi_decoder.v:23)
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0200 WARNING] Removing redundant signal : pixelclk5x. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:5)
[EFX-0200 WARNING] Removing redundant signal : frame_num[1]. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\frame_info_det.v:20)
[EFX-0200 WARNING] Removing redundant signal : frame_num[0]. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\frame_info_det.v:20)
[EFX-0266 WARNING] Module Instance 'U1_AddrCnt' input pin tied to constant (SyncClr=0).
[EFX-0200 WARNING] Removing redundant signal : i[31]. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\DC_FIFO.v:750)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\DC_FIFO.v:750)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\DC_FIFO.v:750)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\DC_FIFO.v:750)
[EFX-0266 WARNING] Module Instance 'U1_AddrCnt' input pin tied to constant (SyncClr=0).
[EFX-0266 WARNING] Module Instance 'u_data_tx' input pin tied to constant (frame_en=1).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_dvi_decoder.clk_200m'. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:339)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag_inst1_TDO'. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:18)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_tx'. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[7]'. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[6]'. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[5]'. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:272)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'y_422[4]'. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:272)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_tx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port clk_10m is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port uart_rx is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 14, 2023 22:01:50
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 14, 2023 22:02:50
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_v_sync' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:52)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_h_sync' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:53)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_de' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:54)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'y_out' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:62)
[EFX-0011 VERI-WARNING] parameter 'RS_START' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:81)
[EFX-0011 VERI-WARNING] parameter 'RS_READ_LINE' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:82)
[EFX-0011 VERI-WARNING] parameter 'WS_START' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:327)
[EFX-0011 VERI-WARNING] parameter 'WS_DISCARD' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:328)
[EFX-0011 VERI-WARNING] parameter 'WS_READ' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:329)
[EFX-0011 VERI-WARNING] parameter 'WS_DONE' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:330)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:357)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:754)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:405)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:1263)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 12 for port 'wr_datacount_o' (VERI-1330) (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:90)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 12 for port 'rd_datacount_o' (VERI-1330) (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:82)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:123)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:130)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 25 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:131)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 25 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:153)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:305)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:307)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:362)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:382)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:384)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'addrB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:72)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'dataB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:73)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'addrB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:72)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'dataB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:73)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'addrB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:72)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'dataB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:73)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'addrB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:72)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'dataB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:73)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 3 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:96)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:97)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 3 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:100)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 3 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:101)
[EFX-0011 VERI-WARNING] net 'ramDataOutA[15][23]' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0011 VERI-WARNING] net 'ramDataOutB[15][23]' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:52)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'i_vout_read' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:443)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 8 for port 'i_discard_cnt' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:444)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'i_src_image_x' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:445)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'i_src_image_y' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:446)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'i_des_image_x' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:447)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'i_des_image_y' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:448)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 22 for port 'i_scaler_x_ratio' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:449)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 22 for port 'i_scaler_y_ratio' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:450)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 25 for port 'i_left_offset' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:451)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 14 for port 'i_top_offset' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:452)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'i_scaler_type' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:453)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:744)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:775)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:795)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:824)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:767)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:768)
[EFX-0011 VERI-WARNING] input port 'clk_200m' is not connected on this instance (VDB-1013) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:342)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx' wire 'uart_tx' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx' wire 'uart_tx' is not driven.
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : scl_o. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:10)
[EFX-0200 WARNING] Removing redundant signal : scl_oe. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:11)
[EFX-0200 WARNING] Removing redundant signal : sda_o. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:13)
[EFX-0200 WARNING] Removing redundant signal : edid_sda_oe. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:26)
[EFX-0200 WARNING] Removing redundant signal : i2c_sda_in. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:27)
[EFX-0200 WARNING] Removing redundant signal : pblank_begin. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\phasealign_v1.v:27)
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : prst. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:28)
[EFX-0200 WARNING] Removing redundant signal : peyesize[4]. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[3]. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[2]. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[1]. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[0]. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0200 WARNING] Removing redundant signal : clk_200m. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\dvi_decoder.v:23)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:298)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:299)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:299)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:299)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:299)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:299)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:299)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:82)
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[0]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[1]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[2]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[3]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[4]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[5]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[6]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[7]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[8]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[9]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[10]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[11]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[12]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[13]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[14]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[15]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[16]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[17]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[18]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[19]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[20]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[21]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[22]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[23]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (weB=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[0]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[1]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[2]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[3]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[4]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[5]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[6]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[7]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[8]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[9]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[10]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[11]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[12]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[13]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[14]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[15]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[16]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[17]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[18]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[19]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[20]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[21]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[22]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[23]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (weB=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[0]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[1]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[2]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[3]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[4]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[5]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[6]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[7]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[8]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[9]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[10]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[11]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[12]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[13]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[14]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[15]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[16]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[17]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[18]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[19]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[20]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[21]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[22]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[23]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (weB=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[0]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[1]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[2]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[3]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[4]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[5]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[6]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[7]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[8]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[9]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[10]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[11]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[12]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[13]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[14]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[15]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[16]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[17]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[18]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[19]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ramDataOutA[15][23]'. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ramDataOutA[15][22]'. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ramDataOutA[15][21]'. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ramDataOutA[15][20]'. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ramDataOutA[15][19]'. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ramDataOutA[15][18]'. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_tx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port clk_10m is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port uart_rx is unconnected and will be removed 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_101_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_110 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_139 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_140 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_141 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_142 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_255 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_256 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_257 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_258 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_371 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_372 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_373 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_374 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/n506_pp_0x0 is permanently disabled 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 14, 2023 22:15:35
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_v_sync' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:52)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_h_sync' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:53)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_de' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:54)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'y_out' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:62)
[EFX-0011 VERI-WARNING] parameter 'RS_START' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:81)
[EFX-0011 VERI-WARNING] parameter 'RS_READ_LINE' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:82)
[EFX-0011 VERI-WARNING] parameter 'WS_START' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:327)
[EFX-0011 VERI-WARNING] parameter 'WS_DISCARD' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:328)
[EFX-0011 VERI-WARNING] parameter 'WS_READ' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:329)
[EFX-0011 VERI-WARNING] parameter 'WS_DONE' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:330)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:357)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:754)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:405)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:1263)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 12 for port 'wr_datacount_o' (VERI-1330) (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:90)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 12 for port 'rd_datacount_o' (VERI-1330) (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:82)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:123)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:130)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 25 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:131)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 25 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:153)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:305)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:307)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:362)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:382)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:384)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'addrB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:72)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'dataB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:73)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'addrB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:72)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'dataB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:73)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'addrB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:72)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'dataB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:73)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'addrB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:72)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'dataB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:73)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 3 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:96)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:97)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 3 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:100)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 3 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:101)
[EFX-0011 VERI-WARNING] net 'ramDataOutA[15][23]' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0011 VERI-WARNING] net 'ramDataOutB[15][23]' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:52)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'i_vout_read' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:443)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 8 for port 'i_discard_cnt' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:444)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'i_src_image_x' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:445)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'i_src_image_y' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:446)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'i_des_image_x' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:447)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'i_des_image_y' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:448)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 22 for port 'i_scaler_x_ratio' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:449)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 22 for port 'i_scaler_y_ratio' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:450)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 25 for port 'i_left_offset' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:451)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 14 for port 'i_top_offset' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:452)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'i_scaler_type' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:453)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:744)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:775)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:795)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:824)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:767)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:768)
[EFX-0011 VERI-WARNING] input port 'clk_200m' is not connected on this instance (VDB-1013) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:342)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx' wire 'uart_tx' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx' wire 'uart_tx' is not driven.
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : scl_o. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:10)
[EFX-0200 WARNING] Removing redundant signal : scl_oe. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:11)
[EFX-0200 WARNING] Removing redundant signal : sda_o. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:13)
[EFX-0200 WARNING] Removing redundant signal : edid_sda_oe. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:26)
[EFX-0200 WARNING] Removing redundant signal : i2c_sda_in. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:27)
[EFX-0200 WARNING] Removing redundant signal : pblank_begin. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\phasealign_v1.v:27)
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : prst. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:28)
[EFX-0200 WARNING] Removing redundant signal : peyesize[4]. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[3]. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[2]. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[1]. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[0]. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0200 WARNING] Removing redundant signal : clk_200m. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\dvi_decoder.v:23)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:298)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:299)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:299)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:299)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:299)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:299)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:299)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:82)
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[0]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[1]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[2]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[3]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[4]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[5]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[6]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[7]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[8]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[9]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[10]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[11]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[12]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[13]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[14]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[15]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[16]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[17]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[18]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[19]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[20]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[21]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[22]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[23]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (weB=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[0]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[1]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[2]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[3]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[4]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[5]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[6]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[7]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[8]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[9]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[10]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[11]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[12]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[13]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[14]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[15]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[16]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[17]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[18]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[19]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[20]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[21]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[22]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[23]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (weB=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[0]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[1]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[2]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[3]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[4]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[5]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[6]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[7]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[8]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[9]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[10]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[11]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[12]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[13]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[14]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[15]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[16]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[17]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[18]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[19]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[20]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[21]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[22]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[23]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (weB=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[0]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[1]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[2]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[3]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[4]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[5]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[6]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[7]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[8]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[9]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[10]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[11]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[12]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[13]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[14]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[15]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[16]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[17]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[18]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[19]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ramDataOutA[15][23]'. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ramDataOutA[15][22]'. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ramDataOutA[15][21]'. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ramDataOutA[15][20]'. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ramDataOutA[15][19]'. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ramDataOutA[15][18]'. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_tx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port clk_10m is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port uart_rx is unconnected and will be removed 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_101_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_110 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_139 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_140 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_141 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_142 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_255 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_256 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_257 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_258 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_371 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_372 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_373 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_374 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/n506_pp_0x0 is permanently disabled 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 14, 2023 22:48:22
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_v_sync' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:52)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_h_sync' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:53)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_de' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:54)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'y_out' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:62)
[EFX-0011 VERI-WARNING] parameter 'RS_START' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:81)
[EFX-0011 VERI-WARNING] parameter 'RS_READ_LINE' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:82)
[EFX-0011 VERI-WARNING] parameter 'WS_START' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:327)
[EFX-0011 VERI-WARNING] parameter 'WS_DISCARD' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:328)
[EFX-0011 VERI-WARNING] parameter 'WS_READ' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:329)
[EFX-0011 VERI-WARNING] parameter 'WS_DONE' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:330)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:357)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:754)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:405)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:1263)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 12 for port 'wr_datacount_o' (VERI-1330) (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:90)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 12 for port 'rd_datacount_o' (VERI-1330) (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:82)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:123)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:130)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 25 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:131)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 25 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:153)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:305)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:307)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:362)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:382)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:384)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'addrB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:72)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'dataB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:73)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'addrB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:72)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'dataB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:73)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'addrB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:72)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'dataB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:73)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'addrB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:72)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'dataB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:73)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 3 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:96)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:97)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 3 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:100)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 3 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:101)
[EFX-0011 VERI-WARNING] net 'ramDataOutA[15][23]' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0011 VERI-WARNING] net 'ramDataOutB[15][23]' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:52)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'i_vout_read' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:443)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 8 for port 'i_discard_cnt' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:444)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'i_src_image_x' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:445)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'i_src_image_y' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:446)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'i_des_image_x' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:447)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'i_des_image_y' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:448)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 22 for port 'i_scaler_x_ratio' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:449)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 22 for port 'i_scaler_y_ratio' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:450)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 25 for port 'i_left_offset' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:451)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 14 for port 'i_top_offset' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:452)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'i_scaler_type' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:453)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:744)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:775)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:795)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:824)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:767)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:768)
[EFX-0011 VERI-WARNING] input port 'clk_200m' is not connected on this instance (VDB-1013) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:342)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx' wire 'uart_tx' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx' wire 'uart_tx' is not driven.
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : scl_o. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:10)
[EFX-0200 WARNING] Removing redundant signal : scl_oe. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:11)
[EFX-0200 WARNING] Removing redundant signal : sda_o. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:13)
[EFX-0200 WARNING] Removing redundant signal : edid_sda_oe. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:26)
[EFX-0200 WARNING] Removing redundant signal : i2c_sda_in. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:27)
[EFX-0200 WARNING] Removing redundant signal : pblank_begin. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\phasealign_v1.v:27)
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : prst. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:28)
[EFX-0200 WARNING] Removing redundant signal : peyesize[4]. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[3]. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[2]. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[1]. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[0]. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0200 WARNING] Removing redundant signal : clk_200m. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\dvi_decoder.v:23)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:298)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:299)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:299)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:299)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:299)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:299)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:299)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:82)
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[0]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[1]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[2]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[3]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[4]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[5]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[6]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[7]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[8]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[9]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[10]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[11]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[12]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[13]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[14]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[15]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[16]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[17]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[18]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[19]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[20]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[21]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[22]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[23]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (weB=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[0]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[1]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[2]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[3]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[4]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[5]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[6]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[7]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[8]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[9]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[10]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[11]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[12]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[13]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[14]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[15]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[16]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[17]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[18]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[19]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[20]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[21]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[22]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[23]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (weB=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[0]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[1]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[2]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[3]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[4]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[5]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[6]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[7]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[8]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[9]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[10]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[11]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[12]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[13]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[14]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[15]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[16]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[17]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[18]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[19]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[20]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[21]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[22]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[23]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (weB=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[0]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[1]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[2]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[3]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[4]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[5]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[6]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[7]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[8]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[9]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[10]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[11]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[12]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[13]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[14]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[15]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[16]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[17]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[18]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[19]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ramDataOutA[15][23]'. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ramDataOutA[15][22]'. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ramDataOutA[15][21]'. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ramDataOutA[15][20]'. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ramDataOutA[15][19]'. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ramDataOutA[15][18]'. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_tx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port clk_10m is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port uart_rx is unconnected and will be removed 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_101_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_110 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_139 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_140 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_141 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_142 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_255 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_256 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_257 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_258 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_371 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_372 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_373 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_374 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/n506_pp_0x0 is permanently disabled 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 15, 2023 00:05:20
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_v_sync' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:52)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_h_sync' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:53)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_de' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:54)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'y_out' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:62)
[EFX-0011 VERI-WARNING] parameter 'RS_START' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:81)
[EFX-0011 VERI-WARNING] parameter 'RS_READ_LINE' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:82)
[EFX-0011 VERI-WARNING] parameter 'WS_START' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:327)
[EFX-0011 VERI-WARNING] parameter 'WS_DISCARD' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:328)
[EFX-0011 VERI-WARNING] parameter 'WS_READ' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:329)
[EFX-0011 VERI-WARNING] parameter 'WS_DONE' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:330)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:357)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:754)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:405)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:1263)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 12 for port 'wr_datacount_o' (VERI-1330) (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:90)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 12 for port 'rd_datacount_o' (VERI-1330) (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:82)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:123)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:130)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 25 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:131)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 25 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:153)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:305)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:307)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:362)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:382)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:384)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'addrB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:72)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'dataB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:73)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'addrB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:72)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'dataB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:73)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'addrB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:72)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'dataB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:73)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'addrB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:72)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'dataB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:73)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 3 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:96)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:97)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 3 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:100)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 3 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:101)
[EFX-0011 VERI-WARNING] net 'ramDataOutA[15][23]' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0011 VERI-WARNING] net 'ramDataOutB[15][23]' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:52)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'i_vout_read' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:443)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 8 for port 'i_discard_cnt' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:444)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'i_src_image_x' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:445)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'i_src_image_y' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:446)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'i_des_image_x' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:447)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'i_des_image_y' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:448)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 22 for port 'i_scaler_x_ratio' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:449)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 22 for port 'i_scaler_y_ratio' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:450)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 25 for port 'i_left_offset' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:451)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 14 for port 'i_top_offset' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:452)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'i_scaler_type' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:453)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:744)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:775)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:795)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:824)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:767)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:768)
[EFX-0011 VERI-WARNING] input port 'clk_200m' is not connected on this instance (VDB-1013) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:342)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx' wire 'uart_tx' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx' wire 'uart_tx' is not driven.
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : scl_o. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:10)
[EFX-0200 WARNING] Removing redundant signal : scl_oe. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:11)
[EFX-0200 WARNING] Removing redundant signal : sda_o. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:13)
[EFX-0200 WARNING] Removing redundant signal : edid_sda_oe. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:26)
[EFX-0200 WARNING] Removing redundant signal : i2c_sda_in. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:27)
[EFX-0200 WARNING] Removing redundant signal : pblank_begin. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\phasealign_v1.v:27)
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : prst. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:28)
[EFX-0200 WARNING] Removing redundant signal : peyesize[4]. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[3]. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[2]. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[1]. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[0]. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0200 WARNING] Removing redundant signal : clk_200m. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\dvi_decoder.v:23)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:298)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:299)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:299)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:299)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:299)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:299)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:299)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:82)
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[0]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[1]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[2]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[3]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[4]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[5]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[6]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[7]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[8]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[9]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[10]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[11]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[12]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[13]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[14]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[15]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[16]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[17]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[18]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[19]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[20]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[21]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[22]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[23]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (weB=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[0]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[1]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[2]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[3]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[4]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[5]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[6]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[7]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[8]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[9]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[10]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[11]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[12]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[13]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[14]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[15]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[16]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[17]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[18]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[19]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[20]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[21]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[22]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[23]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (weB=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[0]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[1]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[2]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[3]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[4]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[5]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[6]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[7]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[8]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[9]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[10]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[11]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[12]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[13]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[14]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[15]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[16]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[17]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[18]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[19]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[20]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[21]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[22]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[23]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (weB=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[0]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[1]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[2]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[3]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[4]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[5]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[6]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[7]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[8]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[9]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[10]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[11]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[12]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[13]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[14]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[15]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[16]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[17]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[18]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[19]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ramDataOutA[15][23]'. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ramDataOutA[15][22]'. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ramDataOutA[15][21]'. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ramDataOutA[15][20]'. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ramDataOutA[15][19]'. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ramDataOutA[15][18]'. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_tx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port clk_10m is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port uart_rx is unconnected and will be removed 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_101_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_110 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_139 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_140 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_141 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_142 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_255 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_256 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_257 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_258 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_371 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_372 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_373 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_374 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/n506_pp_0x0 is permanently disabled 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 15, 2023 12:32:23
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_v_sync' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:52)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_h_sync' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:53)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_de' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:54)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'y_out' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:62)
[EFX-0011 VERI-WARNING] parameter 'RS_START' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:81)
[EFX-0011 VERI-WARNING] parameter 'RS_READ_LINE' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:82)
[EFX-0011 VERI-WARNING] parameter 'WS_START' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:327)
[EFX-0011 VERI-WARNING] parameter 'WS_DISCARD' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:328)
[EFX-0011 VERI-WARNING] parameter 'WS_READ' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:329)
[EFX-0011 VERI-WARNING] parameter 'WS_DONE' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:330)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:367)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:764)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:415)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:1263)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 12 for port 'wr_datacount_o' (VERI-1330) (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:90)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 12 for port 'rd_datacount_o' (VERI-1330) (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:82)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:123)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:130)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 25 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:131)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 25 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:153)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:305)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:307)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:362)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:382)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:384)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'addrB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:72)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'dataB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:73)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'addrB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:72)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'dataB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:73)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'addrB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:72)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'dataB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:73)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'addrB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:72)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'dataB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:73)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 3 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:96)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:97)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 3 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:100)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 3 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:101)
[EFX-0011 VERI-WARNING] net 'ramDataOutA[15][23]' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0011 VERI-WARNING] net 'ramDataOutB[15][23]' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:52)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'i_vout_read' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:453)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 8 for port 'i_discard_cnt' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:454)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'i_src_image_x' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:455)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'i_src_image_y' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:456)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'i_des_image_x' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:457)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'i_des_image_y' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:458)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 22 for port 'i_scaler_x_ratio' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:459)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 22 for port 'i_scaler_y_ratio' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:460)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 25 for port 'i_left_offset' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:461)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 14 for port 'i_top_offset' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:462)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'i_scaler_type' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:463)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:754)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:785)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:805)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:834)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:777)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:778)
[EFX-0011 VERI-WARNING] input port 'clk_200m' is not connected on this instance (VDB-1013) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:352)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx' wire 'uart_tx' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx' wire 'uart_tx' is not driven.
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : scl_o. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:10)
[EFX-0200 WARNING] Removing redundant signal : scl_oe. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:11)
[EFX-0200 WARNING] Removing redundant signal : sda_o. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:13)
[EFX-0200 WARNING] Removing redundant signal : edid_sda_oe. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:26)
[EFX-0200 WARNING] Removing redundant signal : i2c_sda_in. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:27)
[EFX-0200 WARNING] Removing redundant signal : pblank_begin. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\phasealign_v1.v:27)
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : prst. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:28)
[EFX-0200 WARNING] Removing redundant signal : peyesize[4]. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[3]. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[2]. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[1]. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[0]. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0200 WARNING] Removing redundant signal : clk_200m. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\dvi_decoder.v:23)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:298)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:299)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:299)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:299)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:299)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:299)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:299)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:82)
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[0]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[1]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[2]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[3]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[4]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[5]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[6]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[7]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[8]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[9]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[10]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[11]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[12]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[13]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[14]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[15]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[16]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[17]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[18]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[19]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[20]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[21]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[22]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[23]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (weB=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[0]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[1]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[2]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[3]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[4]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[5]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[6]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[7]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[8]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[9]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[10]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[11]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[12]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[13]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[14]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[15]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[16]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[17]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[18]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[19]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[20]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[21]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[22]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[23]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (weB=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[0]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[1]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[2]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[3]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[4]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[5]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[6]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[7]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[8]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[9]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[10]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[11]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[12]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[13]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[14]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[15]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[16]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[17]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[18]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[19]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[20]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[21]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[22]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[23]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (weB=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[0]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[1]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[2]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[3]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[4]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[5]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[6]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[7]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[8]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[9]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[10]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[11]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[12]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[13]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[14]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[15]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[16]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[17]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[18]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[19]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ramDataOutA[15][23]'. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ramDataOutA[15][22]'. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ramDataOutA[15][21]'. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ramDataOutA[15][20]'. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ramDataOutA[15][19]'. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ramDataOutA[15][18]'. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_tx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port clk_10m is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port uart_rx is unconnected and will be removed 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_101_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_110 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_139 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_140 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_141 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_142 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_255 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_256 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_257 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_258 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_371 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_372 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_373 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_374 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/n506_pp_0x0 is permanently disabled 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 15, 2023 12:57:30
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_v_sync' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:52)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_h_sync' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:53)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_de' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:54)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'y_out' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:62)
[EFX-0011 VERI-WARNING] parameter 'RS_START' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:81)
[EFX-0011 VERI-WARNING] parameter 'RS_READ_LINE' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:82)
[EFX-0011 VERI-WARNING] parameter 'WS_START' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:327)
[EFX-0011 VERI-WARNING] parameter 'WS_DISCARD' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:328)
[EFX-0011 VERI-WARNING] parameter 'WS_READ' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:329)
[EFX-0011 VERI-WARNING] parameter 'WS_DONE' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:330)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:367)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:764)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:415)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:1263)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 12 for port 'wr_datacount_o' (VERI-1330) (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:90)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 12 for port 'rd_datacount_o' (VERI-1330) (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:82)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:123)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:130)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 25 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:131)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 25 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:153)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:305)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:307)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:362)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:382)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:384)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'addrB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:72)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'dataB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:73)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'addrB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:72)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'dataB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:73)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'addrB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:72)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'dataB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:73)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'addrB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:72)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'dataB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:73)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 3 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:96)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:97)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 3 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:100)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 3 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:101)
[EFX-0011 VERI-WARNING] net 'ramDataOutA[15][23]' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0011 VERI-WARNING] net 'ramDataOutB[15][23]' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:52)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'i_vout_read' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:453)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 8 for port 'i_discard_cnt' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:454)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'i_src_image_x' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:455)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'i_src_image_y' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:456)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'i_des_image_x' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:457)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'i_des_image_y' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:458)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 22 for port 'i_scaler_x_ratio' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:459)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 22 for port 'i_scaler_y_ratio' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:460)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 25 for port 'i_left_offset' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:461)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 14 for port 'i_top_offset' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:462)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'i_scaler_type' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:463)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:754)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:785)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:805)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:834)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:777)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:778)
[EFX-0011 VERI-WARNING] input port 'clk_200m' is not connected on this instance (VDB-1013) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:352)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx' wire 'uart_tx' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx' wire 'uart_tx' is not driven.
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : scl_o. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:10)
[EFX-0200 WARNING] Removing redundant signal : scl_oe. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:11)
[EFX-0200 WARNING] Removing redundant signal : sda_o. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:13)
[EFX-0200 WARNING] Removing redundant signal : edid_sda_oe. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:26)
[EFX-0200 WARNING] Removing redundant signal : i2c_sda_in. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:27)
[EFX-0200 WARNING] Removing redundant signal : pblank_begin. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\phasealign_v1.v:27)
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : prst. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:28)
[EFX-0200 WARNING] Removing redundant signal : peyesize[4]. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[3]. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[2]. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[1]. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[0]. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0200 WARNING] Removing redundant signal : clk_200m. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\dvi_decoder.v:23)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:298)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:299)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:299)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:299)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:299)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:299)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:299)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (F:/FPGA_PRJ/YLS/EVA/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:82)
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[0]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[1]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[2]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[3]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[4]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[5]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[6]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[7]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[8]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[9]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[10]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[11]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[12]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[13]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[14]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[15]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[16]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[17]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[18]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[19]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[20]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[21]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[22]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[23]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (weB=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[0]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[1]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[2]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[3]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[4]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[5]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[6]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[7]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[8]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[9]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[10]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[11]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[12]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[13]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[14]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[15]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[16]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[17]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[18]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[19]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[20]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[21]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[22]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[23]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (weB=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[0]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[1]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[2]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[3]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[4]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[5]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[6]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[7]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[8]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[9]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[10]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[11]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[12]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[13]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[14]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[15]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[16]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[17]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[18]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[19]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[20]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[21]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[22]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[23]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (weB=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[0]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[1]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[2]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[3]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[4]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[5]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[6]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[7]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[8]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[9]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[10]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[11]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[12]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[13]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[14]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[15]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[16]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[17]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[18]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[19]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ramDataOutA[15][23]'. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ramDataOutA[15][22]'. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ramDataOutA[15][21]'. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ramDataOutA[15][20]'. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ramDataOutA[15][19]'. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ramDataOutA[15][18]'. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_tx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port clk_10m is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port uart_rx is unconnected and will be removed 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_101_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_110 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_139 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_140 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_141 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_142 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_255 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_256 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_257 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_258 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_371 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_372 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_373 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_374 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/n506_pp_0x0 is permanently disabled 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 15, 2023 13:29:52
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_v_sync' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:52)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_h_sync' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:53)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_de' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:54)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'y_out' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:62)
[EFX-0011 VERI-WARNING] parameter 'RS_START' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:81)
[EFX-0011 VERI-WARNING] parameter 'RS_READ_LINE' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:82)
[EFX-0011 VERI-WARNING] parameter 'WS_START' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:327)
[EFX-0011 VERI-WARNING] parameter 'WS_DISCARD' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:328)
[EFX-0011 VERI-WARNING] parameter 'WS_READ' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:329)
[EFX-0011 VERI-WARNING] parameter 'WS_DONE' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:330)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:367)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:726)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:716)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:747)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:767)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:796)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:739)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:740)
[EFX-0011 VERI-WARNING] input port 'clk_200m' is not connected on this instance (VDB-1013) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:352)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx' wire 'uart_tx' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx' wire 'uart_tx' is not driven.
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : scl_o. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:10)
[EFX-0200 WARNING] Removing redundant signal : scl_oe. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:11)
[EFX-0200 WARNING] Removing redundant signal : sda_o. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:13)
[EFX-0200 WARNING] Removing redundant signal : edid_sda_oe. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:26)
[EFX-0200 WARNING] Removing redundant signal : i2c_sda_in. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:27)
[EFX-0200 WARNING] Removing redundant signal : pblank_begin. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\phasealign_v1.v:27)
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : prst. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:28)
[EFX-0200 WARNING] Removing redundant signal : peyesize[4]. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[3]. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[2]. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[1]. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[0]. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0200 WARNING] Removing redundant signal : clk_200m. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\dvi_decoder.v:23)
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0200 WARNING] Removing redundant signal : pixelclk5x. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:5)
[EFX-0200 WARNING] Removing redundant signal : frame_num[1]. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\frame_info_det.v:20)
[EFX-0200 WARNING] Removing redundant signal : frame_num[0]. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\frame_info_det.v:20)
[EFX-0266 WARNING] Module Instance 'U1_AddrCnt' input pin tied to constant (SyncClr=0).
[EFX-0200 WARNING] Removing redundant signal : i[31]. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\DC_FIFO.v:750)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\DC_FIFO.v:750)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\DC_FIFO.v:750)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\DC_FIFO.v:750)
[EFX-0266 WARNING] Module Instance 'U1_AddrCnt' input pin tied to constant (SyncClr=0).
[EFX-0266 WARNING] Module Instance 'u_data_tx' input pin tied to constant (frame_en=1).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_dvi_decoder.clk_200m'. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:352)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag_inst1_TDO'. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:18)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_tx'. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:126)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'Axi0Clk'. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:739)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'axi0_rst_n'. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:740)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SCL_OUT'. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:63)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SCL_OE'. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:64)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_tx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_tx_slow_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_tx_pll_LOCKED is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port clk_10m is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port uart_rx is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 15, 2023 13:42:02
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_v_sync' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:52)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_h_sync' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:53)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_de' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:54)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'y_out' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:62)
[EFX-0011 VERI-WARNING] parameter 'RS_START' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:81)
[EFX-0011 VERI-WARNING] parameter 'RS_READ_LINE' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:82)
[EFX-0011 VERI-WARNING] parameter 'WS_START' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:327)
[EFX-0011 VERI-WARNING] parameter 'WS_DISCARD' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:328)
[EFX-0011 VERI-WARNING] parameter 'WS_READ' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:329)
[EFX-0011 VERI-WARNING] parameter 'WS_DONE' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:330)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:367)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:726)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:716)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:747)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:767)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:796)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:739)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:740)
[EFX-0011 VERI-WARNING] input port 'clk_200m' is not connected on this instance (VDB-1013) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:352)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx' wire 'uart_tx' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx' wire 'uart_tx' is not driven.
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : scl_o. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:10)
[EFX-0200 WARNING] Removing redundant signal : scl_oe. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:11)
[EFX-0200 WARNING] Removing redundant signal : sda_o. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:13)
[EFX-0200 WARNING] Removing redundant signal : edid_sda_oe. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:26)
[EFX-0200 WARNING] Removing redundant signal : i2c_sda_in. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:27)
[EFX-0200 WARNING] Removing redundant signal : pblank_begin. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\phasealign_v1.v:27)
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : prst. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:28)
[EFX-0200 WARNING] Removing redundant signal : peyesize[4]. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[3]. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[2]. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[1]. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[0]. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0200 WARNING] Removing redundant signal : clk_200m. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\dvi_decoder.v:23)
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0200 WARNING] Removing redundant signal : pixelclk5x. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:5)
[EFX-0200 WARNING] Removing redundant signal : frame_num[1]. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\frame_info_det.v:20)
[EFX-0200 WARNING] Removing redundant signal : frame_num[0]. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\frame_info_det.v:20)
[EFX-0266 WARNING] Module Instance 'U1_AddrCnt' input pin tied to constant (SyncClr=0).
[EFX-0200 WARNING] Removing redundant signal : i[31]. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\DC_FIFO.v:750)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\DC_FIFO.v:750)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\DC_FIFO.v:750)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\DC_FIFO.v:750)
[EFX-0266 WARNING] Module Instance 'U1_AddrCnt' input pin tied to constant (SyncClr=0).
[EFX-0266 WARNING] Module Instance 'u_data_tx' input pin tied to constant (frame_en=1).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_dvi_decoder.clk_200m'. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:352)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag_inst1_TDO'. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:18)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_tx'. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:126)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'Axi0Clk'. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:739)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'axi0_rst_n'. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:740)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SCL_OUT'. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:63)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SCL_OE'. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:64)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_tx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_tx_slow_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_tx_pll_LOCKED is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port clk_10m is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port uart_rx is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 15, 2023 14:10:44
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_v_sync' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:52)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_h_sync' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:53)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_de' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:54)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'y_out' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:62)
[EFX-0011 VERI-WARNING] parameter 'RS_START' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:81)
[EFX-0011 VERI-WARNING] parameter 'RS_READ_LINE' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:82)
[EFX-0011 VERI-WARNING] parameter 'WS_START' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:327)
[EFX-0011 VERI-WARNING] parameter 'WS_DISCARD' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:328)
[EFX-0011 VERI-WARNING] parameter 'WS_READ' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:329)
[EFX-0011 VERI-WARNING] parameter 'WS_DONE' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\helai_video_scale\helai_video_scale.v:330)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:367)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:726)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:716)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:747)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:767)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:796)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:739)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:740)
[EFX-0011 VERI-WARNING] input port 'clk_200m' is not connected on this instance (VDB-1013) (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:352)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx' wire 'uart_tx' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx' wire 'uart_tx' is not driven.
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : scl_o. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:10)
[EFX-0200 WARNING] Removing redundant signal : scl_oe. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:11)
[EFX-0200 WARNING] Removing redundant signal : sda_o. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:13)
[EFX-0200 WARNING] Removing redundant signal : edid_sda_oe. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:26)
[EFX-0200 WARNING] Removing redundant signal : i2c_sda_in. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:27)
[EFX-0200 WARNING] Removing redundant signal : pblank_begin. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\phasealign_v1.v:27)
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : prst. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:28)
[EFX-0200 WARNING] Removing redundant signal : peyesize[4]. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[3]. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[2]. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[1]. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[0]. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0200 WARNING] Removing redundant signal : clk_200m. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_in\dvi_decoder.v:23)
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0200 WARNING] Removing redundant signal : pixelclk5x. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:5)
[EFX-0200 WARNING] Removing redundant signal : frame_num[1]. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\frame_info_det.v:20)
[EFX-0200 WARNING] Removing redundant signal : frame_num[0]. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\frame_info_det.v:20)
[EFX-0266 WARNING] Module Instance 'U1_AddrCnt' input pin tied to constant (SyncClr=0).
[EFX-0200 WARNING] Removing redundant signal : i[31]. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\DC_FIFO.v:750)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\DC_FIFO.v:750)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\DC_FIFO.v:750)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\frame_buffer\DC_FIFO.v:750)
[EFX-0266 WARNING] Module Instance 'U1_AddrCnt' input pin tied to constant (SyncClr=0).
[EFX-0266 WARNING] Module Instance 'u_data_tx' input pin tied to constant (frame_en=1).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_dvi_decoder.clk_200m'. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:352)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag_inst1_TDO'. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:18)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_tx'. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:126)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'Axi0Clk'. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:739)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'axi0_rst_n'. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:740)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SCL_OUT'. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:63)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SCL_OE'. (F:\FPGA_PRJ\YLS\EVA\efinity_project\source\top_module\example_top.v:64)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_tx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port clk_10m is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port uart_rx is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 15, 2023 14:40:43
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 15, 2023 14:41:30
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_v_sync' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:52)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_h_sync' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:53)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_de' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:54)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'y_out' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:62)
[EFX-0011 VERI-WARNING] parameter 'RS_START' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:81)
[EFX-0011 VERI-WARNING] parameter 'RS_READ_LINE' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:82)
[EFX-0011 VERI-WARNING] parameter 'WS_START' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:327)
[EFX-0011 VERI-WARNING] parameter 'WS_DISCARD' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:328)
[EFX-0011 VERI-WARNING] parameter 'WS_READ' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:329)
[EFX-0011 VERI-WARNING] parameter 'WS_DONE' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:330)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:367)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:726)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:716)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:747)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:767)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:796)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:739)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:740)
[EFX-0011 VERI-WARNING] input port 'clk_200m' is not connected on this instance (VDB-1013) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:352)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx' wire 'uart_tx' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx' wire 'uart_tx' is not driven.
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : scl_o. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:10)
[EFX-0200 WARNING] Removing redundant signal : scl_oe. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:11)
[EFX-0200 WARNING] Removing redundant signal : sda_o. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:13)
[EFX-0200 WARNING] Removing redundant signal : edid_sda_oe. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:26)
[EFX-0200 WARNING] Removing redundant signal : i2c_sda_in. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:27)
[EFX-0200 WARNING] Removing redundant signal : pblank_begin. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\phasealign_v1.v:27)
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : prst. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:28)
[EFX-0200 WARNING] Removing redundant signal : peyesize[4]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[3]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[2]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[1]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[0]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0200 WARNING] Removing redundant signal : clk_200m. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\dvi_decoder.v:23)
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0200 WARNING] Removing redundant signal : pixelclk5x. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:5)
[EFX-0200 WARNING] Removing redundant signal : frame_num[1]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\frame_info_det.v:20)
[EFX-0200 WARNING] Removing redundant signal : frame_num[0]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\frame_info_det.v:20)
[EFX-0266 WARNING] Module Instance 'U1_AddrCnt' input pin tied to constant (SyncClr=0).
[EFX-0200 WARNING] Removing redundant signal : i[31]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\DC_FIFO.v:750)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\DC_FIFO.v:750)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\DC_FIFO.v:750)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\DC_FIFO.v:750)
[EFX-0266 WARNING] Module Instance 'U1_AddrCnt' input pin tied to constant (SyncClr=0).
[EFX-0266 WARNING] Module Instance 'u_data_tx' input pin tied to constant (frame_en=1).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_dvi_decoder.clk_200m'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:352)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag_inst1_TDO'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:18)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_tx'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:126)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'Axi0Clk'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:739)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'axi0_rst_n'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:740)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SCL_OUT'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:63)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SCL_OE'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:64)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_tx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port clk_10m is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port uart_rx is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 15, 2023 15:19:21
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_v_sync' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:52)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_h_sync' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:53)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_de' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:54)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'y_out' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:62)
[EFX-0011 VERI-WARNING] parameter 'RS_START' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:81)
[EFX-0011 VERI-WARNING] parameter 'RS_READ_LINE' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:82)
[EFX-0011 VERI-WARNING] parameter 'WS_START' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:327)
[EFX-0011 VERI-WARNING] parameter 'WS_DISCARD' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:328)
[EFX-0011 VERI-WARNING] parameter 'WS_READ' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:329)
[EFX-0011 VERI-WARNING] parameter 'WS_DONE' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:330)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:367)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:720)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:710)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:741)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:761)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:790)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:733)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:734)
[EFX-0011 VERI-WARNING] input port 'clk_200m' is not connected on this instance (VDB-1013) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:352)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx' wire 'uart_tx' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx' wire 'uart_tx' is not driven.
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : scl_o. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:10)
[EFX-0200 WARNING] Removing redundant signal : scl_oe. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:11)
[EFX-0200 WARNING] Removing redundant signal : sda_o. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:13)
[EFX-0200 WARNING] Removing redundant signal : edid_sda_oe. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:26)
[EFX-0200 WARNING] Removing redundant signal : i2c_sda_in. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:27)
[EFX-0200 WARNING] Removing redundant signal : pblank_begin. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\phasealign_v1.v:27)
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : prst. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:28)
[EFX-0200 WARNING] Removing redundant signal : peyesize[4]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[3]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[2]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[1]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[0]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0200 WARNING] Removing redundant signal : clk_200m. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\dvi_decoder.v:23)
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0200 WARNING] Removing redundant signal : pixelclk5x. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:5)
[EFX-0200 WARNING] Removing redundant signal : frame_num[1]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\frame_info_det.v:20)
[EFX-0200 WARNING] Removing redundant signal : frame_num[0]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\frame_info_det.v:20)
[EFX-0266 WARNING] Module Instance 'U1_AddrCnt' input pin tied to constant (SyncClr=0).
[EFX-0200 WARNING] Removing redundant signal : i[31]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\DC_FIFO.v:750)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\DC_FIFO.v:750)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\DC_FIFO.v:750)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\DC_FIFO.v:750)
[EFX-0266 WARNING] Module Instance 'U1_AddrCnt' input pin tied to constant (SyncClr=0).
[EFX-0266 WARNING] Module Instance 'u_data_tx' input pin tied to constant (frame_en=1).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_dvi_decoder.clk_200m'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:352)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag_inst1_TDO'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:18)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_tx'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:126)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'Axi0Clk'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:733)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'axi0_rst_n'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:734)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SCL_OUT'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:63)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SCL_OE'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:64)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_tx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port clk_10m is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port uart_rx is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 15, 2023 18:02:54
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_v_sync' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:52)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_h_sync' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:53)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_de' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:54)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'y_out' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:62)
[EFX-0011 VERI-WARNING] parameter 'RS_START' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:81)
[EFX-0011 VERI-WARNING] parameter 'RS_READ_LINE' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:82)
[EFX-0011 VERI-WARNING] parameter 'WS_START' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:327)
[EFX-0011 VERI-WARNING] parameter 'WS_DISCARD' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:328)
[EFX-0011 VERI-WARNING] parameter 'WS_READ' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:329)
[EFX-0011 VERI-WARNING] parameter 'WS_DONE' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:330)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:367)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:720)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] actual bit length 5 differs from formal bit length 8 for port 'blue_din' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:445)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 8 for port 'green_din' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:446)
[EFX-0011 VERI-WARNING] actual bit length 5 differs from formal bit length 8 for port 'red_din' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:447)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] actual bit length 17 differs from formal bit length 16 for port 'vout' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:556)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:710)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:741)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:761)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:790)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:733)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:734)
[EFX-0011 VERI-WARNING] input port 'clk_200m' is not connected on this instance (VDB-1013) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:352)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx' wire 'uart_tx' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx' wire 'uart_tx' is not driven.
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : scl_o. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:10)
[EFX-0200 WARNING] Removing redundant signal : scl_oe. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:11)
[EFX-0200 WARNING] Removing redundant signal : sda_o. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:13)
[EFX-0200 WARNING] Removing redundant signal : edid_sda_oe. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:26)
[EFX-0200 WARNING] Removing redundant signal : i2c_sda_in. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:27)
[EFX-0200 WARNING] Removing redundant signal : pblank_begin. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\phasealign_v1.v:27)
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : prst. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:28)
[EFX-0200 WARNING] Removing redundant signal : peyesize[4]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[3]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[2]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[1]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[0]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0200 WARNING] Removing redundant signal : clk_200m. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\dvi_decoder.v:23)
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0200 WARNING] Removing redundant signal : pixelclk5x. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:5)
[EFX-0200 WARNING] Removing redundant signal : frame_num[1]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\frame_info_det.v:20)
[EFX-0200 WARNING] Removing redundant signal : frame_num[0]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\frame_info_det.v:20)
[EFX-0266 WARNING] Module Instance 'U1_AddrCnt' input pin tied to constant (SyncClr=0).
[EFX-0200 WARNING] Removing redundant signal : i[31]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\DC_FIFO.v:750)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\DC_FIFO.v:750)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\DC_FIFO.v:750)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\DC_FIFO.v:750)
[EFX-0266 WARNING] Module Instance 'U1_AddrCnt' input pin tied to constant (SyncClr=0).
[EFX-0266 WARNING] Module Instance 'u_data_tx' input pin tied to constant (frame_en=1).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_dvi_decoder.clk_200m'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:352)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag_inst1_TDO'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:18)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_tx'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:126)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'Axi0Clk'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:733)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'axi0_rst_n'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:734)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SCL_OUT'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:63)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SCL_OE'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:64)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_tx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port clk_10m is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port uart_rx is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 15, 2023 18:20:47
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_v_sync' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:52)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_h_sync' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:53)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_de' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:54)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'y_out' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:62)
[EFX-0011 VERI-WARNING] parameter 'RS_START' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:81)
[EFX-0011 VERI-WARNING] parameter 'RS_READ_LINE' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:82)
[EFX-0011 VERI-WARNING] parameter 'WS_START' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:327)
[EFX-0011 VERI-WARNING] parameter 'WS_DISCARD' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:328)
[EFX-0011 VERI-WARNING] parameter 'WS_READ' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:329)
[EFX-0011 VERI-WARNING] parameter 'WS_DONE' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:330)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:367)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:715)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:705)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:736)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:756)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:785)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:728)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:729)
[EFX-0011 VERI-WARNING] input port 'clk_200m' is not connected on this instance (VDB-1013) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:352)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx' wire 'uart_tx' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx' wire 'uart_tx' is not driven.
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : scl_o. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:10)
[EFX-0200 WARNING] Removing redundant signal : scl_oe. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:11)
[EFX-0200 WARNING] Removing redundant signal : sda_o. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:13)
[EFX-0200 WARNING] Removing redundant signal : edid_sda_oe. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:26)
[EFX-0200 WARNING] Removing redundant signal : i2c_sda_in. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:27)
[EFX-0200 WARNING] Removing redundant signal : pblank_begin. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\phasealign_v1.v:27)
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : prst. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:28)
[EFX-0200 WARNING] Removing redundant signal : peyesize[4]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[3]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[2]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[1]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[0]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0200 WARNING] Removing redundant signal : clk_200m. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\dvi_decoder.v:23)
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0200 WARNING] Removing redundant signal : pixelclk5x. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v:5)
[EFX-0200 WARNING] Removing redundant signal : frame_num[1]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\frame_info_det.v:20)
[EFX-0200 WARNING] Removing redundant signal : frame_num[0]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\frame_info_det.v:20)
[EFX-0266 WARNING] Module Instance 'U1_AddrCnt' input pin tied to constant (SyncClr=0).
[EFX-0200 WARNING] Removing redundant signal : i[31]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\DC_FIFO.v:750)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\DC_FIFO.v:750)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\DC_FIFO.v:750)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\DC_FIFO.v:750)
[EFX-0266 WARNING] Module Instance 'U1_AddrCnt' input pin tied to constant (SyncClr=0).
[EFX-0266 WARNING] Module Instance 'u_data_tx' input pin tied to constant (frame_en=1).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_dvi_decoder.clk_200m'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:352)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag_inst1_TDO'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:18)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_tx'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:126)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'Axi0Clk'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:728)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'axi0_rst_n'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:729)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SCL_OUT'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:63)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SCL_OE'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:64)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_tx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port clk_10m is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port uart_rx is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 15, 2023 19:08:40
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_v_sync' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:52)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_h_sync' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:53)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_de' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:54)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'y_out' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:62)
[EFX-0011 VERI-WARNING] parameter 'RS_START' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:81)
[EFX-0011 VERI-WARNING] parameter 'RS_READ_LINE' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:82)
[EFX-0011 VERI-WARNING] parameter 'WS_START' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:327)
[EFX-0011 VERI-WARNING] parameter 'WS_DISCARD' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:328)
[EFX-0011 VERI-WARNING] parameter 'WS_READ' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:329)
[EFX-0011 VERI-WARNING] parameter 'WS_DONE' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:330)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:367)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:780)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:1263)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 12 for port 'wr_datacount_o' (VERI-1330) (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:90)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 12 for port 'rd_datacount_o' (VERI-1330) (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:82)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:123)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:130)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 25 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:131)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 25 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:153)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:305)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:307)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:362)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:382)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:384)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'addrB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:72)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 8 for port 'dataB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:73)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'addrB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:72)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 8 for port 'dataB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:73)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'addrB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:72)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 8 for port 'dataB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:73)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'addrB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:72)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 8 for port 'dataB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:73)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 3 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:96)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:97)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 3 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:100)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 3 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:101)
[EFX-0011 VERI-WARNING] net 'ramDataOutA[15][7]' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0011 VERI-WARNING] net 'ramDataOutB[15][7]' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:52)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'i_vout_read' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:461)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 8 for port 'i_discard_cnt' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:462)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'i_src_image_x' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:463)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'i_src_image_y' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:464)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'i_des_image_x' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:465)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'i_des_image_y' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:466)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 22 for port 'i_scaler_x_ratio' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:467)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 22 for port 'i_scaler_y_ratio' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:468)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 25 for port 'i_left_offset' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:469)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 14 for port 'i_top_offset' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:470)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'i_scaler_type' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:471)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:770)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:801)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:821)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:850)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:793)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:794)
[EFX-0011 VERI-WARNING] input port 'clk_200m' is not connected on this instance (VDB-1013) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:352)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx' wire 'uart_tx' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx' wire 'uart_tx' is not driven.
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : scl_o. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:10)
[EFX-0200 WARNING] Removing redundant signal : scl_oe. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:11)
[EFX-0200 WARNING] Removing redundant signal : sda_o. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:13)
[EFX-0200 WARNING] Removing redundant signal : edid_sda_oe. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:26)
[EFX-0200 WARNING] Removing redundant signal : i2c_sda_in. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:27)
[EFX-0200 WARNING] Removing redundant signal : pblank_begin. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\phasealign_v1.v:27)
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : prst. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:28)
[EFX-0200 WARNING] Removing redundant signal : peyesize[4]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[3]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[2]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[1]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[0]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0200 WARNING] Removing redundant signal : clk_200m. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\dvi_decoder.v:23)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:298)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:299)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:299)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:299)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:299)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:299)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:299)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:82)
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[0]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[1]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[2]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[3]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[4]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[5]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[6]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[7]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (weB=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[0]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[1]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[2]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[3]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[4]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[5]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[6]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[7]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (weB=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[0]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[1]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[2]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[3]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[4]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[5]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[6]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[7]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (weB=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[0]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[1]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[2]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[3]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[4]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[5]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[6]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[7]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (weB=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ramDataOutA[15][7]'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ramDataOutA[15][6]'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ramDataOutA[15][5]'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ramDataOutA[15][4]'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ramDataOutA[15][3]'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ramDataOutA[15][2]'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'U1_AddrCnt' input pin tied to constant (SyncClr=0).
[EFX-0266 WARNING] Module Instance 'U1_AddrCnt' input pin tied to constant (SyncClr=0).
[EFX-0266 WARNING] Module Instance 'u_data_tx' input pin tied to constant (frame_en=1).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_tx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port clk_10m is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port uart_rx is unconnected and will be removed 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/n506_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_101_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_110 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_139 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_140 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_141 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_142 is permanently disabled 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 15, 2023 19:33:13
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 15, 2023 19:35:00
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_v_sync' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:52)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_h_sync' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:53)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_de' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:54)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'y_out' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:62)
[EFX-0011 VERI-WARNING] parameter 'RS_START' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:81)
[EFX-0011 VERI-WARNING] parameter 'RS_READ_LINE' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:82)
[EFX-0011 VERI-WARNING] parameter 'WS_START' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:327)
[EFX-0011 VERI-WARNING] parameter 'WS_DISCARD' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:328)
[EFX-0011 VERI-WARNING] parameter 'WS_READ' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:329)
[EFX-0011 VERI-WARNING] parameter 'WS_DONE' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:330)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:367)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:780)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:1263)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 12 for port 'wr_datacount_o' (VERI-1330) (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:90)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 12 for port 'rd_datacount_o' (VERI-1330) (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:82)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 8 for port 'wdata' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:408)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 8 for port 'rdata' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:409)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:123)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:130)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 25 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:131)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 25 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:153)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:305)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:307)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:362)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:382)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:384)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'addrB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:72)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'dataB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:73)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'addrB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:72)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'dataB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:73)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'addrB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:72)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'dataB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:73)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'addrB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:72)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'dataB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:73)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 3 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:96)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:97)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 3 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:100)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 3 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:101)
[EFX-0011 VERI-WARNING] net 'ramDataOutA[15][23]' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0011 VERI-WARNING] net 'ramDataOutB[15][23]' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:52)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'i_vout_read' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:440)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 8 for port 'i_discard_cnt' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:441)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'i_src_image_x' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:442)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'i_src_image_y' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:443)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'i_des_image_x' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:444)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'i_des_image_y' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:445)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 22 for port 'i_scaler_x_ratio' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:446)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 22 for port 'i_scaler_y_ratio' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:447)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 25 for port 'i_left_offset' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:448)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 14 for port 'i_top_offset' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:449)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'i_scaler_type' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:450)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:770)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:801)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:821)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:850)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:793)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:794)
[EFX-0011 VERI-WARNING] input port 'clk_200m' is not connected on this instance (VDB-1013) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:352)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx' wire 'uart_tx' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx' wire 'uart_tx' is not driven.
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : scl_o. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:10)
[EFX-0200 WARNING] Removing redundant signal : scl_oe. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:11)
[EFX-0200 WARNING] Removing redundant signal : sda_o. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:13)
[EFX-0200 WARNING] Removing redundant signal : edid_sda_oe. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:26)
[EFX-0200 WARNING] Removing redundant signal : i2c_sda_in. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:27)
[EFX-0200 WARNING] Removing redundant signal : pblank_begin. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\phasealign_v1.v:27)
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : prst. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:28)
[EFX-0200 WARNING] Removing redundant signal : peyesize[4]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[3]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[2]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[1]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[0]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0200 WARNING] Removing redundant signal : clk_200m. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\dvi_decoder.v:23)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:298)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:299)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:299)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:299)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:299)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:299)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:299)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:82)
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[0]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[1]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[2]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[3]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[4]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[5]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[6]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[7]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[8]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[9]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[10]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[11]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[12]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[13]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[14]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[15]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[16]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[17]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[18]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[19]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[20]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[21]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[22]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[23]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (weB=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[0]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[1]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[2]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[3]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[4]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[5]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[6]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[7]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[8]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[9]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[10]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[11]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[12]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[13]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[14]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[15]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[16]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[17]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[18]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[19]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[20]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[21]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[22]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[23]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (weB=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[0]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[1]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[2]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[3]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[4]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[5]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[6]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[7]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[8]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[9]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[10]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[11]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[12]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[13]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[14]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[15]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[16]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[17]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[18]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[19]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[20]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[21]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[22]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[23]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (weB=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[0]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[1]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[2]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[3]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[4]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[5]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[6]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[7]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[8]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[9]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[10]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[11]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[12]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[13]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[14]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[15]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[16]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[17]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[18]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[19]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ramDataOutA[15][23]'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ramDataOutA[15][22]'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ramDataOutA[15][21]'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ramDataOutA[15][20]'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ramDataOutA[15][19]'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ramDataOutA[15][18]'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_tx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port clk_10m is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port uart_rx is unconnected and will be removed 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_101_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_110 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_139 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_140 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_141 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_142 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_255 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_256 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_257 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_258 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_371 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_372 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_373 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_374 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP24 instance VIP_RGB888_YCbCr444_inst/mult_6 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP24 instance VIP_RGB888_YCbCr444_inst/mult_9 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP24 instance VIP_RGB888_YCbCr444_inst/mult_4 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/n506_pp_0x0 is permanently disabled 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 15, 2023 19:43:44
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_v_sync' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:52)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_h_sync' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:53)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_de' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:54)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'y_out' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:62)
[EFX-0011 VERI-WARNING] parameter 'RS_START' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:81)
[EFX-0011 VERI-WARNING] parameter 'RS_READ_LINE' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:82)
[EFX-0011 VERI-WARNING] parameter 'WS_START' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:327)
[EFX-0011 VERI-WARNING] parameter 'WS_DISCARD' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:328)
[EFX-0011 VERI-WARNING] parameter 'WS_READ' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:329)
[EFX-0011 VERI-WARNING] parameter 'WS_DONE' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:330)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:367)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:780)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:1263)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 12 for port 'wr_datacount_o' (VERI-1330) (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:90)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 12 for port 'rd_datacount_o' (VERI-1330) (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:82)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 8 for port 'wdata' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:408)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 8 for port 'rdata' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:409)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:123)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:130)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 25 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:131)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 25 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:153)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:305)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:307)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:362)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:382)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:384)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'addrB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:72)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'dataB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:73)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'addrB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:72)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'dataB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:73)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'addrB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:72)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'dataB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:73)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'addrB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:72)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'dataB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:73)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 3 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:96)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:97)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 3 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:100)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 3 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:101)
[EFX-0011 VERI-WARNING] net 'ramDataOutA[15][23]' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0011 VERI-WARNING] net 'ramDataOutB[15][23]' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:52)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'i_vout_read' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:440)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 8 for port 'i_discard_cnt' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:441)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'i_src_image_x' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:442)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'i_src_image_y' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:443)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'i_des_image_x' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:444)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'i_des_image_y' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:445)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 22 for port 'i_scaler_x_ratio' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:446)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 22 for port 'i_scaler_y_ratio' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:447)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 25 for port 'i_left_offset' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:448)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 14 for port 'i_top_offset' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:449)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'i_scaler_type' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:450)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:770)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:801)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:821)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:850)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:793)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:794)
[EFX-0011 VERI-WARNING] input port 'clk_200m' is not connected on this instance (VDB-1013) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:352)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx' wire 'uart_tx' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx' wire 'uart_tx' is not driven.
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : scl_o. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:10)
[EFX-0200 WARNING] Removing redundant signal : scl_oe. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:11)
[EFX-0200 WARNING] Removing redundant signal : sda_o. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:13)
[EFX-0200 WARNING] Removing redundant signal : edid_sda_oe. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:26)
[EFX-0200 WARNING] Removing redundant signal : i2c_sda_in. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:27)
[EFX-0200 WARNING] Removing redundant signal : pblank_begin. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\phasealign_v1.v:27)
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : prst. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:28)
[EFX-0200 WARNING] Removing redundant signal : peyesize[4]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[3]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[2]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[1]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[0]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0200 WARNING] Removing redundant signal : clk_200m. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\dvi_decoder.v:23)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:298)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:299)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:299)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:299)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:299)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:299)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:299)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:82)
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[0]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[1]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[2]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[3]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[4]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[5]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[6]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[7]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[8]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[9]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[10]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[11]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[12]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[13]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[14]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[15]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[16]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[17]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[18]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[19]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[20]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[21]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[22]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[23]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (weB=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[0]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[1]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[2]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[3]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[4]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[5]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[6]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[7]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[8]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[9]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[10]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[11]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[12]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[13]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[14]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[15]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[16]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[17]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[18]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[19]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[20]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[21]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[22]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[23]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (weB=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[0]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[1]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[2]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[3]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[4]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[5]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[6]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[7]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[8]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[9]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[10]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[11]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[12]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[13]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[14]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[15]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[16]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[17]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[18]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[19]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[20]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[21]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[22]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[23]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (weB=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[0]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[1]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[2]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[3]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[4]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[5]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[6]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[7]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[8]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[9]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[10]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[11]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[12]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[13]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[14]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[15]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[16]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[17]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[18]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[19]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ramDataOutA[15][23]'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ramDataOutA[15][22]'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ramDataOutA[15][21]'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ramDataOutA[15][20]'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ramDataOutA[15][19]'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ramDataOutA[15][18]'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_tx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port clk_10m is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port uart_rx is unconnected and will be removed 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_101_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_110 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_139 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_140 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_141 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_142 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_255 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_256 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_257 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_258 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_371 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_372 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_373 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_374 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP24 instance VIP_RGB888_YCbCr444_inst/mult_6 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP24 instance VIP_RGB888_YCbCr444_inst/mult_9 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP24 instance VIP_RGB888_YCbCr444_inst/mult_4 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/n506_pp_0x0 is permanently disabled 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 15, 2023 20:03:38
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_v_sync' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:52)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_h_sync' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:53)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_de' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:54)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'y_out' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:62)
[EFX-0011 VERI-WARNING] parameter 'RS_START' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:81)
[EFX-0011 VERI-WARNING] parameter 'RS_READ_LINE' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:82)
[EFX-0011 VERI-WARNING] parameter 'WS_START' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:327)
[EFX-0011 VERI-WARNING] parameter 'WS_DISCARD' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:328)
[EFX-0011 VERI-WARNING] parameter 'WS_READ' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:329)
[EFX-0011 VERI-WARNING] parameter 'WS_DONE' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:330)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:367)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:780)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:1263)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 12 for port 'wr_datacount_o' (VERI-1330) (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:90)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 12 for port 'rd_datacount_o' (VERI-1330) (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:82)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 8 for port 'wdata' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:408)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 8 for port 'rdata' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:409)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:123)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:130)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 25 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:131)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 25 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:153)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:305)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:307)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:362)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:382)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:384)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'addrB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:72)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'dataB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:73)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'addrB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:72)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'dataB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:73)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'addrB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:72)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'dataB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:73)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'addrB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:72)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'dataB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:73)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 3 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:96)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:97)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 3 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:100)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 3 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:101)
[EFX-0011 VERI-WARNING] net 'ramDataOutA[15][23]' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0011 VERI-WARNING] net 'ramDataOutB[15][23]' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:52)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'i_vout_read' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:440)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 8 for port 'i_discard_cnt' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:441)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'i_src_image_x' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:442)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'i_src_image_y' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:443)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'i_des_image_x' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:444)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'i_des_image_y' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:445)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 22 for port 'i_scaler_x_ratio' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:446)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 22 for port 'i_scaler_y_ratio' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:447)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 25 for port 'i_left_offset' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:448)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 14 for port 'i_top_offset' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:449)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'i_scaler_type' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:450)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:770)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:801)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:821)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:850)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:793)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:794)
[EFX-0011 VERI-WARNING] input port 'clk_200m' is not connected on this instance (VDB-1013) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:352)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx' wire 'uart_tx' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx' wire 'uart_tx' is not driven.
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : scl_o. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:10)
[EFX-0200 WARNING] Removing redundant signal : scl_oe. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:11)
[EFX-0200 WARNING] Removing redundant signal : sda_o. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:13)
[EFX-0200 WARNING] Removing redundant signal : edid_sda_oe. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:26)
[EFX-0200 WARNING] Removing redundant signal : i2c_sda_in. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:27)
[EFX-0200 WARNING] Removing redundant signal : pblank_begin. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\phasealign_v1.v:27)
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : prst. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:28)
[EFX-0200 WARNING] Removing redundant signal : peyesize[4]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[3]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[2]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[1]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[0]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0200 WARNING] Removing redundant signal : clk_200m. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\dvi_decoder.v:23)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:298)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:299)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:299)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:299)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:299)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:299)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:299)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:82)
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[0]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[1]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[2]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[3]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[4]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[5]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[6]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[7]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[8]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[9]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[10]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[11]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[12]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[13]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[14]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[15]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[16]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[17]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[18]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[19]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[20]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[21]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[22]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[23]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (weB=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[0]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[1]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[2]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[3]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[4]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[5]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[6]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[7]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[8]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[9]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[10]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[11]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[12]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[13]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[14]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[15]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[16]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[17]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[18]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[19]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[20]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[21]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[22]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[23]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (weB=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[0]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[1]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[2]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[3]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[4]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[5]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[6]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[7]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[8]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[9]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[10]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[11]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[12]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[13]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[14]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[15]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[16]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[17]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[18]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[19]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[20]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[21]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[22]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[23]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (weB=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[0]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[1]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[2]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[3]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[4]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[5]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[6]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[7]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[8]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[9]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[10]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[11]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[12]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[13]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[14]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[15]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[16]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[17]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[18]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[19]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ramDataOutA[15][23]'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ramDataOutA[15][22]'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ramDataOutA[15][21]'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ramDataOutA[15][20]'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ramDataOutA[15][19]'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ramDataOutA[15][18]'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:51)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 15, 2023 20:07:19
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_v_sync' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:52)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_h_sync' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:53)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_de' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:54)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'y_out' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:62)
[EFX-0011 VERI-WARNING] parameter 'RS_START' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:81)
[EFX-0011 VERI-WARNING] parameter 'RS_READ_LINE' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:82)
[EFX-0011 VERI-WARNING] parameter 'WS_START' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:327)
[EFX-0011 VERI-WARNING] parameter 'WS_DISCARD' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:328)
[EFX-0011 VERI-WARNING] parameter 'WS_READ' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:329)
[EFX-0011 VERI-WARNING] parameter 'WS_DONE' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:330)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:367)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:781)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:1263)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 12 for port 'wr_datacount_o' (VERI-1330) (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:90)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 12 for port 'rd_datacount_o' (VERI-1330) (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:82)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 8 for port 'wdata' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:409)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 8 for port 'rdata' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:410)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:123)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:130)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 25 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:131)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 25 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:153)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:305)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:307)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:362)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:382)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:384)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'addrB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:72)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'dataB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:73)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'addrB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:72)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'dataB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:73)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'addrB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:72)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'dataB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:73)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'addrB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:72)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'dataB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:73)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 3 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:96)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:97)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 3 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:100)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 3 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:101)
[EFX-0011 VERI-WARNING] net 'ramDataOutA[15][23]' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0011 VERI-WARNING] net 'ramDataOutB[15][23]' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:52)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'i_vout_read' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:441)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 8 for port 'i_discard_cnt' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:442)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'i_src_image_x' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:443)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'i_src_image_y' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:444)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'i_des_image_x' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:445)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'i_des_image_y' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:446)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 22 for port 'i_scaler_x_ratio' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:447)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 22 for port 'i_scaler_y_ratio' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:448)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 25 for port 'i_left_offset' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:449)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 14 for port 'i_top_offset' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:450)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'i_scaler_type' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:451)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:771)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:802)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:822)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:851)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:794)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:795)
[EFX-0011 VERI-WARNING] input port 'clk_200m' is not connected on this instance (VDB-1013) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:352)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx' wire 'uart_tx' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx' wire 'uart_tx' is not driven.
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : scl_o. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:10)
[EFX-0200 WARNING] Removing redundant signal : scl_oe. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:11)
[EFX-0200 WARNING] Removing redundant signal : sda_o. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:13)
[EFX-0200 WARNING] Removing redundant signal : edid_sda_oe. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:26)
[EFX-0200 WARNING] Removing redundant signal : i2c_sda_in. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:27)
[EFX-0200 WARNING] Removing redundant signal : pblank_begin. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\phasealign_v1.v:27)
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : prst. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:28)
[EFX-0200 WARNING] Removing redundant signal : peyesize[4]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[3]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[2]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[1]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[0]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0200 WARNING] Removing redundant signal : clk_200m. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\dvi_decoder.v:23)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:298)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:299)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:299)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:299)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:299)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:299)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:299)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:82)
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[0]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[1]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[2]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[3]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[4]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[5]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[6]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[7]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[8]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[9]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[10]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[11]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[12]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[13]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[14]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[15]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[16]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[17]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[18]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[19]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[20]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[21]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[22]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[23]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (weB=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[0]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[1]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[2]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[3]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[4]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[5]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[6]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[7]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[8]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[9]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[10]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[11]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[12]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[13]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[14]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[15]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[16]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[17]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[18]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[19]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[20]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[21]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[22]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[23]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (weB=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[0]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[1]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[2]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[3]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[4]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[5]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[6]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[7]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[8]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[9]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[10]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[11]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[12]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[13]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[14]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[15]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[16]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[17]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[18]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[19]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[20]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[21]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[22]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[23]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (weB=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[0]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[1]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[2]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[3]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[4]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[5]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[6]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[7]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[8]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[9]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[10]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[11]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[12]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[13]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[14]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[15]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[16]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[17]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[18]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[19]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ramDataOutA[15][23]'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ramDataOutA[15][22]'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ramDataOutA[15][21]'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ramDataOutA[15][20]'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ramDataOutA[15][19]'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ramDataOutA[15][18]'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_tx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port clk_10m is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port uart_rx is unconnected and will be removed 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_101_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_110 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_139 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_140 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_141 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_142 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_255 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_256 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_257 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_258 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_371 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_372 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_373 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_374 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP24 instance VIP_RGB888_YCbCr444_inst/mult_6 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP24 instance VIP_RGB888_YCbCr444_inst/mult_9 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP24 instance VIP_RGB888_YCbCr444_inst/mult_4 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/n506_pp_0x0 is permanently disabled 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 15, 2023 20:30:06
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_v_sync' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:52)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_h_sync' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:53)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_de' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:54)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'y_out' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:62)
[EFX-0011 VERI-WARNING] parameter 'RS_START' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:81)
[EFX-0011 VERI-WARNING] parameter 'RS_READ_LINE' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:82)
[EFX-0011 VERI-WARNING] parameter 'WS_START' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:327)
[EFX-0011 VERI-WARNING] parameter 'WS_DISCARD' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:328)
[EFX-0011 VERI-WARNING] parameter 'WS_READ' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:329)
[EFX-0011 VERI-WARNING] parameter 'WS_DONE' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:330)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:367)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:781)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:1263)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 12 for port 'wr_datacount_o' (VERI-1330) (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:90)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 12 for port 'rd_datacount_o' (VERI-1330) (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:82)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 8 for port 'wdata' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:409)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 8 for port 'rdata' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:410)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:123)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:130)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 25 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:131)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 25 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:153)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:305)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:307)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:362)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:382)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:384)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'addrB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:72)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'dataB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:73)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'addrB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:72)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'dataB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:73)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'addrB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:72)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'dataB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:73)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'addrB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:72)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'dataB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:73)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 3 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:96)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:97)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 3 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:100)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 3 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:101)
[EFX-0011 VERI-WARNING] net 'ramDataOutA[15][23]' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0011 VERI-WARNING] net 'ramDataOutB[15][23]' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:52)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'i_vout_read' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:441)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 8 for port 'i_discard_cnt' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:442)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'i_src_image_x' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:443)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'i_src_image_y' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:444)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'i_des_image_x' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:445)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'i_des_image_y' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:446)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 22 for port 'i_scaler_x_ratio' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:447)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 22 for port 'i_scaler_y_ratio' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:448)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 25 for port 'i_left_offset' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:449)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 14 for port 'i_top_offset' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:450)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'i_scaler_type' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:451)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:771)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:802)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:822)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:851)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:794)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:795)
[EFX-0011 VERI-WARNING] input port 'clk_200m' is not connected on this instance (VDB-1013) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:352)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx' wire 'uart_tx' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx' wire 'uart_tx' is not driven.
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : scl_o. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:10)
[EFX-0200 WARNING] Removing redundant signal : scl_oe. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:11)
[EFX-0200 WARNING] Removing redundant signal : sda_o. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:13)
[EFX-0200 WARNING] Removing redundant signal : edid_sda_oe. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:26)
[EFX-0200 WARNING] Removing redundant signal : i2c_sda_in. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:27)
[EFX-0200 WARNING] Removing redundant signal : pblank_begin. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\phasealign_v1.v:27)
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : prst. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:28)
[EFX-0200 WARNING] Removing redundant signal : peyesize[4]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[3]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[2]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[1]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[0]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0200 WARNING] Removing redundant signal : clk_200m. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\dvi_decoder.v:23)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:298)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:299)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:299)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:299)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:299)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:299)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:299)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:82)
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[0]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[1]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[2]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[3]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[4]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[5]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[6]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[7]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[8]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[9]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[10]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[11]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[12]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[13]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[14]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[15]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[16]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[17]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[18]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[19]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[20]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[21]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[22]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[23]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (weB=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[0]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[1]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[2]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[3]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[4]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[5]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[6]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[7]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[8]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[9]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[10]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[11]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[12]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[13]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[14]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[15]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[16]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[17]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[18]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[19]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[20]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[21]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[22]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[23]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (weB=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[0]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[1]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[2]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[3]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[4]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[5]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[6]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[7]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[8]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[9]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[10]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[11]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[12]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[13]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[14]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[15]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[16]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[17]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[18]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[19]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[20]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[21]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[22]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[23]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (weB=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[0]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[1]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[2]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[3]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[4]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[5]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[6]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[7]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[8]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[9]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[10]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[11]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[12]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[13]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[14]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[15]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[16]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[17]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[18]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[19]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ramDataOutA[15][23]'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ramDataOutA[15][22]'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ramDataOutA[15][21]'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ramDataOutA[15][20]'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ramDataOutA[15][19]'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ramDataOutA[15][18]'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_tx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port clk_10m is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port uart_rx is unconnected and will be removed 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_101_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_110 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_139 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_140 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_141 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_142 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_255 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_256 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_257 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_258 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_371 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_372 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_373 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_374 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP24 instance VIP_RGB888_YCbCr444_inst/mult_6 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP24 instance VIP_RGB888_YCbCr444_inst/mult_9 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP24 instance VIP_RGB888_YCbCr444_inst/mult_4 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/n506_pp_0x0 is permanently disabled 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 15, 2023 20:44:54
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_v_sync' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:52)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_h_sync' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:53)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_de' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:54)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'y_out' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:62)
[EFX-0011 VERI-WARNING] parameter 'RS_START' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:81)
[EFX-0011 VERI-WARNING] parameter 'RS_READ_LINE' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:82)
[EFX-0011 VERI-WARNING] parameter 'WS_START' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:327)
[EFX-0011 VERI-WARNING] parameter 'WS_DISCARD' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:328)
[EFX-0011 VERI-WARNING] parameter 'WS_READ' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:329)
[EFX-0011 VERI-WARNING] parameter 'WS_DONE' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:330)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:367)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:781)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:1263)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 12 for port 'wr_datacount_o' (VERI-1330) (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:90)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 12 for port 'rd_datacount_o' (VERI-1330) (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:82)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 8 for port 'wdata' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:409)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 8 for port 'rdata' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:410)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:123)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:130)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 25 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:131)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 25 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:153)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:305)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:307)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:362)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:382)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:384)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'addrB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:72)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'dataB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:73)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'addrB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:72)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'dataB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:73)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'addrB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:72)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'dataB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:73)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'addrB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:72)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'dataB' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:73)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 3 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:96)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:97)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 3 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:100)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 3 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:101)
[EFX-0011 VERI-WARNING] net 'ramDataOutA[15][23]' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0011 VERI-WARNING] net 'ramDataOutB[15][23]' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:52)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'i_vout_read' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:441)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 8 for port 'i_discard_cnt' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:442)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'i_src_image_x' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:443)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'i_src_image_y' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:444)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'i_des_image_x' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:445)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'i_des_image_y' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:446)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 22 for port 'i_scaler_x_ratio' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:447)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 22 for port 'i_scaler_y_ratio' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:448)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 25 for port 'i_left_offset' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:449)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 14 for port 'i_top_offset' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:450)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'i_scaler_type' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:451)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:771)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:802)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:822)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:851)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:794)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:795)
[EFX-0011 VERI-WARNING] input port 'clk_200m' is not connected on this instance (VDB-1013) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:352)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx' wire 'uart_tx' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx' wire 'uart_tx' is not driven.
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : scl_o. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:10)
[EFX-0200 WARNING] Removing redundant signal : scl_oe. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:11)
[EFX-0200 WARNING] Removing redundant signal : sda_o. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:13)
[EFX-0200 WARNING] Removing redundant signal : edid_sda_oe. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:26)
[EFX-0200 WARNING] Removing redundant signal : i2c_sda_in. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:27)
[EFX-0200 WARNING] Removing redundant signal : pblank_begin. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\phasealign_v1.v:27)
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : prst. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:28)
[EFX-0200 WARNING] Removing redundant signal : peyesize[4]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[3]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[2]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[1]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[0]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0200 WARNING] Removing redundant signal : clk_200m. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\dvi_decoder.v:23)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:298)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:299)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:299)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:299)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:299)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:299)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:299)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (F:/FPGA_PRJ/YLS/EVA_self_osc/efinity_project\ip/fifo_generate_0\fifo_generate_0.v:82)
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[0]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[1]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[2]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[3]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[4]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[5]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[6]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[7]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[8]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[9]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[10]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[11]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[12]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[13]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[14]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[15]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[16]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[17]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[18]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[19]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[20]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[21]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[22]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (dataB[23]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[0].ram_inst_i' input pin tied to constant (weB=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[0]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[1]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[2]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[3]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[4]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[5]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[6]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[7]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[8]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[9]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[10]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[11]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[12]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[13]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[14]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[15]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[16]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[17]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[18]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[19]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[20]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[21]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[22]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (dataB[23]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[1].ram_inst_i' input pin tied to constant (weB=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[0]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[1]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[2]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[3]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[4]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[5]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[6]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[7]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[8]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[9]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[10]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[11]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[12]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[13]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[14]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[15]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[16]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[17]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[18]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[19]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[20]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[21]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[22]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (dataB[23]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[2].ram_inst_i' input pin tied to constant (weB=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[0]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[1]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[2]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[3]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[4]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[5]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[6]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[7]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[8]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[9]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[10]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[11]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[12]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[13]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[14]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[15]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[16]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[17]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[18]=0).
[EFX-0266 WARNING] Module Instance 'ram_generate[3].ram_inst_i' input pin tied to constant (dataB[19]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ramDataOutA[15][23]'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ramDataOutA[15][22]'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ramDataOutA[15][21]'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ramDataOutA[15][20]'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ramDataOutA[15][19]'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ramDataOutA[15][18]'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\ramFifo.v:51)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_tx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port clk_10m is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port uart_rx is unconnected and will be removed 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_101_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_110 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_139 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_140 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_141 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_142 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_255 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_256 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_257 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_258 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_371 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_372 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_373 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/mult_374 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP24 instance VIP_RGB888_YCbCr444_inst/mult_6 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP24 instance VIP_RGB888_YCbCr444_inst/mult_9 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP24 instance VIP_RGB888_YCbCr444_inst/mult_4 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance u_helai_video_scale/n506_pp_0x0 is permanently disabled 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 15, 2023 21:12:13
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 15, 2023 21:12:57
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_v_sync' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:52)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_h_sync' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:53)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_de' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:54)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'y_out' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:62)
[EFX-0011 VERI-WARNING] parameter 'RS_START' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:81)
[EFX-0011 VERI-WARNING] parameter 'RS_READ_LINE' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:82)
[EFX-0011 VERI-WARNING] parameter 'WS_START' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:327)
[EFX-0011 VERI-WARNING] parameter 'WS_DISCARD' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:328)
[EFX-0011 VERI-WARNING] parameter 'WS_READ' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:329)
[EFX-0011 VERI-WARNING] parameter 'WS_DONE' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:330)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:367)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:811)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:491)
[EFX-0011 VERI-WARNING] expression size 6 truncated to fit in target size 5 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:79)
[EFX-0011 VERI-WARNING] expression size 6 truncated to fit in target size 5 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:89)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:137)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:138)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:801)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:832)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:852)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:881)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:824)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:825)
[EFX-0011 VERI-WARNING] input port 'clk_200m' is not connected on this instance (VDB-1013) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:352)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx' wire 'uart_tx' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx' wire 'uart_tx' is not driven.
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : scl_o. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:10)
[EFX-0200 WARNING] Removing redundant signal : scl_oe. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:11)
[EFX-0200 WARNING] Removing redundant signal : sda_o. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:13)
[EFX-0200 WARNING] Removing redundant signal : edid_sda_oe. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:26)
[EFX-0200 WARNING] Removing redundant signal : i2c_sda_in. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:27)
[EFX-0200 WARNING] Removing redundant signal : pblank_begin. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\phasealign_v1.v:27)
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : prst. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:28)
[EFX-0200 WARNING] Removing redundant signal : peyesize[4]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[3]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[2]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[1]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[0]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0200 WARNING] Removing redundant signal : clk_200m. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\dvi_decoder.v:23)
[EFX-0200 WARNING] Removing redundant signal : i[31]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\Nearest_Interpolation\src\bram_ture_dual_port.v:21)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\Nearest_Interpolation\src\bram_ture_dual_port.v:21)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\Nearest_Interpolation\src\bram_ture_dual_port.v:21)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\Nearest_Interpolation\src\bram_ture_dual_port.v:21)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\Nearest_Interpolation\src\bram_ture_dual_port.v:21)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\Nearest_Interpolation\src\bram_ture_dual_port.v:21)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\Nearest_Interpolation\src\bram_ture_dual_port.v:21)
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (web=0).
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (dinb[0]=0).
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (dinb[1]=0).
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (dinb[2]=0).
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (dinb[3]=0).
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (dinb[4]=0).
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (dinb[5]=0).
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (dinb[6]=0).
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (dinb[7]=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'U1_AddrCnt' input pin tied to constant (SyncClr=0).
[EFX-0266 WARNING] Module Instance 'U1_AddrCnt' input pin tied to constant (SyncClr=0).
[EFX-0266 WARNING] Module Instance 'u_data_tx' input pin tied to constant (frame_en=1).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_dvi_decoder.clk_200m'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:352)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag_inst1_TDO'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:18)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_tx'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:126)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'Axi0Clk'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:824)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'axi0_rst_n'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:825)
[EFX-0657 WARNING] Mapping into logic memory block 'i32/u_tag_fifo/mem' (176 bits) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:37) because read port is not synchronous.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SCL_OUT'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:63)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SCL_OE'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:64)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_tx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port clk_10m is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port uart_rx is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 15, 2023 21:58:26
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_v_sync' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:52)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_h_sync' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:53)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_de' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:54)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'y_out' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:62)
[EFX-0011 VERI-WARNING] parameter 'RS_START' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:81)
[EFX-0011 VERI-WARNING] parameter 'RS_READ_LINE' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:82)
[EFX-0011 VERI-WARNING] parameter 'WS_START' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:327)
[EFX-0011 VERI-WARNING] parameter 'WS_DISCARD' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:328)
[EFX-0011 VERI-WARNING] parameter 'WS_READ' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:329)
[EFX-0011 VERI-WARNING] parameter 'WS_DONE' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\helai_video_scale\helai_video_scale.v:330)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:358)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:797)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:482)
[EFX-0011 VERI-WARNING] expression size 6 truncated to fit in target size 5 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:79)
[EFX-0011 VERI-WARNING] expression size 6 truncated to fit in target size 5 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:89)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:137)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:138)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:787)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:818)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:838)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:867)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:810)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:811)
[EFX-0011 VERI-WARNING] input port 'clk_200m' is not connected on this instance (VDB-1013) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:343)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx' wire 'uart_tx' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx' wire 'uart_tx' is not driven.
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : scl_o. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:10)
[EFX-0200 WARNING] Removing redundant signal : scl_oe. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:11)
[EFX-0200 WARNING] Removing redundant signal : sda_o. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:13)
[EFX-0200 WARNING] Removing redundant signal : edid_sda_oe. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:26)
[EFX-0200 WARNING] Removing redundant signal : i2c_sda_in. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:27)
[EFX-0200 WARNING] Removing redundant signal : pblank_begin. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\phasealign_v1.v:27)
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : prst. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:28)
[EFX-0200 WARNING] Removing redundant signal : peyesize[4]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[3]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[2]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[1]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[0]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0200 WARNING] Removing redundant signal : clk_200m. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\hdmi_in\dvi_decoder.v:23)
[EFX-0200 WARNING] Removing redundant signal : i[31]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\Nearest_Interpolation\src\bram_ture_dual_port.v:21)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\Nearest_Interpolation\src\bram_ture_dual_port.v:21)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\Nearest_Interpolation\src\bram_ture_dual_port.v:21)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\Nearest_Interpolation\src\bram_ture_dual_port.v:21)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\Nearest_Interpolation\src\bram_ture_dual_port.v:21)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\Nearest_Interpolation\src\bram_ture_dual_port.v:21)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\Nearest_Interpolation\src\bram_ture_dual_port.v:21)
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (web=0).
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (dinb[0]=0).
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (dinb[1]=0).
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (dinb[2]=0).
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (dinb[3]=0).
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (dinb[4]=0).
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (dinb[5]=0).
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (dinb[6]=0).
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (dinb[7]=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'U1_AddrCnt' input pin tied to constant (SyncClr=0).
[EFX-0266 WARNING] Module Instance 'U1_AddrCnt' input pin tied to constant (SyncClr=0).
[EFX-0266 WARNING] Module Instance 'u_data_tx' input pin tied to constant (frame_en=1).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_dvi_decoder.clk_200m'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:343)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag_inst1_TDO'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:18)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_tx'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:126)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'Axi0Clk'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:810)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'axi0_rst_n'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:811)
[EFX-0657 WARNING] Mapping into logic memory block 'i32/u_tag_fifo/mem' (176 bits) (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:37) because read port is not synchronous.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SCL_OUT'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:63)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FPGA_HDMI_SCL_OE'. (F:\FPGA_PRJ\YLS\EVA_self_osc\efinity_project\source\top_module\example_top.v:64)
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_tx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port clk_10m is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port uart_rx is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 12, 2023 00:47:49
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_v_sync' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:52)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_h_sync' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:53)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_de' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:54)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'y_out' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:62)
[EFX-0011 VERI-WARNING] parameter 'RS_START' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:81)
[EFX-0011 VERI-WARNING] parameter 'RS_READ_LINE' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:82)
[EFX-0011 VERI-WARNING] parameter 'WS_START' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:327)
[EFX-0011 VERI-WARNING] parameter 'WS_DISCARD' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:328)
[EFX-0011 VERI-WARNING] parameter 'WS_READ' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:329)
[EFX-0011 VERI-WARNING] parameter 'WS_DONE' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:330)
[EFX-0011 VERI-WARNING] parameter 'filePath' becomes localparam in 'bram_primitive_75cf50d8797448108030381acd3ebfbd' with formal parameter declaration list (VERI-1199) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:754)
[EFX-0011 VERI-WARNING] parameter 'DECOMPOSE_WRITE_MODE' becomes localparam in 'bram_wrapper_mwm_75cf50d8797448108030381acd3ebfbd' with formal parameter declaration list (VERI-1199) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0/bram_decompose.vh:4)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:358)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:836)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0011 VERI-WARNING] expression size 11 truncated to fit in target size 10 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Sobel_detector\line_shift_RAM_8bit.v:34)
[EFX-0011 VERI-WARNING] port 'wdata_b' is not connected on this instance (VERI-2435) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:134)
[EFX-0011 VERI-WARNING] port 'rdata_a' remains unconnected for this instance (VERI-1927) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:134)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:1016)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:1017)
[EFX-0011 VERI-WARNING] expression size 10 truncated to fit in target size 8 (VERI-1209) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:1514)
[EFX-0011 VERI-WARNING] system function call 'fopen' is not supported (VERI-1141) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:759)
[EFX-0011 VERI-WARNING] system task 'fclose' is ignored for synthesis (VERI-1142) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:760)
[EFX-0011 VERI-WARNING] input port 'wdata_b[7]' is not connected on this instance (VDB-1013) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0011 VERI-WARNING] input port 'wclke' remains unconnected for this instance (VDB-1053) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0011 VERI-WARNING] expression size 8 truncated to fit in target size 1 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:501)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:521)
[EFX-0011 VERI-WARNING] expression size 6 truncated to fit in target size 5 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:79)
[EFX-0011 VERI-WARNING] expression size 6 truncated to fit in target size 5 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:89)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:137)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:138)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'per_img_gray' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:529)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:826)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:857)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:877)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:906)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:849)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:850)
[EFX-0011 VERI-WARNING] input port 'clk_200m' is not connected on this instance (VDB-1013) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:343)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx' wire 'uart_tx' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx' wire 'uart_tx' is not driven.
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : scl_o. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:10)
[EFX-0200 WARNING] Removing redundant signal : scl_oe. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:11)
[EFX-0200 WARNING] Removing redundant signal : sda_o. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:13)
[EFX-0200 WARNING] Removing redundant signal : edid_sda_oe. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:26)
[EFX-0200 WARNING] Removing redundant signal : i2c_sda_in. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:27)
[EFX-0200 WARNING] Removing redundant signal : pblank_begin. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\phasealign_v1.v:27)
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : prst. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:28)
[EFX-0200 WARNING] Removing redundant signal : peyesize[4]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[3]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[2]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[1]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[0]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0200 WARNING] Removing redundant signal : clk_200m. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\dvi_decoder.v:23)
[EFX-0200 WARNING] Removing redundant signal : address_map[31]. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:700)
[EFX-0200 WARNING] Removing redundant signal : address_map[30]. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:700)
[EFX-0200 WARNING] Removing redundant signal : address_map[29]. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:700)
[EFX-0200 WARNING] Removing redundant signal : address_map[28]. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:700)
[EFX-0200 WARNING] Removing redundant signal : address_map[27]. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:700)
[EFX-0200 WARNING] Removing redundant signal : address_map[26]. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:700)
[EFX-0200 WARNING] Removing redundant signal : address_map[25]. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:700)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[7]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[6]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[5]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[4]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[3]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[2]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[1]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[0]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[9]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (web=0).
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (dinb[0]=0).
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (dinb[1]=0).
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (dinb[2]=0).
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (dinb[3]=0).
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (dinb[4]=0).
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (dinb[5]=0).
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (dinb[6]=0).
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (dinb[7]=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'U1_AddrCnt' input pin tied to constant (SyncClr=0).
[EFX-0266 WARNING] Module Instance 'U1_AddrCnt' input pin tied to constant (SyncClr=0).
[EFX-0266 WARNING] Module Instance 'u_data_tx' input pin tied to constant (frame_en=1).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0657 WARNING] Mapping into logic memory block 'i35/u_tag_fifo/mem' (176 bits) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:37) because read port is not synchronous.
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_tx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port clk_10m is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port uart_rx is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 12, 2023 01:00:26
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_v_sync' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:52)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_h_sync' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:53)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_de' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:54)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'y_out' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:62)
[EFX-0011 VERI-WARNING] parameter 'RS_START' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:81)
[EFX-0011 VERI-WARNING] parameter 'RS_READ_LINE' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:82)
[EFX-0011 VERI-WARNING] parameter 'WS_START' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:327)
[EFX-0011 VERI-WARNING] parameter 'WS_DISCARD' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:328)
[EFX-0011 VERI-WARNING] parameter 'WS_READ' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:329)
[EFX-0011 VERI-WARNING] parameter 'WS_DONE' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:330)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:358)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:828)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0011 VERI-WARNING] expression size 11 truncated to fit in target size 10 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Sobel_detector\line_shift_RAM_8bit.v:34)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 12, 2023 01:00:47
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_v_sync' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:52)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_h_sync' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:53)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_de' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:54)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'y_out' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:62)
[EFX-0011 VERI-WARNING] parameter 'RS_START' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:81)
[EFX-0011 VERI-WARNING] parameter 'RS_READ_LINE' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:82)
[EFX-0011 VERI-WARNING] parameter 'WS_START' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:327)
[EFX-0011 VERI-WARNING] parameter 'WS_DISCARD' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:328)
[EFX-0011 VERI-WARNING] parameter 'WS_READ' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:329)
[EFX-0011 VERI-WARNING] parameter 'WS_DONE' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:330)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:358)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:828)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0011 VERI-WARNING] expression size 11 truncated to fit in target size 10 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Sobel_detector\line_shift_RAM_8bit.v:34)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 12, 2023 01:01:34
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_v_sync' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:52)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_h_sync' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:53)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_de' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:54)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'y_out' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:62)
[EFX-0011 VERI-WARNING] parameter 'RS_START' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:81)
[EFX-0011 VERI-WARNING] parameter 'RS_READ_LINE' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:82)
[EFX-0011 VERI-WARNING] parameter 'WS_START' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:327)
[EFX-0011 VERI-WARNING] parameter 'WS_DISCARD' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:328)
[EFX-0011 VERI-WARNING] parameter 'WS_READ' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:329)
[EFX-0011 VERI-WARNING] parameter 'WS_DONE' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:330)
[EFX-0011 VERI-WARNING] parameter 'filePath' becomes localparam in 'bram_primitive_69db0e5063cf42e68de1a0becb846981' with formal parameter declaration list (VERI-1199) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:754)
[EFX-0011 VERI-WARNING] parameter 'DECOMPOSE_WRITE_MODE' becomes localparam in 'bram_wrapper_mwm_69db0e5063cf42e68de1a0becb846981' with formal parameter declaration list (VERI-1199) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0/bram_decompose.vh:4)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:358)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:828)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0011 VERI-WARNING] expression size 11 truncated to fit in target size 10 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Sobel_detector\line_shift_RAM_8bit.v:34)
[EFX-0011 VERI-WARNING] port 'wdata_b' is not connected on this instance (VERI-2435) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:134)
[EFX-0011 VERI-WARNING] port 'rdata_a' remains unconnected for this instance (VERI-1927) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:134)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:1016)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:1017)
[EFX-0011 VERI-WARNING] expression size 10 truncated to fit in target size 8 (VERI-1209) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:1514)
[EFX-0011 VERI-WARNING] system function call 'fopen' is not supported (VERI-1141) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:759)
[EFX-0011 VERI-WARNING] system task 'fclose' is ignored for synthesis (VERI-1142) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:760)
[EFX-0011 VERI-WARNING] input port 'wdata_b[7]' is not connected on this instance (VDB-1013) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0011 VERI-WARNING] input port 'wclke' remains unconnected for this instance (VDB-1053) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0011 VERI-WARNING] expression size 8 truncated to fit in target size 1 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:499)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:513)
[EFX-0011 VERI-WARNING] expression size 6 truncated to fit in target size 5 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:79)
[EFX-0011 VERI-WARNING] expression size 6 truncated to fit in target size 5 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:89)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:137)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:138)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'per_img_gray' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:521)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:818)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:849)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:869)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:898)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:841)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:842)
[EFX-0011 VERI-WARNING] input port 'clk_200m' is not connected on this instance (VDB-1013) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:343)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx' wire 'uart_tx' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx' wire 'uart_tx' is not driven.
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : scl_o. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:10)
[EFX-0200 WARNING] Removing redundant signal : scl_oe. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:11)
[EFX-0200 WARNING] Removing redundant signal : sda_o. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:13)
[EFX-0200 WARNING] Removing redundant signal : edid_sda_oe. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:26)
[EFX-0200 WARNING] Removing redundant signal : i2c_sda_in. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:27)
[EFX-0200 WARNING] Removing redundant signal : pblank_begin. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\phasealign_v1.v:27)
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : prst. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:28)
[EFX-0200 WARNING] Removing redundant signal : peyesize[4]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[3]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[2]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[1]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[0]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0200 WARNING] Removing redundant signal : clk_200m. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\dvi_decoder.v:23)
[EFX-0200 WARNING] Removing redundant signal : address_map[31]. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:700)
[EFX-0200 WARNING] Removing redundant signal : address_map[30]. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:700)
[EFX-0200 WARNING] Removing redundant signal : address_map[29]. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:700)
[EFX-0200 WARNING] Removing redundant signal : address_map[28]. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:700)
[EFX-0200 WARNING] Removing redundant signal : address_map[27]. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:700)
[EFX-0200 WARNING] Removing redundant signal : address_map[26]. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:700)
[EFX-0200 WARNING] Removing redundant signal : address_map[25]. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:700)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[7]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[6]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[5]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[4]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[3]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[2]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[1]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[0]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[9]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (web=0).
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (dinb[0]=0).
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (dinb[1]=0).
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (dinb[2]=0).
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (dinb[3]=0).
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (dinb[4]=0).
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (dinb[5]=0).
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (dinb[6]=0).
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (dinb[7]=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'U1_AddrCnt' input pin tied to constant (SyncClr=0).
[EFX-0266 WARNING] Module Instance 'U1_AddrCnt' input pin tied to constant (SyncClr=0).
[EFX-0266 WARNING] Module Instance 'u_data_tx' input pin tied to constant (frame_en=1).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0657 WARNING] Mapping into logic memory block 'i35/u_tag_fifo/mem' (176 bits) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:37) because read port is not synchronous.
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_tx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port clk_10m is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port uart_rx is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 12, 2023 01:14:36
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_v_sync' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:52)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_h_sync' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:53)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_de' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:54)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'y_out' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:62)
[EFX-0011 VERI-WARNING] parameter 'RS_START' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:81)
[EFX-0011 VERI-WARNING] parameter 'RS_READ_LINE' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:82)
[EFX-0011 VERI-WARNING] parameter 'WS_START' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:327)
[EFX-0011 VERI-WARNING] parameter 'WS_DISCARD' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:328)
[EFX-0011 VERI-WARNING] parameter 'WS_READ' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:329)
[EFX-0011 VERI-WARNING] parameter 'WS_DONE' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:330)
[EFX-0011 VERI-WARNING] parameter 'filePath' becomes localparam in 'bram_primitive_efe3352b7df746ab81502e1dcf9f6bdb' with formal parameter declaration list (VERI-1199) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:754)
[EFX-0011 VERI-WARNING] parameter 'DECOMPOSE_WRITE_MODE' becomes localparam in 'bram_wrapper_mwm_efe3352b7df746ab81502e1dcf9f6bdb' with formal parameter declaration list (VERI-1199) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0/bram_decompose.vh:4)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:358)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:828)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0011 VERI-WARNING] expression size 11 truncated to fit in target size 10 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Sobel_detector\line_shift_RAM_8bit.v:34)
[EFX-0011 VERI-WARNING] port 'wdata_b' is not connected on this instance (VERI-2435) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:134)
[EFX-0011 VERI-WARNING] port 'rdata_a' remains unconnected for this instance (VERI-1927) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:134)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:1016)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:1017)
[EFX-0011 VERI-WARNING] system function call 'fopen' is not supported (VERI-1141) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:759)
[EFX-0011 VERI-WARNING] system task 'fclose' is ignored for synthesis (VERI-1142) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:760)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 3 (VERI-1209) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:1514)
[EFX-0011 VERI-WARNING] system function call 'fopen' is not supported (VERI-1141) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:759)
[EFX-0011 VERI-WARNING] system task 'fclose' is ignored for synthesis (VERI-1142) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:760)
[EFX-0011 VERI-WARNING] input port 'wdata_b[7]' is not connected on this instance (VDB-1013) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0011 VERI-WARNING] input port 'wclke' remains unconnected for this instance (VDB-1053) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0011 VERI-WARNING] actual bit length 10 differs from formal bit length 11 for port 'waddr' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Sobel_detector\line_shift_RAM_8bit.v:73)
[EFX-0011 VERI-WARNING] actual bit length 10 differs from formal bit length 11 for port 'raddr' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Sobel_detector\line_shift_RAM_8bit.v:76)
[EFX-0011 VERI-WARNING] actual bit length 10 differs from formal bit length 11 for port 'waddr' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Sobel_detector\line_shift_RAM_8bit.v:99)
[EFX-0011 VERI-WARNING] actual bit length 10 differs from formal bit length 11 for port 'raddr' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Sobel_detector\line_shift_RAM_8bit.v:102)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 12, 2023 01:18:26
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_v_sync' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:52)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_h_sync' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:53)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_de' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:54)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'y_out' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:62)
[EFX-0011 VERI-WARNING] parameter 'RS_START' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:81)
[EFX-0011 VERI-WARNING] parameter 'RS_READ_LINE' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:82)
[EFX-0011 VERI-WARNING] parameter 'WS_START' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:327)
[EFX-0011 VERI-WARNING] parameter 'WS_DISCARD' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:328)
[EFX-0011 VERI-WARNING] parameter 'WS_READ' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:329)
[EFX-0011 VERI-WARNING] parameter 'WS_DONE' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:330)
[EFX-0011 VERI-WARNING] parameter 'filePath' becomes localparam in 'bram_primitive_efe3352b7df746ab81502e1dcf9f6bdb' with formal parameter declaration list (VERI-1199) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:754)
[EFX-0011 VERI-WARNING] parameter 'DECOMPOSE_WRITE_MODE' becomes localparam in 'bram_wrapper_mwm_efe3352b7df746ab81502e1dcf9f6bdb' with formal parameter declaration list (VERI-1199) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0/bram_decompose.vh:4)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:358)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:828)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0011 VERI-WARNING] expression size 11 truncated to fit in target size 10 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Sobel_detector\line_shift_RAM_8bit.v:34)
[EFX-0011 VERI-WARNING] port 'wdata_b' is not connected on this instance (VERI-2435) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:134)
[EFX-0011 VERI-WARNING] port 'rdata_a' remains unconnected for this instance (VERI-1927) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:134)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:1016)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:1017)
[EFX-0011 VERI-WARNING] system function call 'fopen' is not supported (VERI-1141) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:759)
[EFX-0011 VERI-WARNING] system task 'fclose' is ignored for synthesis (VERI-1142) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:760)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 3 (VERI-1209) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:1514)
[EFX-0011 VERI-WARNING] system function call 'fopen' is not supported (VERI-1141) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:759)
[EFX-0011 VERI-WARNING] system task 'fclose' is ignored for synthesis (VERI-1142) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:760)
[EFX-0011 VERI-WARNING] input port 'wdata_b[7]' is not connected on this instance (VDB-1013) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0011 VERI-WARNING] input port 'wclke' remains unconnected for this instance (VDB-1053) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0011 VERI-WARNING] actual bit length 10 differs from formal bit length 11 for port 'waddr' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Sobel_detector\line_shift_RAM_8bit.v:73)
[EFX-0011 VERI-WARNING] actual bit length 10 differs from formal bit length 11 for port 'raddr' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Sobel_detector\line_shift_RAM_8bit.v:76)
[EFX-0011 VERI-WARNING] actual bit length 10 differs from formal bit length 11 for port 'waddr' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Sobel_detector\line_shift_RAM_8bit.v:99)
[EFX-0011 VERI-WARNING] actual bit length 10 differs from formal bit length 11 for port 'raddr' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Sobel_detector\line_shift_RAM_8bit.v:102)
[EFX-0011 VERI-WARNING] expression size 8 truncated to fit in target size 1 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:499)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:513)
[EFX-0011 VERI-WARNING] expression size 6 truncated to fit in target size 5 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:79)
[EFX-0011 VERI-WARNING] expression size 6 truncated to fit in target size 5 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:89)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:137)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:138)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'per_img_gray' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:521)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:818)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:849)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:869)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:898)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:841)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:842)
[EFX-0011 VERI-WARNING] input port 'clk_200m' is not connected on this instance (VDB-1013) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:343)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx' wire 'uart_tx' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx' wire 'uart_tx' is not driven.
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : scl_o. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:10)
[EFX-0200 WARNING] Removing redundant signal : scl_oe. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:11)
[EFX-0200 WARNING] Removing redundant signal : sda_o. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:13)
[EFX-0200 WARNING] Removing redundant signal : edid_sda_oe. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:26)
[EFX-0200 WARNING] Removing redundant signal : i2c_sda_in. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:27)
[EFX-0200 WARNING] Removing redundant signal : pblank_begin. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\phasealign_v1.v:27)
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : prst. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:28)
[EFX-0200 WARNING] Removing redundant signal : peyesize[4]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[3]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[2]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[1]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[0]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0200 WARNING] Removing redundant signal : clk_200m. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\dvi_decoder.v:23)
[EFX-0200 WARNING] Removing redundant signal : address_map[31]. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:700)
[EFX-0200 WARNING] Removing redundant signal : address_map[30]. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:700)
[EFX-0200 WARNING] Removing redundant signal : address_map[29]. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:700)
[EFX-0200 WARNING] Removing redundant signal : address_map[28]. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:700)
[EFX-0200 WARNING] Removing redundant signal : address_map[27]. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:700)
[EFX-0200 WARNING] Removing redundant signal : address_map[26]. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:700)
[EFX-0200 WARNING] Removing redundant signal : address_map[25]. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:700)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[7]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[6]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[5]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[4]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[3]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[2]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[1]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[0]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[10]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0266 WARNING] Module Instance 'u_ram_1024x8_1' input pin tied to constant (waddr[10]=0).
[EFX-0266 WARNING] Module Instance 'u_ram_1024x8_1' input pin tied to constant (raddr[10]=0).
[EFX-0266 WARNING] Module Instance 'u_ram_1024x8_2' input pin tied to constant (waddr[10]=0).
[EFX-0266 WARNING] Module Instance 'u_ram_1024x8_2' input pin tied to constant (raddr[10]=0).
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (web=0).
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (dinb[0]=0).
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (dinb[1]=0).
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (dinb[2]=0).
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (dinb[3]=0).
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (dinb[4]=0).
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (dinb[5]=0).
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (dinb[6]=0).
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (dinb[7]=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'U1_AddrCnt' input pin tied to constant (SyncClr=0).
[EFX-0266 WARNING] Module Instance 'U1_AddrCnt' input pin tied to constant (SyncClr=0).
[EFX-0266 WARNING] Module Instance 'u_data_tx' input pin tied to constant (frame_en=1).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0657 WARNING] Mapping into logic memory block 'i35/u_tag_fifo/mem' (176 bits) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:37) because read port is not synchronous.
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_tx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port clk_10m is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port uart_rx is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 12, 2023 01:34:23
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_v_sync' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:52)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_h_sync' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:53)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_de' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:54)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'y_out' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:62)
[EFX-0011 VERI-WARNING] parameter 'RS_START' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:81)
[EFX-0011 VERI-WARNING] parameter 'RS_READ_LINE' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:82)
[EFX-0011 VERI-WARNING] parameter 'WS_START' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:327)
[EFX-0011 VERI-WARNING] parameter 'WS_DISCARD' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:328)
[EFX-0011 VERI-WARNING] parameter 'WS_READ' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:329)
[EFX-0011 VERI-WARNING] parameter 'WS_DONE' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:330)
[EFX-0011 VERI-WARNING] parameter 'filePath' becomes localparam in 'bram_primitive_efe3352b7df746ab81502e1dcf9f6bdb' with formal parameter declaration list (VERI-1199) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:754)
[EFX-0011 VERI-WARNING] parameter 'DECOMPOSE_WRITE_MODE' becomes localparam in 'bram_wrapper_mwm_efe3352b7df746ab81502e1dcf9f6bdb' with formal parameter declaration list (VERI-1199) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0/bram_decompose.vh:4)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:358)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:838)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0011 VERI-WARNING] expression size 11 truncated to fit in target size 10 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Sobel_detector\line_shift_RAM_8bit.v:34)
[EFX-0011 VERI-WARNING] port 'wdata_b' is not connected on this instance (VERI-2435) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:134)
[EFX-0011 VERI-WARNING] port 'rdata_a' remains unconnected for this instance (VERI-1927) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:134)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:1016)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:1017)
[EFX-0011 VERI-WARNING] system function call 'fopen' is not supported (VERI-1141) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:759)
[EFX-0011 VERI-WARNING] system task 'fclose' is ignored for synthesis (VERI-1142) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:760)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 3 (VERI-1209) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:1514)
[EFX-0011 VERI-WARNING] system function call 'fopen' is not supported (VERI-1141) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:759)
[EFX-0011 VERI-WARNING] system task 'fclose' is ignored for synthesis (VERI-1142) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:760)
[EFX-0011 VERI-WARNING] input port 'wdata_b[7]' is not connected on this instance (VDB-1013) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0011 VERI-WARNING] input port 'wclke' remains unconnected for this instance (VDB-1053) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0011 VERI-WARNING] actual bit length 10 differs from formal bit length 11 for port 'waddr' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Sobel_detector\line_shift_RAM_8bit.v:73)
[EFX-0011 VERI-WARNING] actual bit length 10 differs from formal bit length 11 for port 'raddr' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Sobel_detector\line_shift_RAM_8bit.v:76)
[EFX-0011 VERI-WARNING] actual bit length 10 differs from formal bit length 11 for port 'waddr' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Sobel_detector\line_shift_RAM_8bit.v:99)
[EFX-0011 VERI-WARNING] actual bit length 10 differs from formal bit length 11 for port 'raddr' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Sobel_detector\line_shift_RAM_8bit.v:102)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:523)
[EFX-0011 VERI-WARNING] expression size 6 truncated to fit in target size 5 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:79)
[EFX-0011 VERI-WARNING] expression size 6 truncated to fit in target size 5 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:89)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:137)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:138)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:828)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:859)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:879)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:908)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:851)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:852)
[EFX-0011 VERI-WARNING] input port 'clk_200m' is not connected on this instance (VDB-1013) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:343)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx' wire 'uart_tx' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx' wire 'uart_tx' is not driven.
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : scl_o. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:10)
[EFX-0200 WARNING] Removing redundant signal : scl_oe. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:11)
[EFX-0200 WARNING] Removing redundant signal : sda_o. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:13)
[EFX-0200 WARNING] Removing redundant signal : edid_sda_oe. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:26)
[EFX-0200 WARNING] Removing redundant signal : i2c_sda_in. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:27)
[EFX-0200 WARNING] Removing redundant signal : pblank_begin. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\phasealign_v1.v:27)
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : prst. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:28)
[EFX-0200 WARNING] Removing redundant signal : peyesize[4]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[3]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[2]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[1]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[0]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0200 WARNING] Removing redundant signal : clk_200m. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\dvi_decoder.v:23)
[EFX-0200 WARNING] Removing redundant signal : address_map[31]. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:700)
[EFX-0200 WARNING] Removing redundant signal : address_map[30]. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:700)
[EFX-0200 WARNING] Removing redundant signal : address_map[29]. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:700)
[EFX-0200 WARNING] Removing redundant signal : address_map[28]. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:700)
[EFX-0200 WARNING] Removing redundant signal : address_map[27]. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:700)
[EFX-0200 WARNING] Removing redundant signal : address_map[26]. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:700)
[EFX-0200 WARNING] Removing redundant signal : address_map[25]. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:700)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[7]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[6]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[5]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[4]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[3]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[2]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[1]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[0]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[10]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0266 WARNING] Module Instance 'u_ram_1024x8_1' input pin tied to constant (waddr[10]=0).
[EFX-0266 WARNING] Module Instance 'u_ram_1024x8_1' input pin tied to constant (raddr[10]=0).
[EFX-0266 WARNING] Module Instance 'u_ram_1024x8_2' input pin tied to constant (waddr[10]=0).
[EFX-0266 WARNING] Module Instance 'u_ram_1024x8_2' input pin tied to constant (raddr[10]=0).
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (web=0).
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (dinb[0]=0).
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (dinb[1]=0).
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (dinb[2]=0).
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (dinb[3]=0).
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (dinb[4]=0).
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (dinb[5]=0).
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (dinb[6]=0).
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (dinb[7]=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'U1_AddrCnt' input pin tied to constant (SyncClr=0).
[EFX-0266 WARNING] Module Instance 'U1_AddrCnt' input pin tied to constant (SyncClr=0).
[EFX-0266 WARNING] Module Instance 'u_data_tx' input pin tied to constant (frame_en=1).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0657 WARNING] Mapping into logic memory block 'i35/u_tag_fifo/mem' (176 bits) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:37) because read port is not synchronous.
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_tx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port clk_10m is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port uart_rx is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 12, 2023 01:50:45
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_v_sync' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:52)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_h_sync' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:53)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_de' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:54)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'y_out' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:62)
[EFX-0011 VERI-WARNING] parameter 'RS_START' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:81)
[EFX-0011 VERI-WARNING] parameter 'RS_READ_LINE' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:82)
[EFX-0011 VERI-WARNING] parameter 'WS_START' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:327)
[EFX-0011 VERI-WARNING] parameter 'WS_DISCARD' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:328)
[EFX-0011 VERI-WARNING] parameter 'WS_READ' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:329)
[EFX-0011 VERI-WARNING] parameter 'WS_DONE' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:330)
[EFX-0011 VERI-WARNING] parameter 'filePath' becomes localparam in 'bram_primitive_0b66a0a9271b494b8c0c05c6cba4e293' with formal parameter declaration list (VERI-1199) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:754)
[EFX-0011 VERI-WARNING] parameter 'DECOMPOSE_WRITE_MODE' becomes localparam in 'bram_wrapper_mwm_0b66a0a9271b494b8c0c05c6cba4e293' with formal parameter declaration list (VERI-1199) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0/bram_decompose.vh:4)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:358)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:838)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0011 VERI-WARNING] expression size 11 truncated to fit in target size 10 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Sobel_detector\line_shift_RAM_8bit.v:34)
[EFX-0011 VERI-WARNING] port 'wdata_b' is not connected on this instance (VERI-2435) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:134)
[EFX-0011 VERI-WARNING] port 'rdata_a' remains unconnected for this instance (VERI-1927) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:134)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:1016)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:1017)
[EFX-0011 VERI-WARNING] expression size 10 truncated to fit in target size 8 (VERI-1209) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:1514)
[EFX-0011 VERI-WARNING] system function call 'fopen' is not supported (VERI-1141) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:759)
[EFX-0011 VERI-WARNING] system task 'fclose' is ignored for synthesis (VERI-1142) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:760)
[EFX-0011 VERI-WARNING] input port 'wdata_b[7]' is not connected on this instance (VDB-1013) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0011 VERI-WARNING] input port 'wclke' remains unconnected for this instance (VDB-1053) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:523)
[EFX-0011 VERI-WARNING] expression size 6 truncated to fit in target size 5 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:79)
[EFX-0011 VERI-WARNING] expression size 6 truncated to fit in target size 5 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:89)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:137)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:138)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:828)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:859)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:879)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:908)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:851)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:852)
[EFX-0011 VERI-WARNING] input port 'clk_200m' is not connected on this instance (VDB-1013) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:343)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx' wire 'uart_tx' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx' wire 'uart_tx' is not driven.
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : scl_o. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:10)
[EFX-0200 WARNING] Removing redundant signal : scl_oe. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:11)
[EFX-0200 WARNING] Removing redundant signal : sda_o. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:13)
[EFX-0200 WARNING] Removing redundant signal : edid_sda_oe. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:26)
[EFX-0200 WARNING] Removing redundant signal : i2c_sda_in. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:27)
[EFX-0200 WARNING] Removing redundant signal : pblank_begin. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\phasealign_v1.v:27)
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : prst. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:28)
[EFX-0200 WARNING] Removing redundant signal : peyesize[4]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[3]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[2]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[1]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[0]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0200 WARNING] Removing redundant signal : clk_200m. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\dvi_decoder.v:23)
[EFX-0200 WARNING] Removing redundant signal : address_map[31]. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:700)
[EFX-0200 WARNING] Removing redundant signal : address_map[30]. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:700)
[EFX-0200 WARNING] Removing redundant signal : address_map[29]. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:700)
[EFX-0200 WARNING] Removing redundant signal : address_map[28]. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:700)
[EFX-0200 WARNING] Removing redundant signal : address_map[27]. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:700)
[EFX-0200 WARNING] Removing redundant signal : address_map[26]. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:700)
[EFX-0200 WARNING] Removing redundant signal : address_map[25]. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:700)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[7]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[6]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[5]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[4]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[3]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[2]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[1]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[0]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[9]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (web=0).
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (dinb[0]=0).
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (dinb[1]=0).
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (dinb[2]=0).
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (dinb[3]=0).
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (dinb[4]=0).
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (dinb[5]=0).
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (dinb[6]=0).
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (dinb[7]=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'U1_AddrCnt' input pin tied to constant (SyncClr=0).
[EFX-0266 WARNING] Module Instance 'U1_AddrCnt' input pin tied to constant (SyncClr=0).
[EFX-0266 WARNING] Module Instance 'u_data_tx' input pin tied to constant (frame_en=1).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0657 WARNING] Mapping into logic memory block 'i35/u_tag_fifo/mem' (176 bits) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:37) because read port is not synchronous.
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_tx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port clk_10m is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port uart_rx is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 12, 2023 02:05:19
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_v_sync' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:52)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_h_sync' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:53)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_de' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:54)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'y_out' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:62)
[EFX-0011 VERI-WARNING] parameter 'RS_START' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:81)
[EFX-0011 VERI-WARNING] parameter 'RS_READ_LINE' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:82)
[EFX-0011 VERI-WARNING] parameter 'WS_START' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:327)
[EFX-0011 VERI-WARNING] parameter 'WS_DISCARD' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:328)
[EFX-0011 VERI-WARNING] parameter 'WS_READ' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:329)
[EFX-0011 VERI-WARNING] parameter 'WS_DONE' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:330)
[EFX-0011 VERI-WARNING] parameter 'filePath' becomes localparam in 'bram_primitive_0b66a0a9271b494b8c0c05c6cba4e293' with formal parameter declaration list (VERI-1199) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:754)
[EFX-0011 VERI-WARNING] parameter 'DECOMPOSE_WRITE_MODE' becomes localparam in 'bram_wrapper_mwm_0b66a0a9271b494b8c0c05c6cba4e293' with formal parameter declaration list (VERI-1199) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0/bram_decompose.vh:4)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:358)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:838)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0011 VERI-WARNING] expression size 11 truncated to fit in target size 10 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Sobel_detector\line_shift_RAM_8bit.v:34)
[EFX-0011 VERI-WARNING] port 'wdata_b' is not connected on this instance (VERI-2435) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:134)
[EFX-0011 VERI-WARNING] port 'rdata_a' remains unconnected for this instance (VERI-1927) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:134)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:1016)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:1017)
[EFX-0011 VERI-WARNING] expression size 10 truncated to fit in target size 8 (VERI-1209) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:1514)
[EFX-0011 VERI-WARNING] system function call 'fopen' is not supported (VERI-1141) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:759)
[EFX-0011 VERI-WARNING] system task 'fclose' is ignored for synthesis (VERI-1142) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:760)
[EFX-0011 VERI-WARNING] input port 'wdata_b[7]' is not connected on this instance (VDB-1013) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0011 VERI-WARNING] input port 'wclke' remains unconnected for this instance (VDB-1053) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:523)
[EFX-0011 VERI-WARNING] expression size 6 truncated to fit in target size 5 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:79)
[EFX-0011 VERI-WARNING] expression size 6 truncated to fit in target size 5 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:89)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:137)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:138)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:828)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:859)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:879)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:908)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:851)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:852)
[EFX-0011 VERI-WARNING] input port 'clk_200m' is not connected on this instance (VDB-1013) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:343)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx' wire 'uart_tx' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx' wire 'uart_tx' is not driven.
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : scl_o. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:10)
[EFX-0200 WARNING] Removing redundant signal : scl_oe. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:11)
[EFX-0200 WARNING] Removing redundant signal : sda_o. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:13)
[EFX-0200 WARNING] Removing redundant signal : edid_sda_oe. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:26)
[EFX-0200 WARNING] Removing redundant signal : i2c_sda_in. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:27)
[EFX-0200 WARNING] Removing redundant signal : pblank_begin. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\phasealign_v1.v:27)
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : prst. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:28)
[EFX-0200 WARNING] Removing redundant signal : peyesize[4]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[3]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[2]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[1]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[0]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0200 WARNING] Removing redundant signal : clk_200m. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\dvi_decoder.v:23)
[EFX-0200 WARNING] Removing redundant signal : address_map[31]. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:700)
[EFX-0200 WARNING] Removing redundant signal : address_map[30]. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:700)
[EFX-0200 WARNING] Removing redundant signal : address_map[29]. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:700)
[EFX-0200 WARNING] Removing redundant signal : address_map[28]. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:700)
[EFX-0200 WARNING] Removing redundant signal : address_map[27]. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:700)
[EFX-0200 WARNING] Removing redundant signal : address_map[26]. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:700)
[EFX-0200 WARNING] Removing redundant signal : address_map[25]. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:700)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[7]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[6]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[5]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[4]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[3]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[2]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[1]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[0]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[9]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (web=0).
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (dinb[0]=0).
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (dinb[1]=0).
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (dinb[2]=0).
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (dinb[3]=0).
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (dinb[4]=0).
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (dinb[5]=0).
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (dinb[6]=0).
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (dinb[7]=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'U1_AddrCnt' input pin tied to constant (SyncClr=0).
[EFX-0266 WARNING] Module Instance 'U1_AddrCnt' input pin tied to constant (SyncClr=0).
[EFX-0266 WARNING] Module Instance 'u_data_tx' input pin tied to constant (frame_en=1).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0657 WARNING] Mapping into logic memory block 'i33/u_tag_fifo/mem' (176 bits) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:37) because read port is not synchronous.
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_tx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port clk_10m is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port uart_rx is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 12, 2023 02:15:59
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_v_sync' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:52)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_h_sync' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:53)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_de' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:54)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'y_out' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:62)
[EFX-0011 VERI-WARNING] parameter 'RS_START' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:81)
[EFX-0011 VERI-WARNING] parameter 'RS_READ_LINE' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:82)
[EFX-0011 VERI-WARNING] parameter 'WS_START' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:327)
[EFX-0011 VERI-WARNING] parameter 'WS_DISCARD' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:328)
[EFX-0011 VERI-WARNING] parameter 'WS_READ' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:329)
[EFX-0011 VERI-WARNING] parameter 'WS_DONE' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:330)
[EFX-0011 VERI-WARNING] parameter 'filePath' becomes localparam in 'bram_primitive_0b66a0a9271b494b8c0c05c6cba4e293' with formal parameter declaration list (VERI-1199) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:754)
[EFX-0011 VERI-WARNING] parameter 'DECOMPOSE_WRITE_MODE' becomes localparam in 'bram_wrapper_mwm_0b66a0a9271b494b8c0c05c6cba4e293' with formal parameter declaration list (VERI-1199) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0/bram_decompose.vh:4)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:358)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:838)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0011 VERI-WARNING] expression size 11 truncated to fit in target size 10 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Sobel_detector\line_shift_RAM_8bit.v:34)
[EFX-0011 VERI-WARNING] port 'wdata_b' is not connected on this instance (VERI-2435) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:134)
[EFX-0011 VERI-WARNING] port 'rdata_a' remains unconnected for this instance (VERI-1927) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:134)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:1016)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:1017)
[EFX-0011 VERI-WARNING] expression size 10 truncated to fit in target size 8 (VERI-1209) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:1514)
[EFX-0011 VERI-WARNING] system function call 'fopen' is not supported (VERI-1141) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:759)
[EFX-0011 VERI-WARNING] system task 'fclose' is ignored for synthesis (VERI-1142) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:760)
[EFX-0011 VERI-WARNING] input port 'wdata_b[7]' is not connected on this instance (VDB-1013) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0011 VERI-WARNING] input port 'wclke' remains unconnected for this instance (VDB-1053) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:523)
[EFX-0011 VERI-WARNING] expression size 6 truncated to fit in target size 5 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:79)
[EFX-0011 VERI-WARNING] expression size 6 truncated to fit in target size 5 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:89)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:137)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:138)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:828)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:859)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:879)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:908)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:851)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:852)
[EFX-0011 VERI-WARNING] input port 'clk_200m' is not connected on this instance (VDB-1013) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:343)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx' wire 'uart_tx' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx' wire 'uart_tx' is not driven.
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : scl_o. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:10)
[EFX-0200 WARNING] Removing redundant signal : scl_oe. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:11)
[EFX-0200 WARNING] Removing redundant signal : sda_o. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:13)
[EFX-0200 WARNING] Removing redundant signal : edid_sda_oe. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:26)
[EFX-0200 WARNING] Removing redundant signal : i2c_sda_in. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:27)
[EFX-0200 WARNING] Removing redundant signal : pblank_begin. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\phasealign_v1.v:27)
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : prst. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:28)
[EFX-0200 WARNING] Removing redundant signal : peyesize[4]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[3]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[2]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[1]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[0]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0200 WARNING] Removing redundant signal : clk_200m. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\dvi_decoder.v:23)
[EFX-0200 WARNING] Removing redundant signal : address_map[31]. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:700)
[EFX-0200 WARNING] Removing redundant signal : address_map[30]. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:700)
[EFX-0200 WARNING] Removing redundant signal : address_map[29]. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:700)
[EFX-0200 WARNING] Removing redundant signal : address_map[28]. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:700)
[EFX-0200 WARNING] Removing redundant signal : address_map[27]. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:700)
[EFX-0200 WARNING] Removing redundant signal : address_map[26]. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:700)
[EFX-0200 WARNING] Removing redundant signal : address_map[25]. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:700)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[7]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[6]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[5]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[4]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[3]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[2]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[1]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[0]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[9]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (web=0).
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (dinb[0]=0).
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (dinb[1]=0).
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (dinb[2]=0).
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (dinb[3]=0).
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (dinb[4]=0).
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (dinb[5]=0).
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (dinb[6]=0).
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (dinb[7]=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'U1_AddrCnt' input pin tied to constant (SyncClr=0).
[EFX-0266 WARNING] Module Instance 'U1_AddrCnt' input pin tied to constant (SyncClr=0).
[EFX-0266 WARNING] Module Instance 'u_data_tx' input pin tied to constant (frame_en=1).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0657 WARNING] Mapping into logic memory block 'i35/u_tag_fifo/mem' (176 bits) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:37) because read port is not synchronous.
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_tx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port clk_10m is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port uart_rx is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 12, 2023 11:36:28
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_v_sync' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:52)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_h_sync' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:53)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_de' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:54)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'y_out' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:62)
[EFX-0011 VERI-WARNING] parameter 'RS_START' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:81)
[EFX-0011 VERI-WARNING] parameter 'RS_READ_LINE' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:82)
[EFX-0011 VERI-WARNING] parameter 'WS_START' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:327)
[EFX-0011 VERI-WARNING] parameter 'WS_DISCARD' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:328)
[EFX-0011 VERI-WARNING] parameter 'WS_READ' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:329)
[EFX-0011 VERI-WARNING] parameter 'WS_DONE' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:330)
[EFX-0011 VERI-WARNING] parameter 'filePath' becomes localparam in 'bram_primitive_0b66a0a9271b494b8c0c05c6cba4e293' with formal parameter declaration list (VERI-1199) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:754)
[EFX-0011 VERI-WARNING] parameter 'DECOMPOSE_WRITE_MODE' becomes localparam in 'bram_wrapper_mwm_0b66a0a9271b494b8c0c05c6cba4e293' with formal parameter declaration list (VERI-1199) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0/bram_decompose.vh:4)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:358)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:838)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0011 VERI-WARNING] expression size 11 truncated to fit in target size 10 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Sobel_detector\line_shift_RAM_8bit.v:34)
[EFX-0011 VERI-WARNING] port 'wdata_b' is not connected on this instance (VERI-2435) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:134)
[EFX-0011 VERI-WARNING] port 'rdata_a' remains unconnected for this instance (VERI-1927) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:134)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:1016)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:1017)
[EFX-0011 VERI-WARNING] expression size 10 truncated to fit in target size 8 (VERI-1209) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:1514)
[EFX-0011 VERI-WARNING] system function call 'fopen' is not supported (VERI-1141) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:759)
[EFX-0011 VERI-WARNING] system task 'fclose' is ignored for synthesis (VERI-1142) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:760)
[EFX-0011 VERI-WARNING] input port 'wdata_b[7]' is not connected on this instance (VDB-1013) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0011 VERI-WARNING] input port 'wclke' remains unconnected for this instance (VDB-1053) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:523)
[EFX-0011 VERI-WARNING] expression size 6 truncated to fit in target size 5 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:79)
[EFX-0011 VERI-WARNING] expression size 6 truncated to fit in target size 5 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:89)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:137)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:138)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:828)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:859)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:879)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:908)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:851)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:852)
[EFX-0011 VERI-WARNING] input port 'clk_200m' is not connected on this instance (VDB-1013) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:343)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx' wire 'uart_tx' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx' wire 'uart_tx' is not driven.
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : scl_o. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:10)
[EFX-0200 WARNING] Removing redundant signal : scl_oe. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:11)
[EFX-0200 WARNING] Removing redundant signal : sda_o. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:13)
[EFX-0200 WARNING] Removing redundant signal : edid_sda_oe. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:26)
[EFX-0200 WARNING] Removing redundant signal : i2c_sda_in. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:27)
[EFX-0200 WARNING] Removing redundant signal : pblank_begin. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\phasealign_v1.v:27)
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : prst. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:28)
[EFX-0200 WARNING] Removing redundant signal : peyesize[4]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[3]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[2]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[1]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[0]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0200 WARNING] Removing redundant signal : clk_200m. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\dvi_decoder.v:23)
[EFX-0200 WARNING] Removing redundant signal : address_map[31]. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:700)
[EFX-0200 WARNING] Removing redundant signal : address_map[30]. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:700)
[EFX-0200 WARNING] Removing redundant signal : address_map[29]. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:700)
[EFX-0200 WARNING] Removing redundant signal : address_map[28]. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:700)
[EFX-0200 WARNING] Removing redundant signal : address_map[27]. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:700)
[EFX-0200 WARNING] Removing redundant signal : address_map[26]. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:700)
[EFX-0200 WARNING] Removing redundant signal : address_map[25]. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:700)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[7]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[6]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[5]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[4]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[3]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[2]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[1]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[0]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[9]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (web=0).
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (dinb[0]=0).
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (dinb[1]=0).
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (dinb[2]=0).
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (dinb[3]=0).
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (dinb[4]=0).
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (dinb[5]=0).
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (dinb[6]=0).
[EFX-0266 WARNING] Module Instance 'u0_image_data_bram1' input pin tied to constant (dinb[7]=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'U1_AddrCnt' input pin tied to constant (SyncClr=0).
[EFX-0266 WARNING] Module Instance 'U1_AddrCnt' input pin tied to constant (SyncClr=0).
[EFX-0266 WARNING] Module Instance 'u_data_tx' input pin tied to constant (frame_en=1).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0657 WARNING] Mapping into logic memory block 'i35/u_tag_fifo/mem' (176 bits) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:37) because read port is not synchronous.
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_tx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port clk_10m is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port uart_rx is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 12, 2023 12:55:15
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_v_sync' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:52)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_h_sync' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:53)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_de' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:54)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'y_out' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:62)
[EFX-0011 VERI-WARNING] parameter 'RS_START' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:81)
[EFX-0011 VERI-WARNING] parameter 'RS_READ_LINE' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:82)
[EFX-0011 VERI-WARNING] parameter 'WS_START' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:327)
[EFX-0011 VERI-WARNING] parameter 'WS_DISCARD' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:328)
[EFX-0011 VERI-WARNING] parameter 'WS_READ' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:329)
[EFX-0011 VERI-WARNING] parameter 'WS_DONE' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:330)
[EFX-0011 VERI-WARNING] parameter 'filePath' becomes localparam in 'bram_primitive_0b66a0a9271b494b8c0c05c6cba4e293' with formal parameter declaration list (VERI-1199) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:754)
[EFX-0011 VERI-WARNING] parameter 'DECOMPOSE_WRITE_MODE' becomes localparam in 'bram_wrapper_mwm_0b66a0a9271b494b8c0c05c6cba4e293' with formal parameter declaration list (VERI-1199) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0/bram_decompose.vh:4)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:358)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:889)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0011 VERI-WARNING] expression size 11 truncated to fit in target size 10 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Sobel_detector\line_shift_RAM_8bit.v:34)
[EFX-0011 VERI-WARNING] port 'wdata_b' is not connected on this instance (VERI-2435) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:134)
[EFX-0011 VERI-WARNING] port 'rdata_a' remains unconnected for this instance (VERI-1927) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:134)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:1016)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:1017)
[EFX-0011 VERI-WARNING] expression size 10 truncated to fit in target size 8 (VERI-1209) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:1514)
[EFX-0011 VERI-WARNING] system function call 'fopen' is not supported (VERI-1141) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:759)
[EFX-0011 VERI-WARNING] system task 'fclose' is ignored for synthesis (VERI-1142) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:760)
[EFX-0011 VERI-WARNING] input port 'wdata_b[7]' is not connected on this instance (VDB-1013) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0011 VERI-WARNING] input port 'wclke' remains unconnected for this instance (VDB-1053) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:554)
[EFX-0011 VERI-WARNING] expression size 6 truncated to fit in target size 5 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:79)
[EFX-0011 VERI-WARNING] expression size 6 truncated to fit in target size 5 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:89)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:137)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:138)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:879)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:910)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:930)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:959)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:902)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:903)
[EFX-0011 VERI-WARNING] input port 'clk_200m' is not connected on this instance (VDB-1013) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:343)
[EFX-0011 VERI-WARNING] input port 'per_img_g[7]' remains unconnected for this instance (VDB-1053) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:554)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx' wire 'uart_tx' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx' wire 'uart_tx' is not driven.
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : scl_o. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:10)
[EFX-0200 WARNING] Removing redundant signal : scl_oe. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:11)
[EFX-0200 WARNING] Removing redundant signal : sda_o. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:13)
[EFX-0200 WARNING] Removing redundant signal : edid_sda_oe. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:26)
[EFX-0200 WARNING] Removing redundant signal : i2c_sda_in. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:27)
[EFX-0200 WARNING] Removing redundant signal : pblank_begin. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\phasealign_v1.v:27)
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : prst. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:28)
[EFX-0200 WARNING] Removing redundant signal : peyesize[4]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[3]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[2]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[1]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[0]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0200 WARNING] Removing redundant signal : clk_200m. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\dvi_decoder.v:23)
[EFX-0200 WARNING] Removing redundant signal : img_red_c6[7]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\delay_rgb_8.v:39)
[EFX-0200 WARNING] Removing redundant signal : img_red_c6[6]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\delay_rgb_8.v:39)
[EFX-0200 WARNING] Removing redundant signal : img_red_c6[5]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\delay_rgb_8.v:39)
[EFX-0200 WARNING] Removing redundant signal : img_red_c6[4]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\delay_rgb_8.v:39)
[EFX-0200 WARNING] Removing redundant signal : img_red_c6[3]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\delay_rgb_8.v:39)
[EFX-0200 WARNING] Removing redundant signal : img_red_c6[2]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\delay_rgb_8.v:39)
[EFX-0200 WARNING] Removing redundant signal : img_red_c6[1]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\delay_rgb_8.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[7]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[6]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[5]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[4]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[3]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[2]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[1]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[0]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[9]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'U1_AddrCnt' input pin tied to constant (SyncClr=0).
[EFX-0266 WARNING] Module Instance 'U1_AddrCnt' input pin tied to constant (SyncClr=0).
[EFX-0266 WARNING] Module Instance 'u_data_tx' input pin tied to constant (frame_en=1).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0657 WARNING] Mapping into logic memory block 'i34/u_tag_fifo/mem' (176 bits) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:37) because read port is not synchronous.
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_tx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port clk_10m is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port uart_rx is unconnected and will be removed 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance i34/mult_160 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance i34/mult_161 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance i34/mult_162 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance i34/mult_163 is permanently disabled 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 12, 2023 13:05:26
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_v_sync' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:52)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_h_sync' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:53)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_de' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:54)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'y_out' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:62)
[EFX-0011 VERI-WARNING] parameter 'RS_START' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:81)
[EFX-0011 VERI-WARNING] parameter 'RS_READ_LINE' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:82)
[EFX-0011 VERI-WARNING] parameter 'WS_START' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:327)
[EFX-0011 VERI-WARNING] parameter 'WS_DISCARD' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:328)
[EFX-0011 VERI-WARNING] parameter 'WS_READ' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:329)
[EFX-0011 VERI-WARNING] parameter 'WS_DONE' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:330)
[EFX-0011 VERI-WARNING] parameter 'filePath' becomes localparam in 'bram_primitive_0b66a0a9271b494b8c0c05c6cba4e293' with formal parameter declaration list (VERI-1199) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:754)
[EFX-0011 VERI-WARNING] parameter 'DECOMPOSE_WRITE_MODE' becomes localparam in 'bram_wrapper_mwm_0b66a0a9271b494b8c0c05c6cba4e293' with formal parameter declaration list (VERI-1199) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0/bram_decompose.vh:4)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:358)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:889)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0011 VERI-WARNING] expression size 11 truncated to fit in target size 10 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Sobel_detector\line_shift_RAM_8bit.v:34)
[EFX-0011 VERI-WARNING] port 'wdata_b' is not connected on this instance (VERI-2435) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:134)
[EFX-0011 VERI-WARNING] port 'rdata_a' remains unconnected for this instance (VERI-1927) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:134)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:1016)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:1017)
[EFX-0011 VERI-WARNING] expression size 10 truncated to fit in target size 8 (VERI-1209) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:1514)
[EFX-0011 VERI-WARNING] system function call 'fopen' is not supported (VERI-1141) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:759)
[EFX-0011 VERI-WARNING] system task 'fclose' is ignored for synthesis (VERI-1142) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:760)
[EFX-0011 VERI-WARNING] input port 'wdata_b[7]' is not connected on this instance (VDB-1013) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0011 VERI-WARNING] input port 'wclke' remains unconnected for this instance (VDB-1053) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:554)
[EFX-0011 VERI-WARNING] expression size 6 truncated to fit in target size 5 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:79)
[EFX-0011 VERI-WARNING] expression size 6 truncated to fit in target size 5 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:89)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:137)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:138)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:879)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:910)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:930)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:959)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:902)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:903)
[EFX-0011 VERI-WARNING] input port 'clk_200m' is not connected on this instance (VDB-1013) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:343)
[EFX-0011 VERI-WARNING] input port 'per_img_g[7]' remains unconnected for this instance (VDB-1053) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:554)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx' wire 'uart_tx' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx' wire 'uart_tx' is not driven.
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : scl_o. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:10)
[EFX-0200 WARNING] Removing redundant signal : scl_oe. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:11)
[EFX-0200 WARNING] Removing redundant signal : sda_o. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:13)
[EFX-0200 WARNING] Removing redundant signal : edid_sda_oe. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:26)
[EFX-0200 WARNING] Removing redundant signal : i2c_sda_in. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:27)
[EFX-0200 WARNING] Removing redundant signal : pblank_begin. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\phasealign_v1.v:27)
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : prst. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:28)
[EFX-0200 WARNING] Removing redundant signal : peyesize[4]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[3]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[2]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[1]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[0]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0200 WARNING] Removing redundant signal : clk_200m. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\dvi_decoder.v:23)
[EFX-0200 WARNING] Removing redundant signal : img_red_c6[7]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\delay_rgb_8.v:39)
[EFX-0200 WARNING] Removing redundant signal : img_red_c6[6]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\delay_rgb_8.v:39)
[EFX-0200 WARNING] Removing redundant signal : img_red_c6[5]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\delay_rgb_8.v:39)
[EFX-0200 WARNING] Removing redundant signal : img_red_c6[4]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\delay_rgb_8.v:39)
[EFX-0200 WARNING] Removing redundant signal : img_red_c6[3]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\delay_rgb_8.v:39)
[EFX-0200 WARNING] Removing redundant signal : img_red_c6[2]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\delay_rgb_8.v:39)
[EFX-0200 WARNING] Removing redundant signal : img_red_c6[1]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\delay_rgb_8.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[7]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[6]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[5]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[4]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[3]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[2]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[1]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[0]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[9]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'U1_AddrCnt' input pin tied to constant (SyncClr=0).
[EFX-0266 WARNING] Module Instance 'U1_AddrCnt' input pin tied to constant (SyncClr=0).
[EFX-0266 WARNING] Module Instance 'u_data_tx' input pin tied to constant (frame_en=1).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0657 WARNING] Mapping into logic memory block 'i34/u_tag_fifo/mem' (176 bits) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:37) because read port is not synchronous.
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_tx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port clk_10m is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port uart_rx is unconnected and will be removed 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance i34/mult_160 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance i34/mult_161 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance i34/mult_162 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance i34/mult_163 is permanently disabled 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 12, 2023 14:00:08
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 12, 2023 14:00:32
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 12, 2023 14:01:00
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_v_sync' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:52)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_h_sync' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:53)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_de' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:54)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'y_out' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:62)
[EFX-0011 VERI-WARNING] parameter 'RS_START' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:81)
[EFX-0011 VERI-WARNING] parameter 'RS_READ_LINE' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:82)
[EFX-0011 VERI-WARNING] parameter 'WS_START' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:327)
[EFX-0011 VERI-WARNING] parameter 'WS_DISCARD' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:328)
[EFX-0011 VERI-WARNING] parameter 'WS_READ' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:329)
[EFX-0011 VERI-WARNING] parameter 'WS_DONE' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:330)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 12, 2023 14:03:04
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_v_sync' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:52)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_h_sync' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:53)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_de' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:54)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'y_out' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:62)
[EFX-0011 VERI-WARNING] parameter 'RS_START' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:81)
[EFX-0011 VERI-WARNING] parameter 'RS_READ_LINE' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:82)
[EFX-0011 VERI-WARNING] parameter 'WS_START' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:327)
[EFX-0011 VERI-WARNING] parameter 'WS_DISCARD' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:328)
[EFX-0011 VERI-WARNING] parameter 'WS_READ' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:329)
[EFX-0011 VERI-WARNING] parameter 'WS_DONE' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:330)
[EFX-0011 VERI-WARNING] parameter 'filePath' becomes localparam in 'bram_primitive_0b66a0a9271b494b8c0c05c6cba4e293' with formal parameter declaration list (VERI-1199) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:754)
[EFX-0011 VERI-WARNING] parameter 'DECOMPOSE_WRITE_MODE' becomes localparam in 'bram_wrapper_mwm_0b66a0a9271b494b8c0c05c6cba4e293' with formal parameter declaration list (VERI-1199) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0/bram_decompose.vh:4)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:362)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:981)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0011 VERI-WARNING] expression size 11 truncated to fit in target size 10 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Sobel_detector\line_shift_RAM_8bit.v:34)
[EFX-0011 VERI-WARNING] port 'wdata_b' is not connected on this instance (VERI-2435) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:134)
[EFX-0011 VERI-WARNING] port 'rdata_a' remains unconnected for this instance (VERI-1927) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:134)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:1016)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:1017)
[EFX-0011 VERI-WARNING] expression size 10 truncated to fit in target size 8 (VERI-1209) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:1514)
[EFX-0011 VERI-WARNING] system function call 'fopen' is not supported (VERI-1141) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:759)
[EFX-0011 VERI-WARNING] system task 'fclose' is ignored for synthesis (VERI-1142) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:760)
[EFX-0011 VERI-WARNING] input port 'wdata_b[7]' is not connected on this instance (VDB-1013) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0011 VERI-WARNING] input port 'wclke' remains unconnected for this instance (VDB-1053) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:646)
[EFX-0011 VERI-WARNING] expression size 6 truncated to fit in target size 5 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:79)
[EFX-0011 VERI-WARNING] expression size 6 truncated to fit in target size 5 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:89)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:137)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:138)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:971)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:1002)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:1022)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:1051)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:994)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:995)
[EFX-0011 VERI-WARNING] input port 'clk_200m' is not connected on this instance (VDB-1013) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:347)
[EFX-0011 VERI-WARNING] input port 'per_img_g[7]' remains unconnected for this instance (VDB-1053) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:646)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx' wire 'uart_tx' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx' wire 'uart_tx' is not driven.
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : scl_o. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:10)
[EFX-0200 WARNING] Removing redundant signal : scl_oe. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:11)
[EFX-0200 WARNING] Removing redundant signal : sda_o. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:13)
[EFX-0200 WARNING] Removing redundant signal : edid_sda_oe. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:26)
[EFX-0200 WARNING] Removing redundant signal : i2c_sda_in. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:27)
[EFX-0200 WARNING] Removing redundant signal : pblank_begin. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\phasealign_v1.v:27)
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : prst. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:28)
[EFX-0200 WARNING] Removing redundant signal : peyesize[4]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[3]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[2]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[1]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[0]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0200 WARNING] Removing redundant signal : clk_200m. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\dvi_decoder.v:23)
[EFX-0200 WARNING] Removing redundant signal : img_red_c6[7]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\delay_rgb_8.v:39)
[EFX-0200 WARNING] Removing redundant signal : img_red_c6[6]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\delay_rgb_8.v:39)
[EFX-0200 WARNING] Removing redundant signal : img_red_c6[5]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\delay_rgb_8.v:39)
[EFX-0200 WARNING] Removing redundant signal : img_red_c6[4]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\delay_rgb_8.v:39)
[EFX-0200 WARNING] Removing redundant signal : img_red_c6[3]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\delay_rgb_8.v:39)
[EFX-0200 WARNING] Removing redundant signal : img_red_c6[2]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\delay_rgb_8.v:39)
[EFX-0200 WARNING] Removing redundant signal : img_red_c6[1]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\delay_rgb_8.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[7]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[6]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[5]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[4]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[3]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[2]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[1]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[0]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[9]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'U1_AddrCnt' input pin tied to constant (SyncClr=0).
[EFX-0266 WARNING] Module Instance 'U1_AddrCnt' input pin tied to constant (SyncClr=0).
[EFX-0266 WARNING] Module Instance 'u_data_tx' input pin tied to constant (frame_en=1).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0657 WARNING] Mapping into logic memory block 'i75/u_tag_fifo/mem' (176 bits) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:37) because read port is not synchronous.
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_tx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port uart_rx is unconnected and will be removed 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance i75/mult_160 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance i75/mult_161 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance i75/mult_162 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance i75/mult_163 is permanently disabled 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 12, 2023 14:26:11
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_v_sync' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:52)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_h_sync' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:53)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_de' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:54)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'y_out' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:62)
[EFX-0011 VERI-WARNING] parameter 'RS_START' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:81)
[EFX-0011 VERI-WARNING] parameter 'RS_READ_LINE' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:82)
[EFX-0011 VERI-WARNING] parameter 'WS_START' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:327)
[EFX-0011 VERI-WARNING] parameter 'WS_DISCARD' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:328)
[EFX-0011 VERI-WARNING] parameter 'WS_READ' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:329)
[EFX-0011 VERI-WARNING] parameter 'WS_DONE' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:330)
[EFX-0011 VERI-WARNING] parameter 'filePath' becomes localparam in 'bram_primitive_0b66a0a9271b494b8c0c05c6cba4e293' with formal parameter declaration list (VERI-1199) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:754)
[EFX-0011 VERI-WARNING] parameter 'DECOMPOSE_WRITE_MODE' becomes localparam in 'bram_wrapper_mwm_0b66a0a9271b494b8c0c05c6cba4e293' with formal parameter declaration list (VERI-1199) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0/bram_decompose.vh:4)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:362)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:981)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0011 VERI-WARNING] expression size 11 truncated to fit in target size 10 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Sobel_detector\line_shift_RAM_8bit.v:34)
[EFX-0011 VERI-WARNING] port 'wdata_b' is not connected on this instance (VERI-2435) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:134)
[EFX-0011 VERI-WARNING] port 'rdata_a' remains unconnected for this instance (VERI-1927) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:134)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:1016)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:1017)
[EFX-0011 VERI-WARNING] expression size 10 truncated to fit in target size 8 (VERI-1209) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:1514)
[EFX-0011 VERI-WARNING] system function call 'fopen' is not supported (VERI-1141) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:759)
[EFX-0011 VERI-WARNING] system task 'fclose' is ignored for synthesis (VERI-1142) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:760)
[EFX-0011 VERI-WARNING] input port 'wdata_b[7]' is not connected on this instance (VDB-1013) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0011 VERI-WARNING] input port 'wclke' remains unconnected for this instance (VDB-1053) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:646)
[EFX-0011 VERI-WARNING] expression size 6 truncated to fit in target size 5 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:79)
[EFX-0011 VERI-WARNING] expression size 6 truncated to fit in target size 5 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:89)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:137)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:138)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:971)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:1002)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:1022)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:1051)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:994)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:995)
[EFX-0011 VERI-WARNING] input port 'clk_200m' is not connected on this instance (VDB-1013) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:347)
[EFX-0011 VERI-WARNING] input port 'per_img_g[7]' remains unconnected for this instance (VDB-1053) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:646)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx' wire 'uart_tx' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx' wire 'uart_tx' is not driven.
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : scl_o. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:10)
[EFX-0200 WARNING] Removing redundant signal : scl_oe. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:11)
[EFX-0200 WARNING] Removing redundant signal : sda_o. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:13)
[EFX-0200 WARNING] Removing redundant signal : edid_sda_oe. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:26)
[EFX-0200 WARNING] Removing redundant signal : i2c_sda_in. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:27)
[EFX-0200 WARNING] Removing redundant signal : pblank_begin. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\phasealign_v1.v:27)
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : prst. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:28)
[EFX-0200 WARNING] Removing redundant signal : peyesize[4]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[3]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[2]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[1]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[0]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0200 WARNING] Removing redundant signal : clk_200m. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\dvi_decoder.v:23)
[EFX-0200 WARNING] Removing redundant signal : img_red_c6[7]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\delay_rgb_8.v:39)
[EFX-0200 WARNING] Removing redundant signal : img_red_c6[6]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\delay_rgb_8.v:39)
[EFX-0200 WARNING] Removing redundant signal : img_red_c6[5]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\delay_rgb_8.v:39)
[EFX-0200 WARNING] Removing redundant signal : img_red_c6[4]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\delay_rgb_8.v:39)
[EFX-0200 WARNING] Removing redundant signal : img_red_c6[3]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\delay_rgb_8.v:39)
[EFX-0200 WARNING] Removing redundant signal : img_red_c6[2]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\delay_rgb_8.v:39)
[EFX-0200 WARNING] Removing redundant signal : img_red_c6[1]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\delay_rgb_8.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[7]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[6]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[5]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[4]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[3]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[2]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[1]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[0]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[9]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'U1_AddrCnt' input pin tied to constant (SyncClr=0).
[EFX-0266 WARNING] Module Instance 'U1_AddrCnt' input pin tied to constant (SyncClr=0).
[EFX-0266 WARNING] Module Instance 'u_data_tx' input pin tied to constant (frame_en=1).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0657 WARNING] Mapping into logic memory block 'i76/u_tag_fifo/mem' (176 bits) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:37) because read port is not synchronous.
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_tx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port uart_rx is unconnected and will be removed 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance i76/mult_160 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance i76/mult_161 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance i76/mult_162 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance i76/mult_163 is permanently disabled 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 12, 2023 14:41:05
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_v_sync' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:52)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_h_sync' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:53)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_de' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:54)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'y_out' is not allowed (VERI-1372) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:62)
[EFX-0011 VERI-WARNING] parameter 'RS_START' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:81)
[EFX-0011 VERI-WARNING] parameter 'RS_READ_LINE' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:82)
[EFX-0011 VERI-WARNING] parameter 'WS_START' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:327)
[EFX-0011 VERI-WARNING] parameter 'WS_DISCARD' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:328)
[EFX-0011 VERI-WARNING] parameter 'WS_READ' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:329)
[EFX-0011 VERI-WARNING] parameter 'WS_DONE' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:330)
[EFX-0011 VERI-WARNING] parameter 'filePath' becomes localparam in 'bram_primitive_0b66a0a9271b494b8c0c05c6cba4e293' with formal parameter declaration list (VERI-1199) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:754)
[EFX-0011 VERI-WARNING] parameter 'DECOMPOSE_WRITE_MODE' becomes localparam in 'bram_wrapper_mwm_0b66a0a9271b494b8c0c05c6cba4e293' with formal parameter declaration list (VERI-1199) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0/bram_decompose.vh:4)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:362)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:981)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0011 VERI-WARNING] expression size 11 truncated to fit in target size 10 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Sobel_detector\line_shift_RAM_8bit.v:34)
[EFX-0011 VERI-WARNING] port 'wdata_b' is not connected on this instance (VERI-2435) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:134)
[EFX-0011 VERI-WARNING] port 'rdata_a' remains unconnected for this instance (VERI-1927) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:134)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:1016)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:1017)
[EFX-0011 VERI-WARNING] expression size 10 truncated to fit in target size 8 (VERI-1209) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:1514)
[EFX-0011 VERI-WARNING] system function call 'fopen' is not supported (VERI-1141) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:759)
[EFX-0011 VERI-WARNING] system task 'fclose' is ignored for synthesis (VERI-1142) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:760)
[EFX-0011 VERI-WARNING] input port 'wdata_b[7]' is not connected on this instance (VDB-1013) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0011 VERI-WARNING] input port 'wclke' remains unconnected for this instance (VDB-1053) (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:646)
[EFX-0011 VERI-WARNING] expression size 6 truncated to fit in target size 5 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:79)
[EFX-0011 VERI-WARNING] expression size 6 truncated to fit in target size 5 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:89)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:137)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:138)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:971)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:1002)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:1022)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:1051)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:994)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:995)
[EFX-0011 VERI-WARNING] input port 'clk_200m' is not connected on this instance (VDB-1013) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:347)
[EFX-0011 VERI-WARNING] input port 'per_img_g[7]' remains unconnected for this instance (VDB-1053) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\top_module\example_top.v:646)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx' wire 'uart_tx' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx' wire 'uart_tx' is not driven.
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : scl_o. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:10)
[EFX-0200 WARNING] Removing redundant signal : scl_oe. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:11)
[EFX-0200 WARNING] Removing redundant signal : sda_o. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:13)
[EFX-0200 WARNING] Removing redundant signal : edid_sda_oe. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:26)
[EFX-0200 WARNING] Removing redundant signal : i2c_sda_in. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:27)
[EFX-0200 WARNING] Removing redundant signal : pblank_begin. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\phasealign_v1.v:27)
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : prst. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:28)
[EFX-0200 WARNING] Removing redundant signal : peyesize[4]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[3]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[2]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[1]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[0]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0200 WARNING] Removing redundant signal : clk_200m. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\hdmi_in\dvi_decoder.v:23)
[EFX-0200 WARNING] Removing redundant signal : img_red_c6[7]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\delay_rgb_8.v:39)
[EFX-0200 WARNING] Removing redundant signal : img_red_c6[6]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\delay_rgb_8.v:39)
[EFX-0200 WARNING] Removing redundant signal : img_red_c6[5]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\delay_rgb_8.v:39)
[EFX-0200 WARNING] Removing redundant signal : img_red_c6[4]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\delay_rgb_8.v:39)
[EFX-0200 WARNING] Removing redundant signal : img_red_c6[3]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\delay_rgb_8.v:39)
[EFX-0200 WARNING] Removing redundant signal : img_red_c6[2]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\delay_rgb_8.v:39)
[EFX-0200 WARNING] Removing redundant signal : img_red_c6[1]. (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\delay_rgb_8.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[7]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[6]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[5]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[4]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[3]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[2]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[1]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[0]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[9]'. (F:/FPGA_Project/final/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'U1_AddrCnt' input pin tied to constant (SyncClr=0).
[EFX-0266 WARNING] Module Instance 'U1_AddrCnt' input pin tied to constant (SyncClr=0).
[EFX-0266 WARNING] Module Instance 'u_data_tx' input pin tied to constant (frame_en=1).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0657 WARNING] Mapping into logic memory block 'i76/u_tag_fifo/mem' (176 bits) (F:\FPGA_Project\final\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:37) because read port is not synchronous.
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_tx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port uart_rx is unconnected and will be removed 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance i76/mult_160 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance i76/mult_161 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance i76/mult_162 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance i76/mult_163 is permanently disabled 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 12, 2023 17:29:35
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_v_sync' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:52)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_h_sync' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:53)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_de' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:54)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'y_out' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:62)
[EFX-0011 VERI-WARNING] parameter 'RS_START' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:81)
[EFX-0011 VERI-WARNING] parameter 'RS_READ_LINE' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:82)
[EFX-0011 VERI-WARNING] parameter 'WS_START' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:327)
[EFX-0011 VERI-WARNING] parameter 'WS_DISCARD' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:328)
[EFX-0011 VERI-WARNING] parameter 'WS_READ' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:329)
[EFX-0011 VERI-WARNING] parameter 'WS_DONE' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:330)
[EFX-0011 VERI-WARNING] parameter 'DECOMPOSE_WRITE_MODE' becomes localparam in 'bram_wrapper_mwm_33f62a6f14634f389d698a4458414308' with formal parameter declaration list (VERI-1199) (F:/FPGA_PRJ/YLS/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0/bram_decompose.vh:4)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\top_module\example_top.v:362)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\top_module\example_top.v:981)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0011 VERI-WARNING] expression size 11 truncated to fit in target size 10 (VERI-1209) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\Sobel_detector\line_shift_RAM_8bit.v:34)
[EFX-0011 VERI-WARNING] port 'wdata_b' is not connected on this instance (VERI-2435) (F:/FPGA_PRJ/YLS/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:134)
[EFX-0011 VERI-WARNING] port 'rdata_a' remains unconnected for this instance (VERI-1927) (F:/FPGA_PRJ/YLS/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:134)
[EFX-0011 VERI-WARNING] expression size 10 truncated to fit in target size 8 (VERI-1209) (F:/FPGA_PRJ/YLS/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:1508)
[EFX-0011 VERI-WARNING] input port 'wdata_b[7]' is not connected on this instance (VDB-1013) (F:/FPGA_PRJ/YLS/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0011 VERI-WARNING] input port 'wclke' remains unconnected for this instance (VDB-1053) (F:/FPGA_PRJ/YLS/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\top_module\example_top.v:646)
[EFX-0011 VERI-WARNING] expression size 6 truncated to fit in target size 5 (VERI-1209) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:79)
[EFX-0011 VERI-WARNING] expression size 6 truncated to fit in target size 5 (VERI-1209) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:89)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:137)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:138)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\top_module\example_top.v:971)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\top_module\example_top.v:1002)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\top_module\example_top.v:1022)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\top_module\example_top.v:1051)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\top_module\example_top.v:994)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\top_module\example_top.v:995)
[EFX-0011 VERI-WARNING] input port 'clk_200m' is not connected on this instance (VDB-1013) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\top_module\example_top.v:347)
[EFX-0011 VERI-WARNING] input port 'per_img_g[7]' remains unconnected for this instance (VDB-1053) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\top_module\example_top.v:646)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx' wire 'uart_tx' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx' wire 'uart_tx' is not driven.
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : scl_o. (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:10)
[EFX-0200 WARNING] Removing redundant signal : scl_oe. (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:11)
[EFX-0200 WARNING] Removing redundant signal : sda_o. (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:13)
[EFX-0200 WARNING] Removing redundant signal : edid_sda_oe. (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:26)
[EFX-0200 WARNING] Removing redundant signal : i2c_sda_in. (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:27)
[EFX-0200 WARNING] Removing redundant signal : pblank_begin. (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_in\phasealign_v1.v:27)
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : prst. (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:28)
[EFX-0200 WARNING] Removing redundant signal : peyesize[4]. (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[3]. (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[2]. (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[1]. (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[0]. (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0200 WARNING] Removing redundant signal : clk_200m. (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_in\dvi_decoder.v:23)
[EFX-0200 WARNING] Removing redundant signal : img_red_c6[7]. (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\delay_rgb_8.v:39)
[EFX-0200 WARNING] Removing redundant signal : img_red_c6[6]. (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\delay_rgb_8.v:39)
[EFX-0200 WARNING] Removing redundant signal : img_red_c6[5]. (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\delay_rgb_8.v:39)
[EFX-0200 WARNING] Removing redundant signal : img_red_c6[4]. (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\delay_rgb_8.v:39)
[EFX-0200 WARNING] Removing redundant signal : img_red_c6[3]. (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\delay_rgb_8.v:39)
[EFX-0200 WARNING] Removing redundant signal : img_red_c6[2]. (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\delay_rgb_8.v:39)
[EFX-0200 WARNING] Removing redundant signal : img_red_c6[1]. (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\delay_rgb_8.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[7]'. (F:/FPGA_PRJ/YLS/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[6]'. (F:/FPGA_PRJ/YLS/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[5]'. (F:/FPGA_PRJ/YLS/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[4]'. (F:/FPGA_PRJ/YLS/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[3]'. (F:/FPGA_PRJ/YLS/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[2]'. (F:/FPGA_PRJ/YLS/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[1]'. (F:/FPGA_PRJ/YLS/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[0]'. (F:/FPGA_PRJ/YLS/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[9]'. (F:/FPGA_PRJ/YLS/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'U1_AddrCnt' input pin tied to constant (SyncClr=0).
[EFX-0266 WARNING] Module Instance 'U1_AddrCnt' input pin tied to constant (SyncClr=0).
[EFX-0266 WARNING] Module Instance 'u_data_tx' input pin tied to constant (frame_en=1).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0657 WARNING] Mapping into logic memory block 'i76/u_tag_fifo/mem' (176 bits) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:37) because read port is not synchronous.
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_tx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port uart_rx is unconnected and will be removed 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance i76/mult_160 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance i76/mult_161 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance i76/mult_162 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance i76/mult_163 is permanently disabled 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 13, 2023 13:24:44
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_v_sync' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:52)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_h_sync' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:53)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_de' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:54)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'y_out' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v:62)
[EFX-0011 VERI-WARNING] parameter 'RS_START' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:81)
[EFX-0011 VERI-WARNING] parameter 'RS_READ_LINE' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:82)
[EFX-0011 VERI-WARNING] parameter 'WS_START' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:327)
[EFX-0011 VERI-WARNING] parameter 'WS_DISCARD' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:328)
[EFX-0011 VERI-WARNING] parameter 'WS_READ' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:329)
[EFX-0011 VERI-WARNING] parameter 'WS_DONE' becomes localparam in 'helai_video_scale' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\helai_video_scale\helai_video_scale.v:330)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_v_sync' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\RGB_YCbCr_YC\yuv422_2_ycbcr444.v:52)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_h_sync' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\RGB_YCbCr_YC\yuv422_2_ycbcr444.v:53)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_de' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\RGB_YCbCr_YC\yuv422_2_ycbcr444.v:54)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'y_out' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\RGB_YCbCr_YC\yuv422_2_ycbcr444.v:62)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 13, 2023 13:25:36
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_v_sync' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\RGB_YCbCr_YC\yuv422_2_ycbcr444.v:52)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_h_sync' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\RGB_YCbCr_YC\yuv422_2_ycbcr444.v:53)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_de' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\RGB_YCbCr_YC\yuv422_2_ycbcr444.v:54)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'y_out' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\RGB_YCbCr_YC\yuv422_2_ycbcr444.v:62)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 13, 2023 13:26:01
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_v_sync' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\RGB_YCbCr_YC\yuv422_2_ycbcr444.v:52)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_h_sync' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\RGB_YCbCr_YC\yuv422_2_ycbcr444.v:53)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_de' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\RGB_YCbCr_YC\yuv422_2_ycbcr444.v:54)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'y_out' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\RGB_YCbCr_YC\yuv422_2_ycbcr444.v:62)
[EFX-0011 VERI-WARNING] parameter 'DECOMPOSE_WRITE_MODE' becomes localparam in 'bram_wrapper_mwm_33f62a6f14634f389d698a4458414308' with formal parameter declaration list (VERI-1199) (F:/FPGA_PRJ/YLS/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0/bram_decompose.vh:4)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\top_module\example_top.v:362)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\top_module\example_top.v:970)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0011 VERI-WARNING] expression size 11 truncated to fit in target size 10 (VERI-1209) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\Sobel_detector\line_shift_RAM_8bit.v:34)
[EFX-0011 VERI-WARNING] port 'wdata_b' is not connected on this instance (VERI-2435) (F:/FPGA_PRJ/YLS/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:134)
[EFX-0011 VERI-WARNING] port 'rdata_a' remains unconnected for this instance (VERI-1927) (F:/FPGA_PRJ/YLS/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:134)
[EFX-0011 VERI-WARNING] expression size 10 truncated to fit in target size 8 (VERI-1209) (F:/FPGA_PRJ/YLS/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:1508)
[EFX-0011 VERI-WARNING] input port 'wdata_b[7]' is not connected on this instance (VDB-1013) (F:/FPGA_PRJ/YLS/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0011 VERI-WARNING] input port 'wclke' remains unconnected for this instance (VDB-1053) (F:/FPGA_PRJ/YLS/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\top_module\example_top.v:593)
[EFX-0011 VERI-WARNING] expression size 6 truncated to fit in target size 5 (VERI-1209) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:79)
[EFX-0011 VERI-WARNING] expression size 6 truncated to fit in target size 5 (VERI-1209) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:89)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:137)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:138)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\top_module\example_top.v:641)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\top_module\example_top.v:960)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\top_module\example_top.v:991)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\top_module\example_top.v:1011)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\top_module\example_top.v:1040)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\top_module\example_top.v:983)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\top_module\example_top.v:984)
[EFX-0011 VERI-WARNING] input port 'clk_200m' is not connected on this instance (VDB-1013) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\top_module\example_top.v:347)
[EFX-0011 VERI-WARNING] input port 'clk' remains unconnected for this instance (VDB-1053) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\top_module\example_top.v:641)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx' wire 'uart_tx' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx' wire 'uart_tx' is not driven.
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : scl_o. (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:10)
[EFX-0200 WARNING] Removing redundant signal : scl_oe. (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:11)
[EFX-0200 WARNING] Removing redundant signal : sda_o. (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:13)
[EFX-0200 WARNING] Removing redundant signal : edid_sda_oe. (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:26)
[EFX-0200 WARNING] Removing redundant signal : i2c_sda_in. (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:27)
[EFX-0200 WARNING] Removing redundant signal : pblank_begin. (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_in\phasealign_v1.v:27)
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : prst. (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:28)
[EFX-0200 WARNING] Removing redundant signal : peyesize[4]. (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[3]. (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[2]. (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[1]. (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[0]. (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0200 WARNING] Removing redundant signal : clk_200m. (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_in\dvi_decoder.v:23)
[EFX-0200 WARNING] Removing redundant signal : img_red_c7[7]. (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\delay_rgb_8.v:43)
[EFX-0200 WARNING] Removing redundant signal : img_red_c7[6]. (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\delay_rgb_8.v:43)
[EFX-0200 WARNING] Removing redundant signal : img_red_c7[5]. (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\delay_rgb_8.v:43)
[EFX-0200 WARNING] Removing redundant signal : img_red_c7[4]. (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\delay_rgb_8.v:43)
[EFX-0200 WARNING] Removing redundant signal : img_red_c7[3]. (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\delay_rgb_8.v:43)
[EFX-0200 WARNING] Removing redundant signal : img_red_c7[2]. (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\delay_rgb_8.v:43)
[EFX-0200 WARNING] Removing redundant signal : img_red_c7[1]. (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\delay_rgb_8.v:43)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[7]'. (F:/FPGA_PRJ/YLS/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[6]'. (F:/FPGA_PRJ/YLS/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[5]'. (F:/FPGA_PRJ/YLS/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[4]'. (F:/FPGA_PRJ/YLS/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[3]'. (F:/FPGA_PRJ/YLS/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[2]'. (F:/FPGA_PRJ/YLS/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[1]'. (F:/FPGA_PRJ/YLS/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[0]'. (F:/FPGA_PRJ/YLS/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[9]'. (F:/FPGA_PRJ/YLS/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0266 WARNING] Module Instance 'inst2' input pin tied to constant (line_end=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'U1_AddrCnt' input pin tied to constant (SyncClr=0).
[EFX-0266 WARNING] Module Instance 'U1_AddrCnt' input pin tied to constant (SyncClr=0).
[EFX-0266 WARNING] Module Instance 'u_data_tx' input pin tied to constant (frame_en=1).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0657 WARNING] Mapping into logic memory block 'i82/u_tag_fifo/mem' (176 bits) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:37) because read port is not synchronous.
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_tx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port uart_rx is unconnected and will be removed 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance i82/mult_160 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance i82/mult_161 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance i82/mult_162 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance i82/mult_163 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP24 instance my_rgb_to_yuv422_inst1/inst1/mult_4 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP24 instance my_rgb_to_yuv422_inst1/inst1/mult_6 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP24 instance my_rgb_to_yuv422_inst1/inst1/mult_12 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP24 instance my_rgb_to_yuv422_inst1/inst1/mult_11 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP24 instance my_rgb_to_yuv422_inst1/inst1/mult_13 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP24 instance my_rgb_to_yuv422_inst1/inst1/mult_18 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP24 instance my_rgb_to_yuv422_inst1/inst1/mult_5 is permanently disabled 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 13, 2023 13:27:22
///////////////////////////////////

[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oout' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_in\syncbase.v:34)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:47)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:48)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:44)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc0' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:45)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pc1' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:46)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'pvde' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_in\decoder.v:47)
[EFX-0011 VERI-WARNING] parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\frame_buffer\DC_FIFO.v:743)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_v_sync' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\RGB_YCbCr_YC\yuv422_2_ycbcr444.v:52)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_h_sync' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\RGB_YCbCr_YC\yuv422_2_ycbcr444.v:53)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'o_de' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\RGB_YCbCr_YC\yuv422_2_ycbcr444.v:54)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'y_out' is not allowed (VERI-1372) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\RGB_YCbCr_YC\yuv422_2_ycbcr444.v:62)
[EFX-0011 VERI-WARNING] parameter 'DECOMPOSE_WRITE_MODE' becomes localparam in 'bram_wrapper_mwm_33f62a6f14634f389d698a4458414308' with formal parameter declaration list (VERI-1199) (F:/FPGA_PRJ/YLS/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0/bram_decompose.vh:4)
[EFX-0011 VERI-WARNING] port 'clk_200m' is not connected on this instance (VERI-2435) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\top_module\example_top.v:362)
[EFX-0011 VERI-WARNING] port 'o_bresp' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\top_module\example_top.v:970)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:84)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:85)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_in\frame_bitslip.v:36)
[EFX-0011 VERI-WARNING] illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:41)
[EFX-0011 VERI-WARNING] net 'palignerr_int' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0011 VERI-WARNING] expression size 11 truncated to fit in target size 10 (VERI-1209) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\Sobel_detector\line_shift_RAM_8bit.v:34)
[EFX-0011 VERI-WARNING] port 'wdata_b' is not connected on this instance (VERI-2435) (F:/FPGA_PRJ/YLS/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:134)
[EFX-0011 VERI-WARNING] port 'rdata_a' remains unconnected for this instance (VERI-1927) (F:/FPGA_PRJ/YLS/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:134)
[EFX-0011 VERI-WARNING] expression size 10 truncated to fit in target size 8 (VERI-1209) (F:/FPGA_PRJ/YLS/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:1508)
[EFX-0011 VERI-WARNING] input port 'wdata_b[7]' is not connected on this instance (VDB-1013) (F:/FPGA_PRJ/YLS/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0011 VERI-WARNING] input port 'wclke' remains unconnected for this instance (VDB-1053) (F:/FPGA_PRJ/YLS/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\top_module\example_top.v:593)
[EFX-0011 VERI-WARNING] expression size 6 truncated to fit in target size 5 (VERI-1209) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:79)
[EFX-0011 VERI-WARNING] expression size 6 truncated to fit in target size 5 (VERI-1209) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:89)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:137)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:138)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\top_module\example_top.v:641)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_tx\encode.v:167)
[EFX-0011 VERI-WARNING] port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\frame_buffer\frame_buffer.v:157)
[EFX-0011 VERI-WARNING] port 'rd_addr_error' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\frame_buffer\frame_buffer.v:216)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:133)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:105)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:124)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:182)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:187)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_rx_buffer.v:188)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\frame_buffer\frame_buffer.v:143)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:439)
[EFX-0011 VERI-WARNING] port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:599)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:198)
[EFX-0011 VERI-WARNING] expression size 29 truncated to fit in target size 28 (VERI-1209) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:206)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 24 (VERI-1209) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:208)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:209)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\frame_buffer\ddr_tx_buffer.v:430)
[EFX-0011 VERI-WARNING] port 'DataVal' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\frame_buffer\data_tx.v:133)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\frame_buffer\data_tx.v:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\frame_buffer\frame_buffer.v:206)
[EFX-0011 VERI-WARNING] port 'cal_fail_log' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:713)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:451)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v:87)
[EFX-0011 VERI-WARNING] actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_axi.v:499)
[EFX-0011 VERI-WARNING] port '**' remains unconnected for this instance (VERI-1927) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] expression size ** truncated to fit in target size ** (VERI-1209) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] net '**' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\top_module\example_top.v:960)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\top_module\example_top.v:991)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\top_module\example_top.v:1011)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\top_module\example_top.v:1040)
[EFX-0011 VERI-WARNING] net 'Axi0Clk' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\top_module\example_top.v:983)
[EFX-0011 VERI-WARNING] net 'axi0_rst_n' does not have a driver (VDB-1002) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\top_module\example_top.v:984)
[EFX-0011 VERI-WARNING] input port 'clk_200m' is not connected on this instance (VDB-1013) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\top_module\example_top.v:347)
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx' wire 'uart_tx' is not driven.
[EFX-0256 WARNING] The primary output port 'jtag_inst1_TDO' wire 'jtag_inst1_TDO' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx' wire 'uart_tx' is not driven.
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : scl_o. (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:10)
[EFX-0200 WARNING] Removing redundant signal : scl_oe. (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:11)
[EFX-0200 WARNING] Removing redundant signal : sda_o. (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:13)
[EFX-0200 WARNING] Removing redundant signal : edid_sda_oe. (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:26)
[EFX-0200 WARNING] Removing redundant signal : i2c_sda_in. (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v:27)
[EFX-0200 WARNING] Removing redundant signal : pblank_begin. (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_in\phasealign_v1.v:27)
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0200 WARNING] Removing redundant signal : prst. (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:28)
[EFX-0200 WARNING] Removing redundant signal : peyesize[4]. (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[3]. (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[2]. (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[1]. (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0200 WARNING] Removing redundant signal : peyesize[0]. (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_in\tmds_decoder.v:53)
[EFX-0200 WARNING] Removing redundant signal : clk_200m. (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\hdmi_in\dvi_decoder.v:23)
[EFX-0200 WARNING] Removing redundant signal : img_red_c7[7]. (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\delay_rgb_8.v:43)
[EFX-0200 WARNING] Removing redundant signal : img_red_c7[6]. (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\delay_rgb_8.v:43)
[EFX-0200 WARNING] Removing redundant signal : img_red_c7[5]. (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\delay_rgb_8.v:43)
[EFX-0200 WARNING] Removing redundant signal : img_red_c7[4]. (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\delay_rgb_8.v:43)
[EFX-0200 WARNING] Removing redundant signal : img_red_c7[3]. (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\delay_rgb_8.v:43)
[EFX-0200 WARNING] Removing redundant signal : img_red_c7[2]. (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\delay_rgb_8.v:43)
[EFX-0200 WARNING] Removing redundant signal : img_red_c7[1]. (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\delay_rgb_8.v:43)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[7]'. (F:/FPGA_PRJ/YLS/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[6]'. (F:/FPGA_PRJ/YLS/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[5]'. (F:/FPGA_PRJ/YLS/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[4]'. (F:/FPGA_PRJ/YLS/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[3]'. (F:/FPGA_PRJ/YLS/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[2]'. (F:/FPGA_PRJ/YLS/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[1]'. (F:/FPGA_PRJ/YLS/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.wdata_b[0]'. (F:/FPGA_PRJ/YLS/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[9]'. (F:/FPGA_PRJ/YLS/Nearest_v3.1/efinity_project\ip/blk_mem_gen_0\blk_mem_gen_0.v:127)
[EFX-0266 WARNING] Module Instance 'inst2' input pin tied to constant (line_end=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'U1_AddrCnt' input pin tied to constant (SyncClr=0).
[EFX-0266 WARNING] Module Instance 'U1_AddrCnt' input pin tied to constant (SyncClr=0).
[EFX-0266 WARNING] Module Instance 'u_data_tx' input pin tied to constant (frame_en=1).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0657 WARNING] Mapping into logic memory block 'i82/u_tag_fifo/mem' (176 bits) (F:\FPGA_PRJ\YLS\Nearest_v3.1\efinity_project\source\Nearest_Interpolation\src\asyn_fifo.v:37) because read port is not synchronous.
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_CAPTURE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RESET is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SEL is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_SHIFT is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TDI is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_TMS is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port jtag_inst1_UPDATE is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_tx_fast_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port uart_rx is unconnected and will be removed 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance i82/mult_160 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance i82/mult_161 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance i82/mult_162 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance i82/mult_163 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP24 instance my_rgb_to_yuv422_inst1/inst1/mult_4 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP24 instance my_rgb_to_yuv422_inst1/inst1/mult_6 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP24 instance my_rgb_to_yuv422_inst1/inst1/mult_12 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP24 instance my_rgb_to_yuv422_inst1/inst1/mult_11 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP24 instance my_rgb_to_yuv422_inst1/inst1/mult_13 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP24 instance my_rgb_to_yuv422_inst1/inst1/mult_18 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP24 instance my_rgb_to_yuv422_inst1/inst1/mult_5 is permanently disabled 
