
---------- Begin Simulation Statistics ----------
<<<<<<< HEAD
final_tick                               1898248493500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  95084                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740104                       # Number of bytes of host memory used
host_op_rate                                    95391                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 24797.93                       # Real time elapsed on the host
host_tick_rate                               76548665                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2357889806                       # Number of instructions simulated
sim_ops                                    2365499953                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.898248                       # Number of seconds simulated
sim_ticks                                1898248493500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.288961                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              298095503                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           341504239                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         30857609                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        450547156                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          40896247                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       41208995                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          312748                       # Number of indirect misses.
system.cpu0.branchPred.lookups              586674864                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3902450                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1901241                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         17004278                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 534905974                       # Number of branches committed
system.cpu0.commit.bw_lim_events             59833420                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5717950                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      176634033                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2141978011                       # Number of instructions committed
system.cpu0.commit.committedOps            2143884547                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3420272427                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.626817                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.386457                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2382195695     69.65%     69.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    625635540     18.29%     87.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    136953981      4.00%     91.95% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    142927727      4.18%     96.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     45209179      1.32%     97.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     16503611      0.48%     97.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3557185      0.10%     98.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      7456089      0.22%     98.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     59833420      1.75%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3420272427                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            43210007                       # Number of function calls committed.
system.cpu0.commit.int_insts               2071460314                       # Number of committed integer instructions.
system.cpu0.commit.loads                    668790981                       # Number of loads committed
system.cpu0.commit.membars                    3807651                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3807657      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1187769422     55.40%     55.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18318163      0.85%     56.43% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801411      0.18%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      670692214     31.28%     87.90% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     259495630     12.10%    100.00% # Class of committed instruction
=======
final_tick                               1973145138500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 101998                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703444                       # Number of bytes of host memory used
host_op_rate                                   102328                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 23085.76                       # Real time elapsed on the host
host_tick_rate                               85470222                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2354701247                       # Number of instructions simulated
sim_ops                                    2362310152                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.973145                       # Number of seconds simulated
sim_ticks                                1973145138500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.783606                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              305117412                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           347579035                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         31333960                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        462033207                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          39527188                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       40060202                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          533014                       # Number of indirect misses.
system.cpu0.branchPred.lookups              595212560                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3959999                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801855                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         17675425                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 554990550                       # Number of branches committed
system.cpu0.commit.bw_lim_events             57616075                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419483                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      123901701                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2224645266                       # Number of instructions committed
system.cpu0.commit.committedOps            2228452419                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3621285728                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.615376                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.356514                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2532055081     69.92%     69.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    651293926     17.99%     87.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    150564982      4.16%     92.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    152377298      4.21%     96.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     47948963      1.32%     97.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     15606202      0.43%     98.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      8621234      0.24%     98.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      5201967      0.14%     98.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     57616075      1.59%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3621285728                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            44160374                       # Number of function calls committed.
system.cpu0.commit.int_insts               2150759647                       # Number of committed integer instructions.
system.cpu0.commit.loads                    691520620                       # Number of loads committed
system.cpu0.commit.membars                    7608891                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608897      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1238679103     55.58%     55.93% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18318071      0.82%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801411      0.17%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      695322467     31.20%     88.12% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     264722420     11.88%    100.00% # Class of committed instruction
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
<<<<<<< HEAD
system.cpu0.commit.op_class_0::total       2143884547                       # Class of committed instruction
system.cpu0.commit.refs                     930187872                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2141978011                       # Number of Instructions Simulated
system.cpu0.committedOps                   2143884547                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.757664                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.757664                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            388580610                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred             13859439                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           289151950                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2358060509                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1390468496                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1650076630                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              17018024                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             23377262                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              7870420                       # Number of cycles decode is unblocking
=======
system.cpu0.commit.op_class_0::total       2228452419                       # Class of committed instruction
system.cpu0.commit.refs                     960044915                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2224645266                       # Number of Instructions Simulated
system.cpu0.committedOps                   2228452419                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.771286                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.771286                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            624321405                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred             13672479                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           298340366                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2390229314                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1356339277                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1641285249                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              17690697                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             19975046                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             10220017                       # Number of cycles decode is unblocking
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu0.fetch.Branches                  586674864                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                397390308                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2068221921                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes             12221783                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           95                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2408903384                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  16                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           53                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               61742726                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.155828                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1354920732                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         338991750                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.639836                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3454014180                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.697974                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.916826                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1749663844     50.66%     50.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1268920224     36.74%     87.39% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               229054162      6.63%     94.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               163760272      4.74%     98.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                32580054      0.94%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 5647476      0.16%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  580584      0.02%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     490      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 3807074      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3454014180                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      24                       # number of floating regfile writes
system.cpu0.idleCycles                      310862422                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            18382849                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               553882525                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.612993                       # Inst execution rate
system.cpu0.iew.exec_refs                  1043128454                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 278473000                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              324281626                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            761988995                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1910567                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          8797362                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           280246713                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2320493349                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            764655454                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         13752145                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2307844144                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1957987                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              5433219                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              17018024                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              9491819                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       167291                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        34627926                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses       151991                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        13341                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads     11740835                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     93198014                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     18849822                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         13341                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1891126                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      16491723                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1007067203                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2282406000                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.841510                       # average fanout of values written-back
system.cpu0.iew.wb_producers                847456874                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.606237                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2282631976                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2808279786                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1470331974                       # number of integer regfile writes
system.cpu0.ipc                              0.568937                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.568937                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3810683      0.16%      0.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1247698364     53.74%     53.91% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18650571      0.80%     54.71% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802461      0.16%     54.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     54.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     54.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     54.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     54.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     54.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     54.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     54.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     54.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     54.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     54.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     54.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     54.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     54.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     54.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     54.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     54.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     54.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     54.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     54.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     54.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     54.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     54.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     54.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     54.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     54.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     54.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     54.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     54.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     54.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     54.87% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           770592941     33.19%     88.07% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          277041217     11.93%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             10      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2321596289                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     56                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                108                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           52                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                88                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2368131                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001020                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 380845     16.08%     16.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    20      0.00%     16.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     16.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     16.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     16.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     16.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     16.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     16.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     16.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     16.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     16.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     16.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     16.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     16.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     16.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     16.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     16.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     16.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     16.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     16.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     16.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     16.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     16.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     16.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     16.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     16.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     16.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     16.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     16.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     16.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     16.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     16.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     16.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     16.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     16.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     16.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     16.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     16.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     16.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     16.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     16.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     16.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     16.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1740472     73.50%     89.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               246790     10.42%    100.00% # attempts to use FU when none available
=======
system.cpu0.fetch.Branches                  595212560                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                404590029                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2296486652                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes             12738628                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           93                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2428767442                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  70                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          342                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               62698574                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.151051                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1322020201                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         344644600                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.616363                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3649856645                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.666485                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.914068                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1942424169     53.22%     53.22% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1261427508     34.56%     87.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               234200081      6.42%     94.20% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               168017267      4.60%     98.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                32780580      0.90%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 6082257      0.17%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1117959      0.03%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     435      0.00%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 3806389      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3649856645                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       45                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      24                       # number of floating regfile writes
system.cpu0.idleCycles                      290625868                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            18251056                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               565876997                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.592110                       # Inst execution rate
system.cpu0.iew.exec_refs                  1033549944                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 275348955                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              530307776                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            756175448                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3810801                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          8783674                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           276903452                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2352320055                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            758200989                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         17291046                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2333200012                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               3757204                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              5439640                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              17690697                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             13330567                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       146837                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        35931696                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        94142                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        14924                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      8681871                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     64654828                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      8379157                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         14924                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1986229                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      16264827                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1036295015                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2310413755                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.842416                       # average fanout of values written-back
system.cpu0.iew.wb_producers                872991155                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.586328                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2310549763                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2847188580                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1485931499                       # number of integer regfile writes
system.cpu0.ipc                              0.564562                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.564562                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7611816      0.32%      0.32% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1282535364     54.56%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18650394      0.79%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802441      0.16%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           765929091     32.59%     88.43% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          271961898     11.57%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             11      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            21      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2350491058                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     58                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                112                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           53                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                80                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4239914                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001804                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 630595     14.87%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    10      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     14.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3228946     76.16%     91.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               380359      8.97%    100.00% # attempts to use FU when none available
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
<<<<<<< HEAD
system.cpu0.iq.int_alu_accesses            2320153681                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        8099711647                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2282405948                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2497114177                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2314774865                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2321596289                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5718484                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      176608799                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           136866                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           534                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     33923088                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3454014180                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.672144                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.853683                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1819901569     52.69%     52.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1107885418     32.08%     84.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          388187240     11.24%     96.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3          118505014      3.43%     99.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           17554213      0.51%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             811778      0.02%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             790594      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             224789      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             153565      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3454014180                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.616646                       # Inst issue rate
=======
system.cpu0.iq.int_alu_accesses            2347119098                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        8355305305                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2310413702                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2476201373                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2340900171                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2350491058                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           11419884                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      123867633                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           226742                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           401                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     34996532                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3649856645                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.643995                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.852838                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2002973236     54.88%     54.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1115243138     30.56%     85.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          384029530     10.52%     95.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3          128671813      3.53%     99.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           16059671      0.44%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1147645      0.03%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1167499      0.03%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             321386      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             242727      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3649856645                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.596498                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu0.memDep0.conflictingLoads         25001384                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3273135                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           761988995                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          280246713                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3046                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      3764876602                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    31620391                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              349211171                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1365350613                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              12972114                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1405854890                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              11756586                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                59363                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2853866594                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2347558476                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1523862913                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1641487089                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              15314845                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              17018024                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             40211974                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               158512296                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2853866550                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        231032                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              9194                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 27059741                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          9181                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  5680918600                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4674804312                       # The number of ROB writes
system.cpu0.timesIdled                       45287127                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 3013                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            79.126333                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               14755458                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            18647974                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2683475                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         25156572                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            679028                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         809415                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          130387                       # Number of indirect misses.
system.cpu1.branchPred.lookups               28514831                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        60175                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1900980                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1992296                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  20314629                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1762245                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5703658                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       21124327                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            84526254                       # Number of instructions committed
system.cpu1.commit.committedOps              86427431                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    440550331                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.196181                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.835245                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    402500392     91.36%     91.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     19019551      4.32%     95.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6839353      1.55%     97.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6302527      1.43%     98.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1867810      0.42%     99.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       552093      0.13%     99.21% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1452592      0.33%     99.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       253768      0.06%     99.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1762245      0.40%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    440550331                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              973999                       # Number of function calls committed.
system.cpu1.commit.int_insts                 81430741                       # Number of committed integer instructions.
system.cpu1.commit.loads                     23216634                       # Number of loads committed
system.cpu1.commit.membars                    3802048                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3802048      4.40%      4.40% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        51347788     59.41%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       25117614     29.06%     92.87% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       6159837      7.13%    100.00% # Class of committed instruction
=======
system.cpu0.memDep0.conflictingLoads         34860905                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         7146694                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           756175448                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          276903452                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2894                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      3940482513                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     5807814                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              572696835                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1421251152                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              25023116                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1370904927                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              13397653                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                72373                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2902293785                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2380475788                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1543454270                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1634979049                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              14535162                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              17690697                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             53371518                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               122203114                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               45                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2902293740                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        213619                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8827                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 50876236                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8818                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  5915986658                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4733318605                       # The number of ROB writes
system.cpu0.timesIdled                       42246220                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2861                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.597835                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               17382608                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            18571592                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1777612                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         31353620                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            919670                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         927589                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            7919                       # Number of indirect misses.
system.cpu1.branchPred.lookups               34538184                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        47364                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801573                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1371053                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  29515026                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2462114                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405395                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       12075241                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           130055981                       # Number of instructions committed
system.cpu1.commit.committedOps             133857733                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    639205987                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.209413                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.870887                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    581093762     90.91%     90.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     29315526      4.59%     95.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     10142370      1.59%     97.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      9329910      1.46%     98.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2078759      0.33%     98.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       863695      0.14%     99.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3501643      0.55%     99.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       418208      0.07%     99.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2462114      0.39%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    639205987                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1456791                       # Number of function calls committed.
system.cpu1.commit.int_insts                125262148                       # Number of committed integer instructions.
system.cpu1.commit.loads                     36888463                       # Number of loads committed
system.cpu1.commit.membars                    7603268                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603268      5.68%      5.68% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        77443372     57.85%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40690036     30.40%     93.93% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8120913      6.07%    100.00% # Class of committed instruction
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
<<<<<<< HEAD
system.cpu1.commit.op_class_0::total         86427431                       # Class of committed instruction
system.cpu1.commit.refs                      31277463                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   84526254                       # Number of Instructions Simulated
system.cpu1.committedOps                     86427431                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.308333                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.308333                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            365061293                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               699795                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13711908                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             116103426                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                20896355                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 52805138                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1993910                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               978602                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              3761048                       # Number of cycles decode is unblocking
=======
system.cpu1.commit.op_class_0::total        133857733                       # Class of committed instruction
system.cpu1.commit.refs                      48810961                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  130055981                       # Number of Instructions Simulated
system.cpu1.committedOps                    133857733                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.952390                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.952390                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            556501549                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               423830                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            16742018                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             151341406                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                23008650                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 52383573                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1371987                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1159785                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              8400987                       # Number of cycles decode is unblocking
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu1.fetch.Branches                   28514831                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 16896778                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    421654660                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               368637                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     122546638                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5370178                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.063551                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          20177994                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          15434486                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.273119                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         444517744                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.282364                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.748195                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               368380670     82.87%     82.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                45622332     10.26%     93.14% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                18664067      4.20%     97.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 7805134      1.76%     99.09% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2234296      0.50%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  655017      0.15%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1155964      0.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      17      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     247      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           444517744                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        4175786                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2083294                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                22695359                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.213683                       # Inst execution rate
system.cpu1.iew.exec_refs                    34146238                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   8789829                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              324072703                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             28783012                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2398224                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2623147                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            10270311                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          107534506                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             25356409                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1477233                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             95878075                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1459135                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3156819                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1993910                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              6639589                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        47979                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          795934                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        25342                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2400                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         4014                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5566378                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2209482                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2400                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       894936                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1188358                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 51203374                       # num instructions consuming a value
system.cpu1.iew.wb_count                     94779356                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.831153                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 42557828                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.211234                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      94822580                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               121329957                       # number of integer regfile reads
system.cpu1.int_regfile_writes               61958567                       # number of integer regfile writes
system.cpu1.ipc                              0.188383                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.188383                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3802250      3.91%      3.91% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             58942394     60.54%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  58      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            27606698     28.36%     92.81% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            7003806      7.19%    100.00% # Type of FU issued
=======
system.cpu1.fetch.Branches                   34538184                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 22634853                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    615335436                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               350793                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     152565539                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3557092                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.053623                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          24552763                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          18302278                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.236871                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         641666746                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.243690                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.690400                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               546114749     85.11%     85.11% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                57206742      8.92%     94.02% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                23067984      3.60%     97.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10536417      1.64%     99.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3150315      0.49%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  729759      0.11%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  860302      0.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      13      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     465      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           641666746                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        2421202                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1463259                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31133601                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.221115                       # Inst execution rate
system.cpu1.iew.exec_refs                    51710902                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  12401887                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              480199238                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             39754723                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802242                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1487270                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12759865                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          145919809                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             39309015                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1285050                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            142417233                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               3147788                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              4166887                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1371987                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             11807395                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        36577                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          990057                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        34305                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1122                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2690                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      2866260                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       837367                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1122                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       489427                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        973832                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 80328825                       # num instructions consuming a value
system.cpu1.iew.wb_count                    141491781                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.851854                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 68428471                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.219678                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     141538159                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               177079753                       # number of integer regfile reads
system.cpu1.int_regfile_writes               94965151                       # number of integer regfile writes
system.cpu1.ipc                              0.201923                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.201923                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603371      5.29%      5.29% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             84051311     58.49%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            43397532     30.20%     93.98% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8649923      6.02%    100.00% # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
<<<<<<< HEAD
system.cpu1.iq.FU_type_0::total              97355308                       # Type of FU issued
=======
system.cpu1.iq.FU_type_0::total             143702283                       # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
<<<<<<< HEAD
system.cpu1.iq.fu_busy_cnt                    2012587                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.020673                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 286384     14.23%     14.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     14.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     14.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     14.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     14.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     14.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     14.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     14.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     14.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     14.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     14.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     14.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     14.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     14.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     14.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     14.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     14.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     14.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     14.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     14.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     14.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     14.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     14.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     14.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     14.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     14.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     14.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     14.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     14.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     14.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     14.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     14.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     14.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     14.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     14.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     14.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     14.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     14.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     14.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     14.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     14.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     14.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     14.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1559118     77.47%     91.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               167081      8.30%    100.00% # attempts to use FU when none available
=======
system.cpu1.iq.fu_busy_cnt                    3781885                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.026318                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 496107     13.12%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3017490     79.79%     92.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               268284      7.09%    100.00% # attempts to use FU when none available
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
<<<<<<< HEAD
system.cpu1.iq.int_alu_accesses              95565629                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         641353847                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     94779344                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        128643205                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 100090276                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 97355308                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            7444230                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       21107074                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           112928                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       1740572                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     13192674                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    444517744                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.219013                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.663375                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          383315024     86.23%     86.23% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           39170138      8.81%     95.04% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           13907764      3.13%     98.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            4244537      0.95%     99.13% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2747130      0.62%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             477753      0.11%     99.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             430392      0.10%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             123654      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             101352      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      444517744                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.216975                       # Inst issue rate
=======
system.cpu1.iq.int_alu_accesses             139880781                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         933060404                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    141491769                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        157982791                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 134514161                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                143702283                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405648                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       12062075                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           207235                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           253                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      4877718                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    641666746                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.223952                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.673741                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          551059312     85.88%     85.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           59600014      9.29%     95.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18430813      2.87%     98.04% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6179474      0.96%     99.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            4761439      0.74%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             609712      0.10%     99.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             712083      0.11%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             175785      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             138114      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      641666746                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.223110                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu1.memDep0.conflictingLoads         15774192                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2123219                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            28783012                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           10270311                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    202                       # number of misc regfile reads
system.cpu1.numCycles                       448693530                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3347785736                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              342292392                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             56608609                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               9654759                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                23582035                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               3592606                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                58472                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            142857760                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             113021108                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           73961110                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 52566487                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              10107638                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1993910                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             24050667                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                17352501                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       142857748                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         32253                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               886                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 21472399                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           886                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   546338752                       # The number of ROB reads
system.cpu1.rob.rob_writes                  219082210                       # The number of ROB writes
system.cpu1.timesIdled                          80375                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            88.988403                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               10797706                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            12133835                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1853204                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         19964867                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            541377                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         716434                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses          175057                       # Number of indirect misses.
system.cpu2.branchPred.lookups               22279494                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        35292                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                       1901016                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1343181                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  16238448                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1514957                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        5703767                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       14523838                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            70443378                       # Number of instructions committed
system.cpu2.commit.committedOps              72344606                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    415208785                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.174237                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.801875                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    383917357     92.46%     92.46% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     15726190      3.79%     96.25% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      5449297      1.31%     97.56% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      5079873      1.22%     98.79% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      1281243      0.31%     99.10% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       449225      0.11%     99.20% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6      1545051      0.37%     99.58% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       245592      0.06%     99.64% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1514957      0.36%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    415208785                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              818061                       # Number of function calls committed.
system.cpu2.commit.int_insts                 67874759                       # Number of committed integer instructions.
system.cpu2.commit.loads                     19709461                       # Number of loads committed
system.cpu2.commit.membars                    3802103                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      3802103      5.26%      5.26% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        42277242     58.44%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             44      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              88      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       21610477     29.87%     93.57% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       4654640      6.43%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         72344606                       # Class of committed instruction
system.cpu2.commit.refs                      26265129                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   70443378                       # Number of Instructions Simulated
system.cpu2.committedOps                     72344606                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.979953                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.979953                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            358841302                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               519972                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            10103641                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              92857368                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                16136684                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 37895987                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1344275                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              1097171                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              3777241                       # Number of cycles decode is unblocking
=======
system.cpu1.memDep0.conflictingLoads         23598298                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2262665                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            39754723                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12759865                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    103                       # number of misc regfile reads
system.cpu1.numCycles                       644087948                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3302184458                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              518418840                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             89317699                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              24207877                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                26066320                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               5060571                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                38800                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            186539165                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             149347986                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          100223251                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 54999917                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               9837889                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1371987                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             40777939                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                10905552                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       186539153                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         31743                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               620                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 51509620                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           620                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   782676639                       # The number of ROB reads
system.cpu1.rob.rob_writes                  294333421                       # The number of ROB writes
system.cpu1.timesIdled                          55487                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu2.fetch.Branches                   22279494                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 14225425                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    399657092                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               268326                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                     100133257                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                3708596                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.052889                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          16484098                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          11339083                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.237706                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         417995489                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.246317                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.711876                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               356219117     85.22%     85.22% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                36682232      8.78%     94.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                15116808      3.62%     97.61% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 6545689      1.57%     99.18% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1801180      0.43%     99.61% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  581825      0.14%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1048236      0.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      16      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     386      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           417995489                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                        3252616                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1406707                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                17963984                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.187773                       # Inst execution rate
system.cpu2.iew.exec_refs                    28250374                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   6951732                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              317356261                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             23791955                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           2195306                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1479958                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             7841714                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           86853511                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             21298642                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           949225                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             79099029                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               1443269                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              2940605                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1344275                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              6422528                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        36657                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          633100                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        21908                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         1347                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         4489                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      4082494                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      1286046                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          1347                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       624418                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        782289                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 43933209                       # num instructions consuming a value
system.cpu2.iew.wb_count                     78394648                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.843103                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 37040215                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.186101                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      78427157                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                99241468                       # number of integer regfile reads
system.cpu2.int_regfile_writes               52053597                       # number of integer regfile writes
system.cpu2.ipc                              0.167225                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.167225                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          3802318      4.75%      4.75% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             47732283     59.63%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  51      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   90      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            23409095     29.24%     93.62% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            5104405      6.38%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              80048254                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1965836                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.024558                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 277411     14.11%     14.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     14.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     14.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     14.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     14.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     14.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     14.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     14.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     14.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     14.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     14.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     14.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     14.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     14.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     14.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     14.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     14.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     14.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     14.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     14.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     14.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     14.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     14.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     14.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     14.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     14.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     14.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     14.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     14.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     14.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     14.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     14.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     14.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     14.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     14.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     14.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     14.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     14.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     14.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     14.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     14.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     14.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     14.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead               1533329     78.00%     92.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               155092      7.89%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              78211756                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         580166794                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     78394636                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        101363408                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  80206343                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 80048254                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            6647168                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       14508904                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           108989                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved        943401                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      8781900                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    417995489                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.191505                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.630215                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          367774069     87.99%     87.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           32738528      7.83%     95.82% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           10532893      2.52%     98.34% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            3399325      0.81%     99.15% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            2584314      0.62%     99.77% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             367402      0.09%     99.86% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             406794      0.10%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             106377      0.03%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              85787      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      417995489                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.190026                       # Inst issue rate
=======
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu2.memDep0.conflictingLoads         14305707                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1612217                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            23791955                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            7841714                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    215                       # number of misc regfile reads
system.cpu2.numCycles                       421248105                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  3375231583                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              335965042                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             48038741                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents              10497525                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                18281840                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               3262458                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                45055                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            113329436                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              90445656                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           60375003                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 38180939                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               9722833                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1344275                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             24195559                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                12336262                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       113329424                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         27834                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               916                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 22858470                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           915                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   500561284                       # The number of ROB reads
system.cpu2.rob.rob_writes                  176530095                       # The number of ROB writes
system.cpu2.timesIdled                          57753                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            93.913965                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                7796465                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             8301710                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           765031                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         14595319                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            417409                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         423591                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            6182                       # Number of indirect misses.
system.cpu3.branchPred.lookups               15919706                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        13965                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                       1900989                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           573330                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  13556795                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1270402                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        5703722                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        5776944                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            60942163                       # Number of instructions committed
system.cpu3.commit.committedOps              62843369                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    356610999                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.176224                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.815230                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    329906873     92.51%     92.51% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     13386199      3.75%     96.27% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4561306      1.28%     97.54% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      4280875      1.20%     98.74% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       865937      0.24%     98.99% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       384455      0.11%     99.10% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6      1741970      0.49%     99.58% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       212982      0.06%     99.64% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1270402      0.36%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    356610999                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              669582                       # Number of function calls committed.
system.cpu3.commit.int_insts                 58688751                       # Number of committed integer instructions.
system.cpu3.commit.loads                     17414585                       # Number of loads committed
system.cpu3.commit.membars                    3802068                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      3802068      6.05%      6.05% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        36013369     57.31%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             44      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              88      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       19315574     30.74%     94.09% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3712214      5.91%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         62843369                       # Class of committed instruction
system.cpu3.commit.refs                      23027800                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   60942163                       # Number of Instructions Simulated
system.cpu3.committedOps                     62843369                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.882989                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.882989                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            319833118                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               198230                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             7484983                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              70949692                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                10307417                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 23237038                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                573894                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               570721                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              3778026                       # Number of cycles decode is unblocking
=======
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu3.fetch.Branches                   15919706                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 10794092                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    345555349                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               154169                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      71562952                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                1531190                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.044404                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          11408548                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           8213874                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.199605                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         357729493                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.205367                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.639979                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               313488910     87.63%     87.63% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                25622289      7.16%     94.80% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                11159741      3.12%     97.92% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 5145513      1.44%     99.35% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 1730446      0.48%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  330315      0.09%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  252062      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      14      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     203      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           357729493                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         792588                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              614209                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                14367524                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.186887                       # Inst execution rate
system.cpu3.iew.exec_refs                    24395343                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5803306                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              273637996                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             18727780                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1901970                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           623675                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             5962737                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           68611878                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             18592037                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           534524                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             67003100                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents               1718568                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              3024586                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                573894                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              6806560                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        26568                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          485510                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        18124                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          457                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         1327                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      1313195                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       349522                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           457                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       214768                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        399441                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 38497425                       # num instructions consuming a value
system.cpu3.iew.wb_count                     66584758                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.852148                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 32805507                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.185720                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      66607122                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                82993248                       # number of integer regfile reads
system.cpu3.int_regfile_writes               44893481                       # number of integer regfile writes
system.cpu3.ipc                              0.169982                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.169982                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          3802284      5.63%      5.63% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             39211926     58.06%     63.69% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  47      0.00%     63.69% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   88      0.00%     63.69% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     63.69% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     63.69% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     63.69% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     63.69% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     63.69% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     63.69% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     63.69% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     63.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     63.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     63.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     63.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     63.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     63.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     63.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     63.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     63.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     63.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     63.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     63.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     63.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     63.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     63.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     63.69% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            20603988     30.51%     94.20% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            3919279      5.80%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              67537624                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    1922391                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.028464                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 263966     13.73%     13.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     13.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     13.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     13.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     13.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     13.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     13.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     13.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     13.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     13.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     13.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     13.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     13.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     13.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     13.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     13.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     13.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     13.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     13.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     13.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     13.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     13.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     13.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     13.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     13.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     13.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     13.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     13.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     13.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     13.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     13.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     13.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     13.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     13.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     13.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     13.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     13.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     13.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     13.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     13.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     13.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     13.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     13.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     13.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     13.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead               1513295     78.72%     92.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               145126      7.55%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              65657715                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         494843832                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     66584746                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         74380754                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  62907685                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 67537624                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            5704193                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        5768508                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           116728                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           471                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      2275190                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    357729493                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.188795                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.629948                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          315202744     88.11%     88.11% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           28459841      7.96%     96.07% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            8024928      2.24%     98.31% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2788049      0.78%     99.09% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            2382490      0.67%     99.76% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             330041      0.09%     99.85% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             375730      0.11%     99.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              96125      0.03%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              69545      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      357729493                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.188378                       # Inst issue rate
=======
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu3.memDep0.conflictingLoads         11662774                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         1088264                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            18727780                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            5962737                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    216                       # number of misc regfile reads
system.cpu3.numCycles                       358522081                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  3437957194                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              294739797                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             42097972                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents              12908452                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                11976543                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               3336935                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                28316                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             87153121                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              70059840                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           47245649                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 24718244                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               9488059                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                573894                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             25689404                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 5147677                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        87153109                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         31611                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               944                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 23632872                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           938                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   423959636                       # The number of ROB reads
system.cpu3.rob.rob_writes                  138361085                       # The number of ROB writes
system.cpu3.timesIdled                          15754                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued         12734654                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              9176771                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            24651839                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull            1664739                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1681093                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     16863533                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      33538844                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1366669                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       341650                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    101869317                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7811688                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    204612291                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        8153338                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1898248493500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           12329322                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5650757                       # Transaction distribution
system.membus.trans_dist::CleanEvict         11024435                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              951                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            619                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4526515                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4526471                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      12329323                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          6230                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     50394623                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               50394623                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1440419200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1440419200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1468                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          16863638                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                16863638    100.00%    100.00% # Request fanout histogram
=======
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         10518619                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              2078088                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            13104597                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               6664                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                663707                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     14103803                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      28063790                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       753567                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       237195                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     97151811                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6973332                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    194293472                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        7210527                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1973145138500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            9835331                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5589525                       # Transaction distribution
system.membus.trans_dist::CleanEvict          8370339                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              331                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            259                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4267598                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4267593                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       9835331                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           402                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     42166709                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               42166709                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1260316736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1260316736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              537                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          14103921                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                14103921    100.00%    100.00% # Request fanout histogram
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
<<<<<<< HEAD
system.membus.snoop_fanout::total            16863638                       # Request fanout histogram
system.membus.respLayer1.occupancy        87157180546                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         60249727839                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                277                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          139                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    12138979974.820145                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   75852724598.009888                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          134     96.40%     96.40% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.72%     97.12% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.72%     97.84% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.72%     98.56% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::4e+11-4.5e+11            1      0.72%     99.28% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::7e+11-7.5e+11            1      0.72%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        25500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 742958142000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            139                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   210930277000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 1687318216500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1898248493500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     14160394                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14160394                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     14160394                       # number of overall hits
system.cpu2.icache.overall_hits::total       14160394                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        65031                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         65031                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        65031                       # number of overall misses
system.cpu2.icache.overall_misses::total        65031                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   2865055000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   2865055000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   2865055000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   2865055000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     14225425                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14225425                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     14225425                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14225425                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.004571                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.004571                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.004571                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.004571                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 44056.757546                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 44056.757546                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 44056.757546                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 44056.757546                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          184                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           92                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        61317                       # number of writebacks
system.cpu2.icache.writebacks::total            61317                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         3682                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         3682                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         3682                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         3682                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        61349                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        61349                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        61349                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        61349                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   2630018500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   2630018500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   2630018500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   2630018500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.004313                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.004313                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.004313                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.004313                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 42869.785979                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 42869.785979                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 42869.785979                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 42869.785979                       # average overall mshr miss latency
system.cpu2.icache.replacements                 61317                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     14160394                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14160394                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        65031                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        65031                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   2865055000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   2865055000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     14225425                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14225425                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.004571                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.004571                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 44056.757546                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 44056.757546                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         3682                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         3682                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        61349                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        61349                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   2630018500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   2630018500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.004313                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.004313                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 42869.785979                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 42869.785979                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1898248493500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.994806                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           14166794                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            61317                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           231.041864                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        306308000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.994806                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999838                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999838                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         28512199                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        28512199                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1898248493500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     20798295                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        20798295                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     20798295                       # number of overall hits
system.cpu2.dcache.overall_hits::total       20798295                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      4372844                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       4372844                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      4372844                       # number of overall misses
system.cpu2.dcache.overall_misses::total      4372844                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 429439531690                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 429439531690                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 429439531690                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 429439531690                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     25171139                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     25171139                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     25171139                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     25171139                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.173725                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.173725                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.173725                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.173725                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 98206.003162                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 98206.003162                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 98206.003162                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 98206.003162                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      3353285                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       615266                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            38933                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           4097                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    86.129633                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   150.174762                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1970066                       # number of writebacks
system.cpu2.dcache.writebacks::total          1970066                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      3136271                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      3136271                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      3136271                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      3136271                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      1236573                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1236573                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      1236573                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1236573                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 121215631477                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 121215631477                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 121215631477                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 121215631477                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.049127                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.049127                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.049127                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.049127                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 98025.455413                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 98025.455413                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 98025.455413                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 98025.455413                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1970066                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     18100606                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       18100606                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2416314                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2416314                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 215997403500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 215997403500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     20516920                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     20516920                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.117772                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.117772                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 89391.280893                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 89391.280893                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1794742                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1794742                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       621572                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       621572                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  50648262500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  50648262500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.030296                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.030296                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 81484.144234                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 81484.144234                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2697689                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2697689                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1956530                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1956530                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 213442128190                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 213442128190                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      4654219                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      4654219                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.420378                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.420378                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 109092.182686                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 109092.182686                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1341529                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1341529                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       615001                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       615001                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  70567368977                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  70567368977                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.132138                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.132138                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 114743.502819                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 114743.502819                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          336                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          336                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          226                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          226                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5670000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5670000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          562                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          562                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.402135                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.402135                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 25088.495575                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 25088.495575                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          146                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          146                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           80                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           80                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       497500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       497500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.142349                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.142349                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  6218.750000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6218.750000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          213                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          213                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          169                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          169                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       912500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       912500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          382                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          382                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.442408                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.442408                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  5399.408284                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5399.408284                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          166                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          166                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       776500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       776500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.434555                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.434555                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  4677.710843                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  4677.710843                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       503000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       503000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       473000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       473000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data      1154875                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total        1154875                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       746141                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       746141                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  78320952500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  78320952500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data      1901016                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total      1901016                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.392496                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.392496                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 104968.032182                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 104968.032182                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       746141                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       746141                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  77574811500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  77574811500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.392496                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.392496                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 103968.032182                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 103968.032182                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1898248493500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           29.871452                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           23936118                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1982569                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            12.073284                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        306319500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    29.871452                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.933483                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.933483                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         56128796                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        56128796                       # Number of data accesses
system.cpu3.numPwrStateTransitions                235                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          118                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    14565048330.508474                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   82185476717.097733                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          113     95.76%     95.76% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.85%     96.61% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.85%     97.46% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.85%     98.31% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::4e+11-4.5e+11            1      0.85%     99.15% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::7e+11-7.5e+11            1      0.85%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         9000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 742958387000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            118                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   179572790500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 1718675703000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1898248493500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     10775744                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        10775744                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     10775744                       # number of overall hits
system.cpu3.icache.overall_hits::total       10775744                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        18348                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         18348                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        18348                       # number of overall misses
system.cpu3.icache.overall_misses::total        18348                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    761859000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    761859000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    761859000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    761859000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     10794092                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     10794092                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     10794092                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     10794092                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.001700                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001700                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.001700                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001700                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 41522.727273                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 41522.727273                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 41522.727273                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 41522.727273                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          321                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          107                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        17076                       # number of writebacks
system.cpu3.icache.writebacks::total            17076                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1240                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1240                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1240                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1240                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        17108                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        17108                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        17108                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        17108                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    687264500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    687264500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    687264500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    687264500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.001585                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001585                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.001585                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001585                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 40172.112462                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 40172.112462                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 40172.112462                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 40172.112462                       # average overall mshr miss latency
system.cpu3.icache.replacements                 17076                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     10775744                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       10775744                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        18348                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        18348                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    761859000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    761859000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     10794092                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     10794092                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.001700                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001700                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 41522.727273                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 41522.727273                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1240                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1240                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        17108                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        17108                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    687264500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    687264500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.001585                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001585                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 40172.112462                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 40172.112462                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1898248493500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.994724                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           10573477                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            17076                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           619.201042                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        311823000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.994724                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999835                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999835                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         21605292                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        21605292                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1898248493500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     17692026                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17692026                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     17692026                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17692026                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      4022926                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       4022926                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      4022926                       # number of overall misses
system.cpu3.dcache.overall_misses::total      4022926                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 396257143908                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 396257143908                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 396257143908                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 396257143908                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     21714952                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     21714952                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     21714952                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     21714952                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.185261                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.185261                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.185261                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.185261                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 98499.734747                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 98499.734747                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 98499.734747                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 98499.734747                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      3030287                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       488840                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            28116                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           3137                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs   107.778027                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   155.830411                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1699512                       # number of writebacks
system.cpu3.dcache.writebacks::total          1699512                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      2918882                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2918882                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      2918882                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2918882                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      1104044                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1104044                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      1104044                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1104044                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 106720193125                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 106720193125                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 106720193125                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 106720193125                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.050843                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.050843                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.050843                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.050843                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 96662.989088                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 96662.989088                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 96662.989088                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 96662.989088                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1699512                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     15765272                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       15765272                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2237903                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2237903                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 201709626500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 201709626500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     18003175                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     18003175                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.124306                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.124306                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 90133.319675                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 90133.319675                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1668765                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1668765                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       569138                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       569138                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  46470559000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  46470559000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.031613                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.031613                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 81650.775383                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 81650.775383                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1926754                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1926754                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1785023                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1785023                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 194547517408                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 194547517408                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3711777                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3711777                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.480908                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.480908                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 108988.801493                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 108988.801493                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1250117                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1250117                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       534906                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       534906                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  60249634125                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  60249634125                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.144110                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.144110                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 112635.928789                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 112635.928789                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          336                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          336                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          257                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          257                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      5099000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      5099000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          593                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          593                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.433390                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.433390                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 19840.466926                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 19840.466926                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          175                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          175                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           82                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           82                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       507500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       507500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.138280                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.138280                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  6189.024390                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6189.024390                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          205                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          205                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          191                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          191                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1060000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1060000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          396                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          396                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.482323                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.482323                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  5549.738220                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  5549.738220                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          181                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          181                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       905000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       905000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.457071                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.457071                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data         5000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total         5000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       459000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       459000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       433000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       433000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data      1299443                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total        1299443                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       601546                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       601546                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  63384956000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  63384956000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data      1900989                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total      1900989                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.316438                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.316438                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 105370.089735                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 105370.089735                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       601546                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       601546                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  62783410000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  62783410000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.316438                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.316438                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 104370.089735                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 104370.089735                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1898248493500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           28.511855                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           20695614                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1705384                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            12.135457                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        311834500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    28.511855                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.890995                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.890995                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         48939270                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        48939270                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 32                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           16                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    988137718.750000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1923419217.890664                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           16    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       137500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   5994687500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             16                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1882438290000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  15810203500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1898248493500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    339761626                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       339761626                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    339761626                       # number of overall hits
system.cpu0.icache.overall_hits::total      339761626                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     57628682                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      57628682                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     57628682                       # number of overall misses
system.cpu0.icache.overall_misses::total     57628682                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 780052095995                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 780052095995                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 780052095995                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 780052095995                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    397390308                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    397390308                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    397390308                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    397390308                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.145018                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.145018                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.145018                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.145018                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13535.830925                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13535.830925                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13535.830925                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13535.830925                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         4772                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              195                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    24.471795                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     53563069                       # number of writebacks
system.cpu0.icache.writebacks::total         53563069                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      4065580                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      4065580                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      4065580                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      4065580                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     53563102                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     53563102                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     53563102                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     53563102                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 685149270495                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 685149270495                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 685149270495                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 685149270495                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.134787                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.134787                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.134787                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.134787                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12791.441214                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12791.441214                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12791.441214                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12791.441214                       # average overall mshr miss latency
system.cpu0.icache.replacements              53563069                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    339761626                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      339761626                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     57628682                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     57628682                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 780052095995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 780052095995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    397390308                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    397390308                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.145018                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.145018                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13535.830925                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13535.830925                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      4065580                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      4065580                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     53563102                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     53563102                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 685149270495                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 685149270495                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.134787                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.134787                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12791.441214                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12791.441214                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1898248493500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999976                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          393323333                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         53563069                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.343181                       # Average number of references to valid blocks.
=======
system.membus.snoop_fanout::total            14103921                       # Request fanout histogram
system.membus.respLayer1.occupancy        73488865053                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         54172715853                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1973145138500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1973145138500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1973145138500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1973145138500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1973145138500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1973145138500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1973145138500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1973145138500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1973145138500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1973145138500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 16                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       362988875                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   580447918.849914                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        78500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1585309000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1970241227500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2903911000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1973145138500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    348650304                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       348650304                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    348650304                       # number of overall hits
system.cpu0.icache.overall_hits::total      348650304                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     55939724                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      55939724                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     55939724                       # number of overall misses
system.cpu0.icache.overall_misses::total     55939724                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 736805975997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 736805975997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 736805975997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 736805975997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    404590028                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    404590028                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    404590028                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    404590028                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.138263                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.138263                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.138263                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.138263                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13171.426731                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13171.426731                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13171.426731                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13171.426731                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         9155                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              258                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    35.484496                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     52122392                       # number of writebacks
system.cpu0.icache.writebacks::total         52122392                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3817298                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3817298                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3817298                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3817298                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     52122426                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     52122426                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     52122426                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     52122426                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 649193898497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 649193898497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 649193898497                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 649193898497                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.128828                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.128828                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.128828                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.128828                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12455.174256                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12455.174256                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12455.174256                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12455.174256                       # average overall mshr miss latency
system.cpu0.icache.replacements              52122392                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    348650304                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      348650304                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     55939724                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     55939724                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 736805975997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 736805975997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    404590028                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    404590028                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.138263                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.138263                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13171.426731                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13171.426731                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3817298                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3817298                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     52122426                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     52122426                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 649193898497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 649193898497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.128828                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.128828                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12455.174256                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12455.174256                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1973145138500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999976                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          400771312                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         52122393                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.689043                       # Average number of references to valid blocks.
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999976                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
<<<<<<< HEAD
system.cpu0.icache.tags.tag_accesses        848343717                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       848343717                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1898248493500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    922385810                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       922385810                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    922385810                       # number of overall hits
system.cpu0.dcache.overall_hits::total      922385810                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     54615417                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      54615417                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     54615417                       # number of overall misses
system.cpu0.dcache.overall_misses::total     54615417                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1386908735946                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1386908735946                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1386908735946                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1386908735946                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    977001227                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    977001227                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    977001227                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    977001227                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.055901                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.055901                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.055901                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.055901                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 25394.088558                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25394.088558                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 25394.088558                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25394.088558                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     10876894                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       909424                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           182006                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           7478                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    59.761184                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   121.613266                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     42724532                       # number of writebacks
system.cpu0.dcache.writebacks::total         42724532                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     12567084                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     12567084                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     12567084                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     12567084                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     42048333                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     42048333                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     42048333                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     42048333                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 741410644908                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 741410644908                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 741410644908                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 741410644908                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.043038                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.043038                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.043038                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.043038                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17632.343354                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17632.343354                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17632.343354                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17632.343354                       # average overall mshr miss latency
system.cpu0.dcache.replacements              42724532                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    675601634                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      675601634                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     41909983                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     41909983                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 945065937000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 945065937000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    717511617                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    717511617                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.058410                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.058410                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 22549.900271                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 22549.900271                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      7091602                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      7091602                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     34818381                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     34818381                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 567192014500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 567192014500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.048527                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.048527                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16290.016888                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16290.016888                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    246784176                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     246784176                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     12705434                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     12705434                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 441842798946                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 441842798946                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    259489610                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    259489610                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.048963                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.048963                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 34775.891870                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 34775.891870                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      5475482                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      5475482                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      7229952                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      7229952                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 174218630408                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 174218630408                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.027862                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.027862                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 24096.789357                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 24096.789357                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         4576                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         4576                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1564                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1564                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     12756000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     12756000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         6140                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         6140                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.254723                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.254723                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  8156.010230                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8156.010230                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1529                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1529                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           35                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           35                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1342500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1342500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.005700                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.005700                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 38357.142857                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 38357.142857                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5755                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5755                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          280                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          280                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2192000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2192000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         6035                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         6035                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.046396                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.046396                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  7828.571429                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7828.571429                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          274                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          274                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1920000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1920000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.045402                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.045402                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7007.299270                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7007.299270                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        11000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        11000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         9000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         9000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1210174                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1210174                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       691067                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       691067                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  68276279000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  68276279000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1901241                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1901241                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.363482                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.363482                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 98798.349509                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 98798.349509                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       691067                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       691067                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  67585212000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  67585212000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.363482                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.363482                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 97798.349509                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 97798.349509                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1898248493500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.915121                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          966346054                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         42739110                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            22.610346                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.915121                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.997348                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.997348                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       2000568428                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      2000568428                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1898248493500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            53412733                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            40624817                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               69922                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              517834                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               43667                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              471818                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               12734                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              459369                       # number of demand (read+write) hits
system.l2.demand_hits::total                 95612894                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           53412733                       # number of overall hits
system.l2.overall_hits::.cpu0.data           40624817                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              69922                       # number of overall hits
system.l2.overall_hits::.cpu1.data             517834                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              43667                       # number of overall hits
system.l2.overall_hits::.cpu2.data             471818                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              12734                       # number of overall hits
system.l2.overall_hits::.cpu3.data             459369                       # number of overall hits
system.l2.overall_hits::total                95612894                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            150366                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2094373                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             23125                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1574404                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             17682                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1496101                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              4374                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           1238290                       # number of demand (read+write) misses
system.l2.demand_misses::total                6598715                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           150366                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2094373                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            23125                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1574404                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            17682                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1496101                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             4374                       # number of overall misses
system.l2.overall_misses::.cpu3.data          1238290                       # number of overall misses
system.l2.overall_misses::total               6598715                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  13717341167                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 241100167204                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   2526170674                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 196916265998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   2000154086                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 188614426927                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    501809905                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 160076981833                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     805453317794                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  13717341167                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 241100167204                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   2526170674                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 196916265998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   2000154086                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 188614426927                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    501809905                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 160076981833                       # number of overall miss cycles
system.l2.overall_miss_latency::total    805453317794                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        53563099                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        42719190                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           93047                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2092238                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           61349                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1967919                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           17108                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1697659                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            102211609                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       53563099                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       42719190                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          93047                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2092238                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          61349                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1967919                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          17108                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1697659                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           102211609                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002807                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.049027                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.248530                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.752498                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.288220                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.760245                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.255670                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.729410                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.064559                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002807                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.049027                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.248530                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.752498                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.288220                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.760245                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.255670                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.729410                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.064559                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 91226.348822                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 115118.065027                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 109239.812930                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 125073.530046                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 113118.091053                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 126070.650930                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 114725.629858                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 129272.611289                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 122062.146614                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 91226.348822                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 115118.065027                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 109239.812930                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 125073.530046                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 113118.091053                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 126070.650930                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 114725.629858                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 129272.611289                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 122062.146614                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            5893815                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    190524                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      30.934764                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   8626552                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5650758                       # number of writebacks
system.l2.writebacks::total                   5650758                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           1281                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         170381                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           2121                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          55696                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           1696                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          47163                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            652                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          43026                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              322016                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          1281                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        170381                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          2121                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         55696                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          1696                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         47163                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           652                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         43026                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             322016                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       149085                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1923992                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        21004                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1518708                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst        15986                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1448938                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         3722                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      1195264                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6276699                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       149085                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1923992                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        21004                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1518708                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst        15986                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1448938                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         3722                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      1195264                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     10811549                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         17088248                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  12112346727                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 209091758914                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   2141223741                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 176369589921                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst   1702202141                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 169320840551                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    409918929                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 143586456105                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 714734337029                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  12112346727                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 209091758914                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   2141223741                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 176369589921                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst   1702202141                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 169320840551                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    409918929                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 143586456105                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1114673716978                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1829408054007                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002783                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.045038                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.225735                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.725877                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.260575                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.736279                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.217559                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.704066                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.061409                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002783                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.045038                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.225735                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.725877                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.260575                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.736279                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.217559                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.704066                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.167185                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 81244.570057                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 108676.002246                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 101943.617454                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 116131.336584                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 106480.804516                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 116858.582321                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 110134.048630                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 120129.491146                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 113871.054997                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 81244.570057                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 108676.002246                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 101943.617454                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 116131.336584                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 106480.804516                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 116858.582321                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 110134.048630                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 120129.491146                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 103100.278876                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 107056.501872                       # average overall mshr miss latency
system.l2.replacements                       24561235                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     12427823                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         12427823                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     12427823                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     12427823                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     89268650                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         89268650                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     89268650                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     89268650                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     10811549                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       10811549                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1114673716978                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1114673716978                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 103100.278876                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 103100.278876                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              39                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              38                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              36                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  121                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            84                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 94                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1780000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1809500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           92                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           47                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           38                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           38                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              215                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.913043                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.170213                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.052632                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.437209                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 21190.476190                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  3687.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        19250                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           84                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            94                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1694000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       163000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data        41000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1898000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.913043                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.170213                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.052632                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.437209                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20166.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20375                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20191.489362                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            50                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            23                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            13                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            20                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                106                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               49                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data        30000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        30500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        60500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           70                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           36                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           21                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            155                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.285714                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.361111                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.380952                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.285714                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.316129                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data         1500                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2346.153846                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1234.693878                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           20                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           49                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       399500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       257500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       162000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       161000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       980000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.285714                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.361111                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.380952                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.285714                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.316129                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19975                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19807.692308                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        20250                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data        20125                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          6571424                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           193963                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data           181942                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data           191156                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               7138485                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1349232                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1212712                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data        1164888                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         937965                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4664797                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 158231351005                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 148086384380                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data 143085487133                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data 118285667205                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  567688889723                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      7920656                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1406675                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data      1346830                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data      1129121                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          11803282                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.170343                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.862112                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.864911                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.830704                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.395212                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 117275.124667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 122111.749847                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 122831.969368                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 126108.828373                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 121696.376010                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        75248                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        24029                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data        20915                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data        20265                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           140457                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1273984                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1188683                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data      1143973                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       917700                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4524340                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 139166459320                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 133677271536                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data 129347582162                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data 106804109593                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 508995422611                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.160843                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.845030                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.849382                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.812756                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.383312                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 109237.211237                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 112458.301781                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 113068.736904                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 116382.379419                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 112501.585339                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      53412733                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         69922                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         43667                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         12734                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           53539056                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       150366                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        23125                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        17682                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         4374                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           195547                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  13717341167                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   2526170674                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   2000154086                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    501809905                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  18745475832                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     53563099                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        93047                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        61349                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        17108                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       53734603                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002807                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.248530                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.288220                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.255670                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003639                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 91226.348822                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 109239.812930                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 113118.091053                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 114725.629858                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 95861.740819                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         1281                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         2121                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         1696                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          652                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          5750                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       149085                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        21004                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst        15986                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         3722                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       189797                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  12112346727                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   2141223741                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst   1702202141                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    409918929                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  16365691538                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002783                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.225735                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.260575                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.217559                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003532                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 81244.570057                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 101943.617454                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 106480.804516                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 110134.048630                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 86227.345733                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     34053393                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       323871                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       289876                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       268213                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          34935353                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       745141                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       361692                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       331213                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       300325                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1738371                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  82868816199                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  48829881618                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  45528939794                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  41791314628                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 219018952239                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     34798534                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       685563                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       621089                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       568538                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      36673724                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.021413                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.527584                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.533278                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.528241                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.047401                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 111212.262107                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 135004.041057                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 137461.210140                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 139153.632325                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 125990.914620                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        95133                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        31667                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        26248                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        22761                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       175809                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       650008                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       330025                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       304965                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       277564                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1562562                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  69925299594                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  42692318385                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  39973258389                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  36782346512                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 189373222880                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.018679                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.481393                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.491017                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.488207                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.042607                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 107576.059978                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 129360.861707                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 131074.904953                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 132518.433630                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 121194.053663                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         1592                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          878                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data          818                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data          659                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              3947                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         2799                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data         1841                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data         1715                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data         1388                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            7743                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     41398228                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     34383750                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data     29451263                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data     26621804                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total    131855045                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         4391                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data         2719                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data         2533                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data         2047                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         11690                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.637440                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.677087                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.677063                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.678065                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.662361                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 14790.363701                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 18676.670288                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 17172.748105                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 19179.974063                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 17028.935167                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          527                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          362                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data          335                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data          289                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total         1513                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         2272                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data         1479                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data         1380                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data         1099                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         6230                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     46460137                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data     30737169                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data     28595730                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data     22804268                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    128597304                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.517422                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.543950                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.544809                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.536883                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.532934                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20449.003961                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20782.399594                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20721.543478                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20750.016379                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20641.621830                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1898248493500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1898248493500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999921                       # Cycle average of tags in use
system.l2.tags.total_refs                   214169287                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  24566695                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.717871                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.151196                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        5.635839                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.607370                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.030168                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.558388                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.014314                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.475594                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.002843                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.363670                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    21.160538                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.424237                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.088060                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.134490                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000471                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.008725                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000224                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.007431                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000044                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.005682                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.330633                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            50                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           50                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.781250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.218750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1655927935                       # Number of tag accesses
system.l2.tags.data_accesses               1655927935                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1898248493500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       9541504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     123238464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1344256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      97235392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst       1023104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      92765376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        238208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      76529408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    676855168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1078770880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      9541504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1344256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst      1023104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       238208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      12147072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    361648448                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       361648448                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         149086                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1925601                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          21004                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1519303                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst          15986                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1449459                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           3722                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        1195772                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     10575862                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            16855795                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5650757                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5650757                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          5026478                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         64922198                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           708156                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         51223742                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           538973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         48868932                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           125488                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         40315801                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    356568263                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             568298030                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      5026478                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       708156                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       538973                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       125488                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6399095                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      190516916                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            190516916                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      190516916                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         5026478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        64922198                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          708156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        51223742                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          538973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        48868932                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          125488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        40315801                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    356568263                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            758814946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5600179.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    149086.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1853671.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     21004.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1500638.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples     15986.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1422757.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      3722.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   1165857.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  10556010.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.008229855750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       345159                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       345159                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            26427410                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5284438                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    16855795                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5650757                       # Number of write requests accepted
system.mem_ctrls.readBursts                  16855795                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5650757                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 167064                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 50578                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            902179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            891058                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            973794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1256691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1111982                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1202930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1183682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1054821                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1064415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            995818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1236788                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           976693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           994441                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           943248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           918802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           981389                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            302488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            295232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            289763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            299412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            395785                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            437944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            435131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            385376                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            387783                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            359294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           364298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           362725                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           332361                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           317016                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           313623                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           321925                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.39                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.14                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 918994963610                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                83443655000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1231908669860                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     55066.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                73816.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        14                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 11893518                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2796290                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                49.93                       # Row buffer hit rate for writes
=======
system.cpu0.icache.tags.tag_accesses        861302481                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       861302481                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1973145138500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    922316388                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       922316388                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    922316388                       # number of overall hits
system.cpu0.dcache.overall_hits::total      922316388                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     55366292                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      55366292                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     55366292                       # number of overall misses
system.cpu0.dcache.overall_misses::total     55366292                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1425830044000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1425830044000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1425830044000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1425830044000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    977682680                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    977682680                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    977682680                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    977682680                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.056630                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.056630                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.056630                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.056630                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 25752.673558                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25752.673558                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 25752.673558                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25752.673558                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      7613052                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       975125                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           162902                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           9399                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    46.733938                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   103.747739                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     41309589                       # number of writebacks
system.cpu0.dcache.writebacks::total         41309589                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     15514211                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     15514211                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     15514211                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     15514211                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     39852081                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     39852081                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     39852081                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     39852081                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 752554721346                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 752554721346                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 752554721346                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 752554721346                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.040762                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.040762                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.040762                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.040762                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18883.699482                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18883.699482                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18883.699482                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18883.699482                       # average overall mshr miss latency
system.cpu0.dcache.replacements              41309589                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    669782412                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      669782412                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     43183699                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     43183699                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 987082264000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 987082264000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    712966111                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    712966111                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.060569                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.060569                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 22857.751579                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 22857.751579                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8116049                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8116049                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     35067650                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     35067650                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 579914378000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 579914378000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.049186                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.049186                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16537.018534                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16537.018534                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    252533976                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     252533976                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     12182593                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     12182593                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 438747780000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 438747780000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    264716569                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    264716569                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.046021                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.046021                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 36014.318134                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 36014.318134                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      7398162                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      7398162                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4784431                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4784431                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 172640343346                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 172640343346                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.018074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.018074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 36083.777433                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 36083.777433                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         4540                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         4540                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1382                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1382                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      9924500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      9924500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5922                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5922                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.233367                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.233367                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  7181.259045                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  7181.259045                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1370                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1370                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           12                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           12                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       796000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       796000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002026                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002026                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 66333.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 66333.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5719                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5719                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          151                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          151                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       704000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       704000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5870                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5870                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.025724                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.025724                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4662.251656                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4662.251656                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          151                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          151                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       553000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       553000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.025724                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.025724                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3662.251656                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3662.251656                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2336633                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2336633                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1465222                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1465222                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 125220386000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 125220386000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801855                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801855                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.385397                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.385397                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 85461.715699                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 85461.715699                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1465222                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1465222                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 123755164000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 123755164000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.385397                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.385397                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 84461.715699                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 84461.715699                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1973145138500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.994934                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          965980702                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         41317077                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            23.379696                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.994934                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999842                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999842                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       2004309763                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      2004309763                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1973145138500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            51973569                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            37896235                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               48797                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1150060                       # number of demand (read+write) hits
system.l2.demand_hits::total                 91068661                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           51973569                       # number of overall hits
system.l2.overall_hits::.cpu0.data           37896235                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              48797                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1150060                       # number of overall hits
system.l2.overall_hits::total                91068661                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            148851                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3411761                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             14702                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2492396                       # number of demand (read+write) misses
system.l2.demand_misses::total                6067710                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           148851                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3411761                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            14702                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2492396                       # number of overall misses
system.l2.overall_misses::total               6067710                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  13485091954                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 338212803947                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1454177983                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 258949038822                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     612101112706                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  13485091954                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 338212803947                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1454177983                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 258949038822                       # number of overall miss cycles
system.l2.overall_miss_latency::total    612101112706                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        52122420                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        41307996                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           63499                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3642456                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             97136371                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       52122420                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       41307996                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          63499                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3642456                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            97136371                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002856                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.082593                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.231531                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.684262                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.062466                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002856                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.082593                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.231531                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.684262                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.062466                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 90594.567413                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 99131.446765                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 98910.215141                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 103895.624460                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100878.438934                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 90594.567413                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 99131.446765                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 98910.215141                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 103895.624460                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100878.438934                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             236333                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      5551                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      42.574851                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   6046081                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5589525                       # number of writebacks
system.l2.writebacks::total                   5589525                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            536                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         265683                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            497                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         113337                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              380053                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           536                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        265683                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           497                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        113337                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             380053                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       148315                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3146078                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        14205                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2379059                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5687657                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       148315                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3146078                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        14205                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2379059                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      8594086                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         14281743                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  11963475454                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 287203416526                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1277445485                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 225419412846                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 525863750311                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  11963475454                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 287203416526                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1277445485                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 225419412846                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 751351119635                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1277214869946                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002846                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.076161                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.223704                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.653147                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.058553                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002846                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.076161                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.223704                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.653147                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.147028                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 80662.613047                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 91289.350272                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 89929.284407                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 94751.501684                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92457.008274                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 80662.613047                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 91289.350272                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 89929.284407                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 94751.501684                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 87426.530248                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89429.901515                       # average overall mshr miss latency
system.l2.replacements                       20957487                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      9276624                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          9276624                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      9276624                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      9276624                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     87484337                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         87484337                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     87484337                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     87484337                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      8594086                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        8594086                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 751351119635                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 751351119635                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 87426.530248                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 87426.530248                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   14                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            28                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            22                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 50                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       421500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       212500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       634000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           33                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           31                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               64                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.848485                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.709677                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.781250                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 15053.571429                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  9659.090909                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        12680                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           28                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           22                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            50                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       563000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       429000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       992000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.848485                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.709677                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.781250                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20107.142857                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        19840                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        63500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        19500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        83000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 21166.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20750                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          3781206                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           487754                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4268960                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2459607                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1983737                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4443344                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 244096027329                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 202972246465                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  447068273794                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      6240813                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2471491                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8712304                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.394116                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.802648                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.510008                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 99241.881865                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 102318.123050                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 100615.273945                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       122682                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        57646                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           180328                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2336925                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1926091                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4263016                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 210290547862                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 178178472483                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 388469020345                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.374458                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.779323                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.489310                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 89986.006338                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 92507.816340                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91125.395810                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      51973569                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         48797                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           52022366                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       148851                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        14702                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           163553                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  13485091954                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1454177983                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  14939269937                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     52122420                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        63499                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       52185919                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002856                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.231531                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003134                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 90594.567413                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 98910.215141                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91342.072215                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          536                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          497                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1033                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       148315                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        14205                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       162520                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  11963475454                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1277445485                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  13240920939                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002846                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.223704                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003114                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 80662.613047                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 89929.284407                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 81472.563001                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     34115029                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       662306                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          34777335                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       952154                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       508659                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1460813                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  94116776618                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  55976792357                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 150093568975                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     35067183                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1170965                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      36238148                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.027152                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.434393                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.040311                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 98846.170491                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 110047.777307                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102746.599993                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       143001                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        55691                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       198692                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       809153                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       452968                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1262121                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  76912868664                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  47240940363                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 124153809027                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.023074                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.386833                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.034829                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 95053.554351                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 104292.003768                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 98369.180948                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          714                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           33                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               747                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          516                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           35                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             551                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     10166496                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       876000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     11042496                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1230                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           68                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1298                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.419512                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.514706                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.424499                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 19702.511628                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 25028.571429                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 20040.827586                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          140                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           10                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          150                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          376                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           25                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          401                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      7447991                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       510499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      7958490                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.305691                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.367647                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.308937                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19808.486702                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20419.960000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19846.608479                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1973145138500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1973145138500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999954                       # Cycle average of tags in use
system.l2.tags.total_refs                   201933220                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  20958383                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.634962                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.556836                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        5.453931                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.804983                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.022492                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.409747                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    21.751965                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.399326                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.085218                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.153203                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000351                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.022027                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.339874                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            49                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           49                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.765625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.234375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1572148079                       # Number of tag accesses
system.l2.tags.data_accesses               1572148079                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1973145138500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       9492160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     201631360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        909120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     152375552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    538178944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          902587136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      9492160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       909120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      10401280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    357729600                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       357729600                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         148315                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3150490                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          14205                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2380868                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      8409046                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            14102924                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5589525                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5589525                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4810675                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        102187800                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           460747                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         77224705                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    272751828                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             457435755                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4810675                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       460747                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5271422                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      181299182                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            181299182                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      181299182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4810675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       102187800                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          460747                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        77224705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    272751828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            638734937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5548847.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    148315.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3067222.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     14205.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2313131.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   8386063.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.015168885250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       338829                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       338830                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            27478748                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5228303                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    14102924                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5589525                       # Number of write requests accepted
system.mem_ctrls.readBursts                  14102924                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5589525                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 173988                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 40678                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            717849                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            730178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            896302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1140208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1007952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            972521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            982448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            906931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            866850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            876095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1030507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           760399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           775549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           774721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           733878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           756548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            287709                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            295123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            347778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            332720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            427432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            398410                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            415847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            389508                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            370873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            382208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           357149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           325862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           310102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           318585                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           297933                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           291580                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.92                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 515583678627                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                69644680000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            776751228627                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     37015.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                55765.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         5                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  9909705                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2960922                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.14                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.36                       # Row buffer hit rate for writes
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
<<<<<<< HEAD
system.mem_ctrls.readPktSize::6              16855795                       # Read request sizes (log2)
=======
system.mem_ctrls.readPktSize::6              14102924                       # Read request sizes (log2)
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
<<<<<<< HEAD
system.mem_ctrls.writePktSize::6              5650757                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1530887                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1849802                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1906349                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1733462                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1372266                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1063828                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  812059                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  663819                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  572646                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  553484                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 750005                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                1534040                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 964664                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 407026                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 330466                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 266485                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 199763                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 120641                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  38046                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  18993                       # What read queue length does an incoming req see
=======
system.mem_ctrls.writePktSize::6              5589525                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3261764                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3388856                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2145644                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1315027                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  650967                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  526761                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  448958                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  389593                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  332885                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  279288                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 259728                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 412885                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 199052                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 103455                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  77234                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  59327                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  44636                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  28567                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   3583                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    726                       # What read queue length does an incoming req see
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
<<<<<<< HEAD
system.mem_ctrls.wrQLenPdf::15                  25419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  26959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  52961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 110125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 186305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 254647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 302139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 332149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 350909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 363839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 373317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 384110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 378415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 375807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 366754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 352984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 348027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 344400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  56997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  32092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  19380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  12321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   8287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   6317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   9281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  13488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  18668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  24427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  30332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  34693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  37674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  38984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  40050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  40361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  40640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  40563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  40534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  40969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  45208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  22478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   6610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     36                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7599068                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    187.718422                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   128.163943                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   210.390778                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3335102     43.89%     43.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2581045     33.97%     77.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       603295      7.94%     85.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       313988      4.13%     89.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       357448      4.70%     94.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        96311      1.27%     95.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        60275      0.79%     96.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        36638      0.48%     97.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       214966      2.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7599068                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       345159                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      48.350812                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     40.130728                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    412.336930                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       345154    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-16383            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::237568-245759            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        345159                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       345159                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.224859                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.206535                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.827001                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           315443     91.39%     91.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1902      0.55%     91.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            17312      5.02%     96.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             5776      1.67%     98.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2417      0.70%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1133      0.33%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              546      0.16%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              296      0.09%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              148      0.04%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               80      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               53      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               30      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                9      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        345159                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1068078784                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                10692096                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               358409984                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1078770880                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            361648448                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       562.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       188.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    568.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    190.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.87                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.40                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.48                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1898248470500                       # Total gap between requests
system.mem_ctrls.avgGap                      84342.04                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      9541504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    118634944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1344256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     96040832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst      1023104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     91056448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       238208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     74614848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    675584640                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    358409984                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 5026477.846642368473                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 62497056.842784740031                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 708155.968306053663                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 50594446.580025695264                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 538972.638989743544                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 47968666.015959627926                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 125488.312418355155                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 39307207.805246181786                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 355898947.010016441345                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 188810888.156777560711                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       149086                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1925601                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        21004                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1519303                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst        15986                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1449459                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         3722                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      1195772                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     10575862                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5650757                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   5929105172                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 129322987325                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   1251308625                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 112844360996                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst   1023782597                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 108790286056                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    251974463                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  93717180565                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 778777684061                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 45705854559993                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     39769.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     67159.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     59574.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     74273.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     64042.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     75055.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     67698.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     78373.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     73637.28                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8088448.07                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    65.91                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          27056187480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          14380685715                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         57916781160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        14402110500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     149845544160.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     277090277580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     495588240480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1036279827075                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        545.913683                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1285413110333                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  63386440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 549448943167                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          27201236580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          14457777345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         61240758180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        14830703820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     149845544160.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     433640058810                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     363756845760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1064972924655                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        561.029248                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 940951477497                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  63386440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 893910576003                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                235                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          118                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    14183059572.033897                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   82185970241.652023                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          113     95.76%     95.76% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.85%     96.61% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.85%     97.46% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.85%     98.31% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4e+11-4.5e+11            1      0.85%     99.15% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::7e+11-7.5e+11            1      0.85%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        18500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 742958414000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            118                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   224647464000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1673601029500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1898248493500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     16791370                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16791370                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     16791370                       # number of overall hits
system.cpu1.icache.overall_hits::total       16791370                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       105408                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        105408                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       105408                       # number of overall misses
system.cpu1.icache.overall_misses::total       105408                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   3886012500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   3886012500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   3886012500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   3886012500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     16896778                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16896778                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     16896778                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16896778                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.006238                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006238                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.006238                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006238                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 36866.390597                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 36866.390597                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 36866.390597                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 36866.390597                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          677                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   112.833333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        93015                       # number of writebacks
system.cpu1.icache.writebacks::total            93015                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst        12361                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        12361                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst        12361                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        12361                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        93047                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        93047                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        93047                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        93047                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   3492940500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   3492940500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   3492940500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   3492940500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005507                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005507                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005507                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005507                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 37539.528410                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 37539.528410                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 37539.528410                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 37539.528410                       # average overall mshr miss latency
system.cpu1.icache.replacements                 93015                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     16791370                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16791370                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       105408                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       105408                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   3886012500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   3886012500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     16896778                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16896778                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.006238                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006238                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 36866.390597                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 36866.390597                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst        12361                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        12361                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        93047                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        93047                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   3492940500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   3492940500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005507                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005507                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 37539.528410                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 37539.528410                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1898248493500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.994880                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           16759282                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            93015                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           180.178272                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        300772000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.994880                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999840                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999840                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         33886603                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        33886603                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1898248493500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     25772954                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        25772954                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     25772954                       # number of overall hits
system.cpu1.dcache.overall_hits::total       25772954                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4747874                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4747874                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4747874                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4747874                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 454012476650                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 454012476650                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 454012476650                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 454012476650                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     30520828                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     30520828                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     30520828                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     30520828                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.155562                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.155562                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.155562                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.155562                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 95624.373488                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 95624.373488                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 95624.373488                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 95624.373488                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      4121565                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       571626                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            51665                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           4142                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    79.774799                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   138.007243                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2094309                       # number of writebacks
system.cpu1.dcache.writebacks::total          2094309                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3412088                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3412088                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3412088                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3412088                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1335786                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1335786                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1335786                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1335786                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 128097500969                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 128097500969                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 128097500969                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 128097500969                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.043766                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.043766                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.043766                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.043766                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 95896.723703                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 95896.723703                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 95896.723703                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 95896.723703                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2094309                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     21718607                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       21718607                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2642800                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2642800                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 229833649000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 229833649000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     24361407                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     24361407                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.108483                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.108483                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 86965.963751                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 86965.963751                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1956718                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1956718                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       686082                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       686082                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  54479683500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  54479683500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.028163                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.028163                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 79406.956457                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 79406.956457                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4054347                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4054347                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2105074                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2105074                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 224178827650                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 224178827650                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      6159421                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6159421                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.341765                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.341765                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 106494.511666                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 106494.511666                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1455370                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1455370                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       649704                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       649704                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  73617817469                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  73617817469                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.105481                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.105481                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 113309.780252                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 113309.780252                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          340                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          340                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          208                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          208                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      4677500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      4677500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          548                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          548                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.379562                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.379562                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 22487.980769                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 22487.980769                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          143                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          143                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           65                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           65                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       395500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       395500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.118613                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.118613                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  6084.615385                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6084.615385                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          207                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          207                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          184                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          184                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1256000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1256000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          391                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          391                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.470588                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.470588                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6826.086957                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6826.086957                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          181                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          181                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1094000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1094000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.462916                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.462916                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6044.198895                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6044.198895                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       331500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       331500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       312500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       312500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1125077                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1125077                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       775903                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       775903                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  80584041000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  80584041000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1900980                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1900980                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.408159                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.408159                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 103858.395959                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 103858.395959                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       775903                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       775903                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  79808138000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  79808138000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.408159                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.408159                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 102858.395959                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 102858.395959                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1898248493500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.893173                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           29008963                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2111505                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.738524                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        300783500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.893173                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.902912                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.902912                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         66957029                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        66957029                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1898248493500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          90410725                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     18078581                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     89795057                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        18910477                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         17455064                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              11                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1070                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           725                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1795                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           77                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           77                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         11850799                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        11850798                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      53734606                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     36676120                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        11690                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        11690                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    160689269                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    128187985                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       279109                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      6301289                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       184015                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      5923545                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        51292                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      5105141                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             306721645                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   6856074688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5468398144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     11907968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    267938816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      7850624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    252030848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2187776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    217419008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            13083807872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        42067728                       # Total snoops (count)
system.tol2bus.snoopTraffic                 364848768                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        144353660                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.074228                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.323333                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              135239399     93.69%     93.69% # Request fanout histogram
system.tol2bus.snoop_fanout::1                8308747      5.76%     99.44% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 199293      0.14%     99.58% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 417624      0.29%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 188081      0.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                    516      0.00%    100.00% # Request fanout histogram
=======
system.mem_ctrls.wrQLenPdf::15                  36349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  41541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 125619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 235772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 303996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 334716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 351998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 362957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 371260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 376040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 381687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 391139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 375648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 372114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 364499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 352445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 350806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 348224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  19200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  10192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   6326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     23                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6607125                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    188.671385                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   129.073295                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   211.803569                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2846045     43.08%     43.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2277109     34.46%     77.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       583843      8.84%     86.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       301298      4.56%     90.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       196791      2.98%     93.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       110202      1.67%     95.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        65257      0.99%     96.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        42111      0.64%     97.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       184469      2.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6607125                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       338830                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      41.108922                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     35.925676                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    412.254503                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       338825    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-16383            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::237568-245759            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        338830                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       338829                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.376432                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.349225                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.000660                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           286423     84.53%     84.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             7722      2.28%     86.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            27107      8.00%     94.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            10431      3.08%     97.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             4213      1.24%     99.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1555      0.46%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              673      0.20%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              359      0.11%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              161      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               85      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               55      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               27      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        338829                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              891451904                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                11135232                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               355124416                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               902587136                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            357729600                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       451.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       179.98                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    457.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    181.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.94                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.53                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.41                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1973145115500                       # Total gap between requests
system.mem_ctrls.avgGap                     100198.06                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      9492160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    196302208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       909120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    148040384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    536708032                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    355124416                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4810675.005497067235                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 99486958.242326989770                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 460746.643650917627                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 75027620.174226731062                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 272006362.597335100174                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 179978861.701966971159                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       148315                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3150490                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        14205                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2380868                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      8409046                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5589525                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   5812218612                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 156967186806                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    678941588                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 126869563145                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 486423318476                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 47014381930800                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     39188.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     49823.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     47795.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     53287.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     57845.24                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8411158.72                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          22877302560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          12159567090                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         46942265580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13855378140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     155758380960.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     322848845880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     485815020960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1060256761170                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        537.343524                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1259580898648                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  65887640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 647676599852                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          24297591360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          12914468490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         52510337460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        15109430940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     155758380960.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     485082349620                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     349197333600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1094869892430                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        554.885635                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 902565672789                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  65887640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1004691825711                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                173                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    18974730402.298851                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   91588259207.555145                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           82     94.25%     94.25% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.15%     95.40% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.15%     96.55% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.15%     97.70% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4e+11-4.5e+11            1      1.15%     98.85% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::7e+11-7.5e+11            1      1.15%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        71000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 713981308000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   322343593500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1650801545000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1973145138500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     22565285                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        22565285                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     22565285                       # number of overall hits
system.cpu1.icache.overall_hits::total       22565285                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        69568                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         69568                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        69568                       # number of overall misses
system.cpu1.icache.overall_misses::total        69568                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2307054000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2307054000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2307054000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2307054000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     22634853                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     22634853                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     22634853                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     22634853                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003073                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003073                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003073                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003073                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 33162.574747                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 33162.574747                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 33162.574747                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 33162.574747                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        63467                       # number of writebacks
system.cpu1.icache.writebacks::total            63467                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         6069                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         6069                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         6069                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         6069                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        63499                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        63499                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        63499                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        63499                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2100570500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2100570500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2100570500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2100570500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002805                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002805                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002805                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002805                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 33080.371344                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 33080.371344                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 33080.371344                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 33080.371344                       # average overall mshr miss latency
system.cpu1.icache.replacements                 63467                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     22565285                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       22565285                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        69568                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        69568                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2307054000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2307054000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     22634853                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     22634853                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003073                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003073                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 33162.574747                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 33162.574747                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         6069                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         6069                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        63499                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        63499                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2100570500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2100570500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002805                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002805                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 33080.371344                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 33080.371344                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1973145138500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.943503                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           22347540                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            63467                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           352.112752                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        299677000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.943503                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.998234                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.998234                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         45333205                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        45333205                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1973145138500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     38394186                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        38394186                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     38394186                       # number of overall hits
system.cpu1.dcache.overall_hits::total       38394186                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      7913449                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       7913449                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      7913449                       # number of overall misses
system.cpu1.dcache.overall_misses::total      7913449                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 524195219123                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 524195219123                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 524195219123                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 524195219123                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     46307635                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     46307635                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     46307635                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     46307635                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.170889                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.170889                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.170889                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.170889                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 66241.056096                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 66241.056096                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 66241.056096                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 66241.056096                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2134628                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       768914                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            36684                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           6119                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    58.189619                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   125.660075                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3642135                       # number of writebacks
system.cpu1.dcache.writebacks::total          3642135                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      5609574                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      5609574                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      5609574                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      5609574                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2303875                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2303875                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2303875                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2303875                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 162954121896                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 162954121896                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 162954121896                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 162954121896                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.049752                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.049752                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.049752                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.049752                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 70730.452779                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 70730.452779                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 70730.452779                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 70730.452779                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3642135                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     33763109                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       33763109                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4424052                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4424052                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 271839426500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 271839426500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     38187161                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     38187161                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.115852                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.115852                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 61445.802739                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 61445.802739                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3252857                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3252857                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1171195                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1171195                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  65683804000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  65683804000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030670                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030670                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 56082.722348                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 56082.722348                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4631077                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4631077                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3489397                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3489397                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 252355792623                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 252355792623                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      8120474                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8120474                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.429704                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.429704                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 72320.745568                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 72320.745568                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2356717                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2356717                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1132680                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1132680                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  97270317896                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  97270317896                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.139484                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.139484                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 85876.256221                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 85876.256221                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          323                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          323                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          154                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          154                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7216000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7216000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.322851                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.322851                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 46857.142857                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 46857.142857                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          107                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          107                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3427500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3427500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.098532                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.098532                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 72925.531915                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 72925.531915                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          338                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          338                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          111                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          111                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       479000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       479000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          449                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          449                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.247216                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.247216                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  4315.315315                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4315.315315                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          111                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          111                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       369000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       369000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.247216                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.247216                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  3324.324324                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3324.324324                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2455315                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2455315                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1346258                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1346258                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 117141140000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 117141140000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801573                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801573                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.354132                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.354132                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 87012.400298                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 87012.400298                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1346258                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1346258                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 115794882000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 115794882000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.354132                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.354132                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 86012.400298                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 86012.400298                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1973145138500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.799085                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           44497988                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3650020                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.191163                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        299688500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.799085                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.962471                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.962471                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        103870314                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       103870314                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1973145138500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          88424776                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     14866149                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     87860953                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        15367962                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         13142901                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               8                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             341                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           261                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            602                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8727004                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8727004                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      52185925                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     36238852                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1298                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1298                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    156367237                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    123936323                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       190465                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     10934980                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             291429005                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   6671667904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5287525760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      8125824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    466213632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            12433533120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        34116339                       # Total snoops (count)
system.tol2bus.snoopTraffic                 358716416                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        131255398                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.062605                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.249696                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              123278043     93.92%     93.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                7737928      5.90%     99.82% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 238967      0.18%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    460      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
<<<<<<< HEAD
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          144353660                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       204583979766                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.8                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2976287580                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          92930995                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        2559911923                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          26027691                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       64116264223                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       80475542599                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3170149819                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         140692062                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            16510                       # Layer occupancy (ticks)
=======
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          131255398                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       194285376375                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       61982575534                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       78263307835                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5478811599                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          95530433                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            12014                       # Layer occupancy (ticks)
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
<<<<<<< HEAD
final_tick                               2035090752000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 560456                       # Simulator instruction rate (inst/s)
host_mem_usage                                 751032                       # Number of bytes of host memory used
host_op_rate                                   562228                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4844.53                       # Real time elapsed on the host
host_tick_rate                               28246756                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2715147298                       # Number of instructions simulated
sim_ops                                    2723728303                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.136842                       # Number of seconds simulated
sim_ticks                                136842258500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            92.353856                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               19967309                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            21620439                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          3679291                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         36369103                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             46886                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          68874                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           21988                       # Number of indirect misses.
system.cpu0.branchPred.lookups               39399430                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        12697                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          6751                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          2762107                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  19723834                       # Number of branches committed
system.cpu0.commit.bw_lim_events              5498908                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         858821                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       54957578                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            93033601                       # Number of instructions committed
system.cpu0.commit.committedOps              93456391                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    244991134                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.381468                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.396374                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    213467047     87.13%     87.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     16923772      6.91%     94.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      3427806      1.40%     95.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2407440      0.98%     96.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       837220      0.34%     96.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       623907      0.25%     97.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       640230      0.26%     97.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1164804      0.48%     97.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      5498908      2.24%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    244991134                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3613                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               84120                       # Number of function calls committed.
system.cpu0.commit.int_insts                 91546483                       # Number of committed integer instructions.
system.cpu0.commit.loads                     21452486                       # Number of loads committed
system.cpu0.commit.membars                     635803                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       636568      0.68%      0.68% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        68121788     72.89%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           8250      0.01%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            2228      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           510      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1531      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           255      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          337      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       21458609     22.96%     96.55% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       3225335      3.45%    100.00% # Class of committed instruction
=======
final_tick                               2176589649000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 689056                       # Simulator instruction rate (inst/s)
host_mem_usage                                 711444                       # Number of bytes of host memory used
host_op_rate                                   691234                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3934.75                       # Real time elapsed on the host
host_tick_rate                               51704556                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2711262431                       # Number of instructions simulated
sim_ops                                    2719831649                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.203445                       # Number of seconds simulated
sim_ticks                                203444510500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            92.167567                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               37797544                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            41009593                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7068665                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         68638531                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             48493                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          65757                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           17264                       # Number of indirect misses.
system.cpu0.branchPred.lookups               74145052                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        11506                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          9796                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5280380                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  38606666                       # Number of branches committed
system.cpu0.commit.bw_lim_events             10746504                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1376402                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      102419528                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           181953107                       # Number of instructions committed
system.cpu0.commit.committedOps             182634221                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    376780784                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.484723                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.559426                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    315206592     83.66%     83.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     33213870      8.82%     92.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      6454769      1.71%     94.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      4826909      1.28%     95.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1578885      0.42%     95.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      1128077      0.30%     96.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1274117      0.34%     96.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2351061      0.62%     97.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     10746504      2.85%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    376780784                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3613                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               89859                       # Number of function calls committed.
system.cpu0.commit.int_insts                179066485                       # Number of committed integer instructions.
system.cpu0.commit.loads                     42122955                       # Number of loads committed
system.cpu0.commit.membars                    1024776                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1025541      0.56%      0.56% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       133777884     73.25%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           7746      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            2228      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           510      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1531      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           255      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          337      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       42132123     23.07%     96.89% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       5685086      3.11%    100.00% # Class of committed instruction
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.commit.op_class_0::FloatMemRead          628      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          336      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
<<<<<<< HEAD
system.cpu0.commit.op_class_0::total         93456391                       # Class of committed instruction
system.cpu0.commit.refs                      24684908                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   93033601                       # Number of Instructions Simulated
system.cpu0.committedOps                     93456391                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.843295                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.843295                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            150410020                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               921310                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            17197760                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             161975044                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                17762531                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 81026359                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               2765347                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              2823336                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3104564                       # Number of cycles decode is unblocking
=======
system.cpu0.commit.op_class_0::total        182634221                       # Class of committed instruction
system.cpu0.commit.refs                      47818173                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  181953107                       # Number of Instructions Simulated
system.cpu0.committedOps                    182634221                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.222945                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.222945                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            194101679                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1795938                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            32889656                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             310668774                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                31549481                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                158794380                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5282600                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              5397403                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              5717359                       # Number of cycles decode is unblocking
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu0.fetch.Branches                   39399430                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 11568404                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    235267538                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               204884                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles         3176                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     185792881                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 361                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            3                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                7365062                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.148946                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          16115212                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          20014195                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.702372                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         255068821                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.733967                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.989328                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               138204806     54.18%     54.18% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                65950287     25.86%     80.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                36803760     14.43%     94.47% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                11551516      4.53%     99.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 1032845      0.40%     99.40% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  841144      0.33%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  384831      0.15%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   43502      0.02%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  256130      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           255068821                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     3102                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2263                       # number of floating regfile writes
system.cpu0.idleCycles                        9453156                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             2996979                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                26662424                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.496727                       # Inst execution rate
system.cpu0.iew.exec_refs                    37815193                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   3321179                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               76037660                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             34412644                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            357362                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1815033                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             3482010                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          148317576                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             34494014                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3046067                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            131395267                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                597657                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             10526366                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               2765347                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             11565568                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       833155                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           66204                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          416                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          445                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           13                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     12960158                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       249588                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           445                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       922176                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2074803                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 98030116                       # num instructions consuming a value
system.cpu0.iew.wb_count                    124545133                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.799981                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 78422230                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.470831                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     124834578                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               168678303                       # number of integer regfile reads
system.cpu0.int_regfile_writes               94506298                       # number of integer regfile writes
system.cpu0.ipc                              0.351705                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.351705                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           639455      0.48%      0.48% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             94920558     70.60%     71.08% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                9001      0.01%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 2290      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 18      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                510      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1547      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                255      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               337      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            35547980     26.44%     97.53% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            3318327      2.47%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            720      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           336      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             134441334                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3758                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               7487                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3635                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3737                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1426820                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.010613                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 737298     51.67%     51.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                   100      0.01%     51.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     55      0.00%     51.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     51.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     51.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     51.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     51.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     51.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     51.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     51.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     51.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     51.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     51.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     51.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     51.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     51.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     51.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     51.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     51.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     51.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     51.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     51.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     51.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     51.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     51.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     51.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     51.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     51.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     51.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     51.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     51.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     51.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     51.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     51.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     51.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     51.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     51.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     51.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     51.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     51.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     51.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     51.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     51.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     51.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     51.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     51.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                645223     45.22%     96.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                44109      3.09%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               19      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             135224941                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         525935838                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    124541498                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        203175437                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 147167727                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                134441334                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1149849                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       54861187                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           565016                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        291028                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     27185180                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    255068821                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.527079                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.106507                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          185777420     72.83%     72.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           36400814     14.27%     87.11% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           16372559      6.42%     93.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            7485487      2.93%     96.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5556519      2.18%     98.64% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1354316      0.53%     99.17% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1165114      0.46%     99.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             802135      0.31%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             154457      0.06%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      255068821                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.508243                       # Inst issue rate
=======
system.cpu0.fetch.Branches                   74145052                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 21633042                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    360752448                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               257605                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          450                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     353423893                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 268                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          231                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               14141846                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.183313                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          27621179                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          37846037                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.873791                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         395445499                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.899877                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.015032                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               172183923     43.54%     43.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               126664411     32.03%     75.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                69924795     17.68%     93.26% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                22023078      5.57%     98.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 1960430      0.50%     99.32% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1622194      0.41%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  571743      0.14%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   73609      0.02%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  421316      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           395445499                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     3128                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2312                       # number of floating regfile writes
system.cpu0.idleCycles                        9026271                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5709837                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                51516296                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.626614                       # Inst execution rate
system.cpu0.iew.exec_refs                    71912260                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   5867297                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               99117895                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             66313240                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            644920                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3356412                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             6206235                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          284896777                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             66044963                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5879520                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            253447593                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1074190                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             12920374                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5282600                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             14763352                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      1516914                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          117069                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          421                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          529                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           11                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     24190285                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       511017                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           529                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1784802                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3925035                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                189850235                       # num instructions consuming a value
system.cpu0.iew.wb_count                    241170074                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.804818                       # average fanout of values written-back
system.cpu0.iew.wb_producers                152794838                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.596259                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     241700111                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               325557805                       # number of integer regfile reads
system.cpu0.int_regfile_writes              183728633                       # number of integer regfile writes
system.cpu0.ipc                              0.449854                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.449854                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1027391      0.40%      0.40% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            184306762     71.07%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                8924      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 2279      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 17      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                510      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1546      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              9      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                255      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               337      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            68114464     26.27%     97.74% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            5863550      2.26%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            731      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           338      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             259327113                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3759                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               7502                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3685                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3823                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2537803                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.009786                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1415948     55.79%     55.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                   103      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     55      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     55.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1076584     42.42%     98.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                45097      1.78%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             260833766                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         917638157                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    241166389                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        387156027                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 282899181                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                259327113                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1997596                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      102262558                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          1008131                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        621194                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     49594491                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    395445499                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.655785                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.192081                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          260969677     65.99%     65.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           70709587     17.88%     83.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           32109712      8.12%     91.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           14675683      3.71%     95.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           10614418      2.68%     98.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2421987      0.61%     99.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2120042      0.54%     99.54% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1511950      0.38%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             312443      0.08%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      395445499                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.641150                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu0.memDep0.conflictingLoads           745256                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           84931                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            34412644                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            3482010                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   6846                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2649                       # number of misc regfile writes
system.cpu0.numCycles                       264521977                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     9162543                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              103982486                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             70128058                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               2466316                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                21800473                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              23998660                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               698418                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            200978216                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             155915402                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          119315038                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 78993629                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               2199966                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               2765347                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             29757289                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                49186984                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             3162                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       200975054                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      17769597                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            344890                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 10871555                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        344938                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   387872486                       # The number of ROB reads
system.cpu0.rob.rob_writes                  306936334                       # The number of ROB writes
system.cpu0.timesIdled                         122193                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2887                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            97.100814                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               19017680                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            19585500                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          3399382                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         34508598                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             22011                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          28723                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            6712                       # Number of indirect misses.
system.cpu1.branchPred.lookups               37346194                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         2138                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          6429                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2589609                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  18879914                       # Number of branches committed
system.cpu1.commit.bw_lim_events              5448747                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         490231                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       54264107                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            88850300                       # Number of instructions committed
system.cpu1.commit.committedOps              89090882                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    228709932                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.389537                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.427160                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    199560356     87.25%     87.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     15545843      6.80%     94.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2871140      1.26%     95.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2186962      0.96%     96.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       757357      0.33%     96.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       577366      0.25%     96.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       599488      0.26%     97.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      1162673      0.51%     97.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      5448747      2.38%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    228709932                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               28727                       # Number of function calls committed.
system.cpu1.commit.int_insts                 87468163                       # Number of committed integer instructions.
system.cpu1.commit.loads                     20605027                       # Number of loads committed
system.cpu1.commit.membars                     362359                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       362359      0.41%      0.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        65648499     73.69%     74.09% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            233      0.00%     74.09% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             382      0.00%     74.09% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     74.09% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     74.09% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     74.09% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     74.09% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     74.09% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     74.09% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     74.09% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     74.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     74.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     74.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     74.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     74.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     74.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     74.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     74.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     74.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     74.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     74.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     74.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     74.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     74.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     74.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     74.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     74.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     74.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     74.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     74.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     74.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     74.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     74.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     74.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     74.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     74.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     74.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     74.09% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       20611456     23.14%     97.23% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2467953      2.77%    100.00% # Class of committed instruction
=======
system.cpu0.memDep0.conflictingLoads          1058240                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           90422                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            66313240                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            6206235                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   5752                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2649                       # number of misc regfile writes
system.cpu0.numCycles                       404471770                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2417252                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              133030263                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            137705401                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               4307166                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                39206808                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              29109441                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               979402                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            385866936                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             299378511                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          229725657                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                154869812                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1988254                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5282600                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             37690774                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                92020260                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             3170                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       385863766                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      25365242                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            640090                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 19110192                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        640120                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   651067879                       # The number of ROB reads
system.cpu0.rob.rob_writes                  588829319                       # The number of ROB writes
system.cpu0.timesIdled                         122199                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1781                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            97.291523                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               35874786                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            36873496                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          6653431                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         64586375                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             25374                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          31421                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            6047                       # Number of indirect misses.
system.cpu1.branchPred.lookups               69775667                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1721                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          8886                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          5037608                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  36918285                       # Number of branches committed
system.cpu1.commit.bw_lim_events             10586645                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         570040                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      101301407                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           174608077                       # Number of instructions committed
system.cpu1.commit.committedOps             174887276                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    349651965                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.500175                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.596412                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    292189429     83.57%     83.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     30715371      8.78%     92.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      5529313      1.58%     93.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4492874      1.28%     95.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1513464      0.43%     95.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1124749      0.32%     95.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1236944      0.35%     96.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      2263176      0.65%     96.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     10586645      3.03%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    349651965                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               37218                       # Number of function calls committed.
system.cpu1.commit.int_insts                171954966                       # Number of committed integer instructions.
system.cpu1.commit.loads                     40417844                       # Number of loads committed
system.cpu1.commit.membars                     422119                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       422119      0.24%      0.24% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       129248188     73.90%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            317      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             382      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40426730     23.12%     97.26% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       4789540      2.74%    100.00% # Class of committed instruction
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
<<<<<<< HEAD
system.cpu1.commit.op_class_0::total         89090882                       # Class of committed instruction
system.cpu1.commit.refs                      23079409                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   88850300                       # Number of Instructions Simulated
system.cpu1.committedOps                     89090882                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.707375                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.707375                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            139478917                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               813475                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            16692008                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             156559954                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                14691828                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 78843075                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2591386                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2587951                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2943623                       # Number of cycles decode is unblocking
=======
system.cpu1.commit.op_class_0::total        174887276                       # Class of committed instruction
system.cpu1.commit.refs                      45216270                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  174608077                       # Number of Instructions Simulated
system.cpu1.committedOps                    174887276                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.119341                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.119341                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            174472238                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1622883                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            32139445                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             301166223                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                27950474                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                155114530                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               5038650                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              5137811                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5463221                       # Number of cycles decode is unblocking
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu1.fetch.Branches                   37346194                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 10412925                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    222548622                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               146599                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           18                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     177908011                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                6802318                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.155253                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          12599028                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          19039691                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.739585                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         238548829                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.748716                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.968363                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               125859161     52.76%     52.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                63671018     26.69%     79.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                35913239     15.05%     94.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                11075211      4.64%     99.15% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  887682      0.37%     99.52% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  815579      0.34%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  164542      0.07%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   32791      0.01%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  129606      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           238548829                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2002229                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2820806                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                25750836                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.526316                       # Inst execution rate
system.cpu1.iew.exec_refs                    36001629                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2553514                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               75816687                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             33399612                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            194010                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1731279                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2640411                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          143262128                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             33448115                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2970802                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            126605935                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                600726                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              9577693                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2591386                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             10624636                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       799378                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           55682                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          154                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          152                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     12794585                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       166029                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           152                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       908950                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1911856                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 95694829                       # num instructions consuming a value
system.cpu1.iew.wb_count                    119882904                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.799421                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 76500492                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.498368                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     120168366                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               162117549                       # number of integer regfile reads
system.cpu1.int_regfile_writes               91671867                       # number of integer regfile writes
system.cpu1.ipc                              0.369362                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.369362                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           364014      0.28%      0.28% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             92161793     71.13%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 287      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  382      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            34501399     26.63%     98.03% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            2548862      1.97%    100.00% # Type of FU issued
=======
system.cpu1.fetch.Branches                   69775667                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 19234766                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    338458854                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               222130                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles            2                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     336114238                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles               13308946                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.188555                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          22925783                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          35900160                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.908284                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         368039113                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.915703                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.987701                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               154523407     41.99%     41.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               121444986     33.00%     74.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                67181184     18.25%     93.24% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                21089415      5.73%     98.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1777152      0.48%     99.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1588990      0.43%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  268765      0.07%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   49095      0.01%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  116119      0.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           368039113                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2014928                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             5462327                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                49802805                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.663170                       # Inst execution rate
system.cpu1.iew.exec_refs                    68989263                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   4964108                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               99207426                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             64230714                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            195924                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          3369506                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             5053380                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          276040509                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             64025155                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          5859877                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            245408880                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1077643                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             11342607                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               5038650                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             13192793                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      1469230                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          106798                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          271                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          211                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     23812870                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       254954                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           211                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1757963                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       3704364                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                185595176                       # num instructions consuming a value
system.cpu1.iew.wb_count                    233337464                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.803752                       # average fanout of values written-back
system.cpu1.iew.wb_producers                149172473                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.630550                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     233862066                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               314881876                       # number of integer regfile reads
system.cpu1.int_regfile_writes              178882924                       # number of integer regfile writes
system.cpu1.ipc                              0.471845                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.471845                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           422992      0.17%      0.17% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            179806110     71.56%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 320      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  382      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            66079604     26.30%     98.03% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4959349      1.97%    100.00% # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
<<<<<<< HEAD
system.cpu1.iq.FU_type_0::total             129576737                       # Type of FU issued
=======
system.cpu1.iq.FU_type_0::total             251268757                       # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
<<<<<<< HEAD
system.cpu1.iq.fu_busy_cnt                    1363265                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.010521                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 738249     54.15%     54.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     54.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     54.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     54.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     54.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     54.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     54.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     54.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     54.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     54.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     54.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     54.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     54.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     54.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     54.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     54.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     54.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     54.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     54.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     54.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     54.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     54.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     54.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     54.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     54.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     54.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     54.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     54.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     54.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     54.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     54.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     54.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     54.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     54.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     54.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     54.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     54.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     54.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     54.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     54.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     54.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     54.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     54.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     54.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     54.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     54.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                622197     45.64%     99.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 2819      0.21%    100.00% # attempts to use FU when none available
=======
system.cpu1.iq.fu_busy_cnt                    2453082                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.009763                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                1407703     57.39%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     57.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1042186     42.48%     99.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 3193      0.13%    100.00% # attempts to use FU when none available
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
<<<<<<< HEAD
system.cpu1.iq.int_alu_accesses             130575988                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         499630920                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    119882904                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        197433519                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 142625475                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                129576737                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             636653                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       54171246                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           565352                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        146422                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     26918901                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    238548829                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.543187                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.124151                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          172419411     72.28%     72.28% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           34078024     14.29%     86.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           15987366      6.70%     93.27% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            7272672      3.05%     96.31% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5434221      2.28%     98.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1261591      0.53%     99.12% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1153612      0.48%     99.61% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             796002      0.33%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             145930      0.06%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      238548829                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.538666                       # Inst issue rate
=======
system.cpu1.iq.int_alu_accesses             253298847                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         874024114                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    233337464                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        377193948                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 275358722                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                251268757                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             681787                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      101153233                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           994405                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        111747                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     48843273                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    368039113                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.682723                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.214266                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          239076007     64.96%     64.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           66350259     18.03%     82.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           31754749      8.63%     91.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           14238793      3.87%     95.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           10406613      2.83%     98.31% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            2318480      0.63%     98.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            2091000      0.57%     99.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            1497927      0.41%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             305285      0.08%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      368039113                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.679006                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu1.memDep0.conflictingLoads           504759                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           50706                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            33399612                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2640411                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                   1655                       # number of misc regfile reads
system.cpu1.numCycles                       240551058                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    33059936                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              102937592                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             67516920                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               2422271                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                18534706                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              23663197                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               707221                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            193960085                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             150742470                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          116171570                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 76846421                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1266050                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2591386                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             28375076                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                48654650                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       193960085                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       9263648                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            183017                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 10288313                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        183025                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   366605969                       # The number of ROB reads
system.cpu1.rob.rob_writes                  296578571                       # The number of ROB writes
system.cpu1.timesIdled                          24965                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            96.571221                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               18922109                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            19593942                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          3385426                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         34090303                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             19991                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          25506                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            5515                       # Number of indirect misses.
system.cpu2.branchPred.lookups               36884629                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2017                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          6611                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          2576802                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  18607896                       # Number of branches committed
system.cpu2.commit.bw_lim_events              5401673                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         342882                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       54559264                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            87895407                       # Number of instructions committed
system.cpu2.commit.committedOps              88062263                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    224527238                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.392212                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.433472                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    195848963     87.23%     87.23% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     15242250      6.79%     94.02% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      2788005      1.24%     95.26% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      2172997      0.97%     96.23% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       758743      0.34%     96.56% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       562820      0.25%     96.81% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       599953      0.27%     97.08% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7      1151834      0.51%     97.59% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      5401673      2.41%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    224527238                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               28927                       # Number of function calls committed.
system.cpu2.commit.int_insts                 86543584                       # Number of committed integer instructions.
system.cpu2.commit.loads                     20392398                       # Number of loads committed
system.cpu2.commit.membars                     251679                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       251679      0.29%      0.29% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        65009290     73.82%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            231      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             382      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     74.11% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       20399009     23.16%     97.27% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       2401672      2.73%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         88062263                       # Class of committed instruction
system.cpu2.commit.refs                      22800681                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   87895407                       # Number of Instructions Simulated
system.cpu2.committedOps                     88062263                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.689406                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.689406                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            135405878                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               812282                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            16647689                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             155764560                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                14561165                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 78986357                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               2578685                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              2601496                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2877916                       # Number of cycles decode is unblocking
=======
system.cpu1.memDep0.conflictingLoads           747208                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           57475                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            64230714                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            5053380                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    873                       # number of misc regfile reads
system.cpu1.numCycles                       370054041                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    36761591                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              131466015                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            132917926                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               4317188                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                35390582                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              28218409                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               975200                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            374160329                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             290499896                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          224457723                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                151160406                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                881656                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               5038650                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             35510054                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                91539797                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       374160329                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       9473406                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            179263                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 18436058                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        179290                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   615248842                       # The number of ROB reads
system.cpu1.rob.rob_writes                  570821553                       # The number of ROB writes
system.cpu1.timesIdled                          23693                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu2.fetch.Branches                   36884629                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 10176421                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    218692408                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               128698                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           72                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                     176539218                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   8                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                6774618                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.156035                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          12330204                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          18942100                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.746825                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         234410001                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.755669                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.964321                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               122354766     52.20%     52.20% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                63412020     27.05%     79.25% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                35707707     15.23%     94.48% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                10983522      4.69%     99.17% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  879552      0.38%     99.54% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  804312      0.34%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  149571      0.06%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   27282      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   91269      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           234410001                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                        1976461                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             2810173                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                25516078                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.531862                       # Inst execution rate
system.cpu2.iew.exec_refs                    35693321                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   2492220                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               75946990                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             33248080                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            138298                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1714866                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             2560231                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          142530073                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             33201101                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          2970398                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            125724945                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                598023                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              9246136                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               2578685                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles             10286084                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked       782217                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           57476                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses          172                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          161                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads     12855682                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       151948                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           161                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       909011                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1901162                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 95293116                       # num instructions consuming a value
system.cpu2.iew.wb_count                    119076722                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.799208                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 76159061                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.503737                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     119363533                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               160997086                       # number of integer regfile reads
system.cpu2.int_regfile_writes               91235841                       # number of integer regfile writes
system.cpu2.ipc                              0.371829                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.371829                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           253430      0.20%      0.20% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             91688691     71.24%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 262      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  382      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            34265369     26.63%     98.07% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            2487209      1.93%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             128695343                       # Type of FU issued
=======
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
<<<<<<< HEAD
system.cpu2.iq.fu_busy_cnt                    1341189                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.010421                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 733233     54.67%     54.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     54.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     54.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     54.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     54.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     54.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     54.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     54.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     54.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     54.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     54.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     54.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     54.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     54.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     54.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     54.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     54.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     54.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     54.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     54.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     54.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     54.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     54.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     54.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     54.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     54.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     54.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     54.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     54.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     54.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     54.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     54.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     54.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     54.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     54.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     54.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     54.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     54.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     54.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     54.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     54.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     54.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     54.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     54.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     54.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     54.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                607137     45.27%     99.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  819      0.06%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             129783102                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         493712208                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses    119076722                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        196998037                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 142083231                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                128695343                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             446842                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       54467810                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           570332                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved        103960                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     27061661                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    234410001                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.549018                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.129405                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          168851976     72.03%     72.03% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           33616275     14.34%     86.37% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           15979199      6.82%     93.19% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            7232447      3.09%     96.28% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            5406172      2.31%     98.58% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            1232136      0.53%     99.11% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            1151559      0.49%     99.60% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             793289      0.34%     99.94% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             146948      0.06%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      234410001                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.544428                       # Inst issue rate
=======
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu2.memDep0.conflictingLoads           375993                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           35652                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            33248080                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            2560231                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                   1751                       # number of misc regfile reads
system.cpu2.numCycles                       236386462                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    37224260                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              102535673                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             66900439                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               2396022                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                18381959                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents              23590929                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               696516                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            193001904                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             150009069                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          115829869                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 76941361                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               1059398                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               2578685                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             28016412                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                48929430                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups       193001904                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles       5955911                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts            127632                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  9926748                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts        127651                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   361736653                       # The number of ROB reads
system.cpu2.rob.rob_writes                  295155985                       # The number of ROB writes
system.cpu2.timesIdled                          24954                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            94.339803                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               18855471                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            19986761                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          3486717                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         33914498                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             20491                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          27202                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            6711                       # Number of indirect misses.
system.cpu3.branchPred.lookups               36720531                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         2095                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          6342                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          2628815                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  18466367                       # Number of branches committed
system.cpu3.commit.bw_lim_events              5354220                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         290304                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       55198785                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            87478184                       # Number of instructions committed
system.cpu3.commit.committedOps              87618814                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    224093149                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.390993                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.426327                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    195324679     87.16%     87.16% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     15266435      6.81%     93.97% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      2893961      1.29%     95.27% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      2260939      1.01%     96.28% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       757377      0.34%     96.61% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       565180      0.25%     96.87% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       600034      0.27%     97.13% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      1070324      0.48%     97.61% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      5354220      2.39%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    224093149                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               28636                       # Number of function calls committed.
system.cpu3.commit.int_insts                 86142949                       # Number of committed integer instructions.
system.cpu3.commit.loads                     20214303                       # Number of loads committed
system.cpu3.commit.membars                     212370                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       212370      0.24%      0.24% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        64709053     73.85%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            235      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             382      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       20220645     23.08%     97.17% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       2476129      2.83%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         87618814                       # Class of committed instruction
system.cpu3.commit.refs                      22696774                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   87478184                       # Number of Instructions Simulated
system.cpu3.committedOps                     87618814                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.698553                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.698553                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            134425678                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               861480                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            16676868                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             156045959                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                14869423                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 79278348                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               2630639                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts              2763718                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2876188                       # Number of cycles decode is unblocking
=======
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu3.fetch.Branches                   36720531                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 10241145                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    218116854                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               130566                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles          197                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                     176556484                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   9                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu3.fetch.SquashCycles                6977084                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.155553                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          12474667                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          18875962                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.747916                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         234080276                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.756226                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.961889                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               121949952     52.10%     52.10% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                63689390     27.21%     79.31% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                35371939     15.11%     94.42% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                11094461      4.74%     99.16% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  947869      0.40%     99.56% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  807392      0.34%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  128047      0.05%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   25502      0.01%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   65724      0.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           234080276                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                        1984252                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             2864470                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                25484316                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.533104                       # Inst execution rate
system.cpu3.iew.exec_refs                    35738575                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   2566952                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               75858280                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             33228758                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            107756                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1753815                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             2618089                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          142726481                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             33171623                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          3021128                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            125846862                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                596288                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              9209288                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               2630639                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles             10248974                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked       785891                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           57971                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses          163                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          168                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads     13014455                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       135618                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           168                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       901642                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1962828                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 95076391                       # num instructions consuming a value
system.cpu3.iew.wb_count                    119112632                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.799415                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 76005504                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.504577                       # insts written-back per cycle
system.cpu3.iew.wb_sent                     119397924                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               161203873                       # number of integer regfile reads
system.cpu3.int_regfile_writes               91252783                       # number of integer regfile writes
system.cpu3.ipc                              0.370569                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.370569                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           214062      0.17%      0.17% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             91862351     71.28%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 238      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  382      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            34228629     26.56%     98.01% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            2562328      1.99%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             128867990                       # Type of FU issued
=======
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
<<<<<<< HEAD
system.cpu3.iq.fu_busy_cnt                    1344507                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.010433                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 730407     54.33%     54.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     54.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     54.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     54.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     54.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     54.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     54.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     54.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     54.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     54.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     54.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     54.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     54.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     54.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     54.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     54.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     54.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     54.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     54.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     54.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     54.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     54.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     54.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     54.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     54.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     54.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     54.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     54.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     54.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     54.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     54.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     54.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     54.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     54.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     54.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     54.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     54.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     54.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     54.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     54.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     54.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     54.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     54.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     54.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     54.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     54.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                611606     45.49%     99.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 2494      0.19%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             129998435                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         493729386                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses    119112632                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        197834312                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 142368196                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                128867990                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             358285                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       55107667                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           568623                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         67981                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     27264666                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    234080276                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.550529                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.129297                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          168389069     71.94%     71.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           33586726     14.35%     86.28% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           16186056      6.91%     93.20% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            7252512      3.10%     96.30% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            5350958      2.29%     98.58% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            1230777      0.53%     99.11% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            1144073      0.49%     99.60% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             791379      0.34%     99.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             148726      0.06%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      234080276                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.545902                       # Inst issue rate
=======
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu3.memDep0.conflictingLoads           369330                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           34672                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            33228758                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            2618089                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                   1691                       # number of misc regfile reads
system.cpu3.numCycles                       236064528                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    37547021                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              102484088                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             66550278                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               2428936                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                18743012                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents              23304761                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               706059                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            193508276                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             150327019                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands          116132932                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 77174414                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               1221095                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               2630639                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             27904219                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                49582654                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups       193508276                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       5143904                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             96556                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  9976515                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         96575                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   361545192                       # The number of ROB reads
system.cpu3.rob.rob_writes                  295652303                       # The number of ROB writes
system.cpu3.timesIdled                          24012                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued         12926284                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              5972408                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            23139816                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull            3546482                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1433462                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     16764237                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      32304588                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2884274                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      1324269                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     10891730                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      8108584                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     23450982                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        9432853                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 136842258500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           16577574                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       883121                       # Transaction distribution
system.membus.trans_dist::CleanEvict         14657970                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            40949                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          10381                       # Transaction distribution
system.membus.trans_dist::ReadExReq            133876                       # Transaction distribution
system.membus.trans_dist::ReadExResp           133189                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      16577575                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           715                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     49015350                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               49015350                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1126008576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1126008576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            44563                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          16763496                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                16763496    100.00%    100.00% # Request fanout histogram
=======
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         11332392                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              2033832                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            13925064                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                101                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                571079                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     14863461                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      29076131                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1274900                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       550760                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     11088074                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7420860                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     22177445                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        7971620                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 203444510500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           14652684                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       846639                       # Transaction distribution
system.membus.trans_dist::CleanEvict         13366325                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           103184                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           3635                       # Transaction distribution
system.membus.trans_dist::ReadExReq            103085                       # Transaction distribution
system.membus.trans_dist::ReadExResp           102713                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      14652686                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           577                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     43831528                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               43831528                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    998530304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               998530304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            92822                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          14863167                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                14863167    100.00%    100.00% # Request fanout histogram
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
<<<<<<< HEAD
system.membus.snoop_fanout::total            16763496                       # Request fanout histogram
system.membus.respLayer1.occupancy        85310786048                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             62.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         41706538505                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              30.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1904                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          953                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    19569258.656873                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   102210353.712907                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          953    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        16500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value   1571511500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            953                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   118192755000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  18649503500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 136842258500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     10148798                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        10148798                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     10148798                       # number of overall hits
system.cpu2.icache.overall_hits::total       10148798                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        27623                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         27623                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        27623                       # number of overall misses
system.cpu2.icache.overall_misses::total        27623                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1638070998                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1638070998                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1638070998                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1638070998                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     10176421                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     10176421                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     10176421                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     10176421                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.002714                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002714                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.002714                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002714                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 59300.980994                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 59300.980994                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 59300.980994                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 59300.980994                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1665                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets           95                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               53                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    31.415094                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets    47.500000                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        25752                       # number of writebacks
system.cpu2.icache.writebacks::total            25752                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1871                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1871                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1871                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1871                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        25752                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        25752                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        25752                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        25752                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1496673499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1496673499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1496673499                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1496673499                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.002531                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002531                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.002531                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002531                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 58118.728604                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 58118.728604                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 58118.728604                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 58118.728604                       # average overall mshr miss latency
system.cpu2.icache.replacements                 25752                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     10148798                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       10148798                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        27623                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        27623                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1638070998                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1638070998                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     10176421                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     10176421                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.002714                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002714                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 59300.980994                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 59300.980994                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1871                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1871                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        25752                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        25752                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1496673499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1496673499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.002531                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002531                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 58118.728604                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 58118.728604                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 136842258500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           10229499                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            25784                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           396.738249                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         20378594                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        20378594                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 136842258500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     22572542                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        22572542                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     22572542                       # number of overall hits
system.cpu2.dcache.overall_hits::total       22572542                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      8850079                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       8850079                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      8850079                       # number of overall misses
system.cpu2.dcache.overall_misses::total      8850079                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 709844152470                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 709844152470                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 709844152470                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 709844152470                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     31422621                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     31422621                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     31422621                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     31422621                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.281647                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.281647                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.281647                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.281647                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 80207.662832                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 80207.662832                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 80207.662832                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 80207.662832                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     49976887                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        51025                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           824703                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            678                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    60.599861                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    75.258112                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      2624385                       # number of writebacks
system.cpu2.dcache.writebacks::total          2624385                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      6199441                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      6199441                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      6199441                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      6199441                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      2650638                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      2650638                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      2650638                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2650638                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 243656134083                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 243656134083                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 243656134083                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 243656134083                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.084354                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.084354                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.084354                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.084354                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 91923.579939                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 91923.579939                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 91923.579939                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 91923.579939                       # average overall mshr miss latency
system.cpu2.dcache.replacements               2624355                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     20819090                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       20819090                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      8284700                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      8284700                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 662863555500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 662863555500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     29103790                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     29103790                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.284661                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.284661                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 80010.568337                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 80010.568337                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      5717496                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      5717496                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      2567204                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      2567204                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 238317473500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 238317473500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.088209                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.088209                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 92831.529360                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 92831.529360                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1753452                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1753452                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       565379                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       565379                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  46980596970                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  46980596970                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2318831                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2318831                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.243821                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.243821                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 83095.758721                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 83095.758721                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       481945                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       481945                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        83434                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        83434                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   5338660583                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   5338660583                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.035981                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.035981                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 63986.631146                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 63986.631146                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        82421                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        82421                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         1547                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1547                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     49743500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     49743500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        83968                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        83968                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.018424                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.018424                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 32154.815772                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 32154.815772                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          620                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          620                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          927                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          927                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     13165000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     13165000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.011040                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.011040                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 14201.725998                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14201.725998                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        79607                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        79607                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         2978                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         2978                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     20890000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     20890000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        82585                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        82585                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.036060                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.036060                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7014.775017                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7014.775017                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         2912                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         2912                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     18156000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     18156000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.035261                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.035261                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6234.890110                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6234.890110                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      2700500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      2700500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      2522500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      2522500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1234                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1234                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         5377                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         5377                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data    136046000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total    136046000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         6611                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         6611                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.813341                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.813341                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 25301.469221                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 25301.469221                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         5377                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         5377                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data    130669000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total    130669000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.813341                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.813341                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 24301.469221                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 24301.469221                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 136842258500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.018498                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           25399449                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2646935                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.595796                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.018498                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.969328                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.969328                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         65838476                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        65838476                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1640                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          821                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    22911577.953715                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   113413960.525891                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          821    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        18500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value   1613471500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            821                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   118031853000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  18810405500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 136842258500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     10213374                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        10213374                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     10213374                       # number of overall hits
system.cpu3.icache.overall_hits::total       10213374                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        27771                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         27771                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        27771                       # number of overall misses
system.cpu3.icache.overall_misses::total        27771                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1688597499                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1688597499                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1688597499                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1688597499                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     10241145                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     10241145                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     10241145                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     10241145                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.002712                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002712                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.002712                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002712                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 60804.346224                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 60804.346224                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 60804.346224                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 60804.346224                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          929                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets          996                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               30                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    30.966667                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          249                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        25624                       # number of writebacks
system.cpu3.icache.writebacks::total            25624                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         2147                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         2147                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         2147                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         2147                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        25624                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        25624                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        25624                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        25624                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1522264999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1522264999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1522264999                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1522264999                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.002502                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002502                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.002502                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002502                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 59407.781728                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 59407.781728                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 59407.781728                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 59407.781728                       # average overall mshr miss latency
system.cpu3.icache.replacements                 25624                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     10213374                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       10213374                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        27771                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        27771                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1688597499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1688597499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     10241145                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     10241145                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.002712                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002712                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 60804.346224                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 60804.346224                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         2147                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         2147                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        25624                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        25624                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1522264999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1522264999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.002502                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002502                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 59407.781728                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 59407.781728                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 136842258500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           10458373                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            25656                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           407.638486                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         20507914                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        20507914                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 136842258500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     22581816                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        22581816                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     22581816                       # number of overall hits
system.cpu3.dcache.overall_hits::total       22581816                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      8885675                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       8885675                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      8885675                       # number of overall misses
system.cpu3.dcache.overall_misses::total      8885675                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 715206137456                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 715206137456                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 715206137456                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 715206137456                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     31467491                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     31467491                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     31467491                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     31467491                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.282376                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.282376                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.282376                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.282376                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 80489.792554                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 80489.792554                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 80489.792554                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 80489.792554                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs     50179754                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        56379                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs           828703                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            688                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    60.552157                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    81.946221                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      2624803                       # number of writebacks
system.cpu3.dcache.writebacks::total          2624803                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      6232946                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      6232946                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      6232946                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      6232946                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      2652729                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      2652729                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      2652729                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      2652729                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 243712735512                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 243712735512                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 243712735512                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 243712735512                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.084301                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.084301                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.084301                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.084301                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 91872.458706                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 91872.458706                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 91872.458706                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 91872.458706                       # average overall mshr miss latency
system.cpu3.dcache.replacements               2624780                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     20772225                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       20772225                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      8289038                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      8289038                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 665102200500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 665102200500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     29061263                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     29061263                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.285226                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.285226                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 80238.768419                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 80238.768419                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      5727318                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      5727318                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      2561720                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      2561720                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 237938092500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 237938092500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.088149                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.088149                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 92882.162180                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 92882.162180                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1809591                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1809591                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       596637                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       596637                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  50103936956                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  50103936956                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      2406228                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2406228                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.247955                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.247955                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 83977.254103                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 83977.254103                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       505628                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       505628                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        91009                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        91009                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   5774643012                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   5774643012                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.037822                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.037822                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 63451.340109                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 63451.340109                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        69420                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        69420                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         1594                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1594                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     47481500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     47481500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        71014                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        71014                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.022446                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.022446                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 29787.641154                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 29787.641154                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          648                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          648                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          946                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          946                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     12796000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     12796000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.013321                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.013321                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 13526.427061                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13526.427061                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        66497                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        66497                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         3209                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         3209                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     22348000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     22348000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        69706                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        69706                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.046036                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.046036                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6964.163291                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6964.163291                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         3109                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         3109                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     19411000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     19411000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.044602                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.044602                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6243.486652                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6243.486652                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      2592000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      2592000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      2420000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      2420000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1241                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1241                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         5101                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         5101                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data    141943999                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total    141943999                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         6342                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         6342                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.804320                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.804320                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 27826.700451                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 27826.700451                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            2                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         5099                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         5099                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data    136842999                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total    136842999                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.804005                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.804005                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 26837.222789                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 26837.222789                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 136842258500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.952694                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           25386423                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          2648190                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             9.586330                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.952694                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.967272                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.967272                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         65877270                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        65877270                       # Number of data accesses
system.cpu0.numPwrStateTransitions                588                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          294                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    15583056.122449                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   108807548.625475                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          294    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        10500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1461662500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            294                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   132260840000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4581418500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 136842258500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     11435705                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11435705                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     11435705                       # number of overall hits
system.cpu0.icache.overall_hits::total       11435705                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       132697                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        132697                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       132697                       # number of overall misses
system.cpu0.icache.overall_misses::total       132697                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   7957201989                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   7957201989                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   7957201989                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   7957201989                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     11568402                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11568402                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     11568402                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11568402                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.011471                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.011471                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.011471                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.011471                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 59965.198829                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 59965.198829                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 59965.198829                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 59965.198829                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        57212                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets           14                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              698                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    81.965616                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets           14                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       122254                       # number of writebacks
system.cpu0.icache.writebacks::total           122254                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        10442                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        10442                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        10442                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        10442                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       122255                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       122255                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       122255                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       122255                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   7301543489                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   7301543489                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   7301543489                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   7301543489                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.010568                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.010568                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.010568                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.010568                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 59723.884414                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 59723.884414                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 59723.884414                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 59723.884414                       # average overall mshr miss latency
system.cpu0.icache.replacements                122254                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     11435705                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11435705                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       132697                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       132697                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   7957201989                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   7957201989                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     11568402                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11568402                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.011471                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.011471                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 59965.198829                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 59965.198829                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        10442                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        10442                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       122255                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       122255                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   7301543489                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   7301543489                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.010568                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.010568                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 59723.884414                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 59723.884414                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 136842258500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           11559353                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           122286                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            94.527199                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         23259058                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        23259058                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 136842258500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     23634843                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        23634843                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     23634843                       # number of overall hits
system.cpu0.dcache.overall_hits::total       23634843                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      9436768                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       9436768                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      9436768                       # number of overall misses
system.cpu0.dcache.overall_misses::total      9436768                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 744394143469                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 744394143469                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 744394143469                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 744394143469                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     33071611                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     33071611                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     33071611                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     33071611                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.285343                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.285343                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.285343                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.285343                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 78882.318975                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 78882.318975                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 78882.318975                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 78882.318975                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     52843744                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        62339                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           889463                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            708                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    59.410840                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    88.049435                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      2834545                       # number of writebacks
system.cpu0.dcache.writebacks::total          2834545                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      6577511                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      6577511                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      6577511                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      6577511                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      2859257                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      2859257                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      2859257                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      2859257                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 257068859388                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 257068859388                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 257068859388                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 257068859388                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.086457                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.086457                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.086457                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.086457                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 89907.573677                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 89907.573677                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 89907.573677                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 89907.573677                       # average overall mshr miss latency
system.cpu0.dcache.replacements               2834531                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     21577292                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       21577292                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      8481262                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      8481262                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 675633359000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 675633359000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     30058554                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     30058554                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.282158                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.282158                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 79661.889823                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 79661.889823                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      5779436                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5779436                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      2701826                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2701826                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 247180662000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 247180662000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.089885                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.089885                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 91486.521338                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 91486.521338                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      2057551                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2057551                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       955506                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       955506                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  68760784469                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  68760784469                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      3013057                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      3013057                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.317122                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.317122                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 71962.692510                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 71962.692510                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       798075                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       798075                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       157431                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       157431                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   9888197388                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   9888197388                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.052250                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.052250                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 62809.722278                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 62809.722278                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       210992                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       210992                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2630                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2630                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     68813000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     68813000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       213622                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       213622                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.012311                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.012311                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 26164.638783                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 26164.638783                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2242                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2242                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          388                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          388                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      3442000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      3442000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.001816                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.001816                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  8871.134021                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8871.134021                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       208623                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       208623                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         3926                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         3926                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     39391000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     39391000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       212549                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       212549                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.018471                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.018471                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 10033.367295                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10033.367295                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         3796                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         3796                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     35613000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     35613000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.017859                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.017859                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  9381.717597                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9381.717597                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       241500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       241500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       223500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       223500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2238                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2238                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         4513                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         4513                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    131491500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    131491500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         6751                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         6751                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.668494                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.668494                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 29136.162198                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 29136.162198                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            4                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            4                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         4509                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         4509                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    126975000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    126975000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.667901                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.667901                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 28160.345975                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 28160.345975                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 136842258500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.794229                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           26927640                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2853279                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.437437                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.794229                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.993570                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.993570                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         69862313                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        69862313                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 136842258500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               49084                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              911316                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               12224                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              860985                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               12390                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              847333                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               11961                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              851665                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3556958                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              49084                       # number of overall hits
system.l2.overall_hits::.cpu0.data             911316                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              12224                       # number of overall hits
system.l2.overall_hits::.cpu1.data             860985                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              12390                       # number of overall hits
system.l2.overall_hits::.cpu2.data             847333                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              11961                       # number of overall hits
system.l2.overall_hits::.cpu3.data             851665                       # number of overall hits
system.l2.overall_hits::total                 3556958                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             73170                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1916098                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             13960                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1805667                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             13362                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1778344                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             13663                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           1774127                       # number of demand (read+write) misses
system.l2.demand_misses::total                7388391                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            73170                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1916098                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            13960                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1805667                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            13362                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1778344                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            13663                       # number of overall misses
system.l2.overall_misses::.cpu3.data          1774127                       # number of overall misses
system.l2.overall_misses::total               7388391                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   6572518462                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 235362812669                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1353142467                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 225861524547                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1303351458                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 223127865102                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1333666458                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 223131719896                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     918046601059                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   6572518462                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 235362812669                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1353142467                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 225861524547                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1303351458                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 223127865102                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1333666458                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 223131719896                       # number of overall miss cycles
system.l2.overall_miss_latency::total    918046601059                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          122254                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         2827414                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           26184                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2666652                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           25752                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         2625677                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           25624                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         2625792                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             10945349                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         122254                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        2827414                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          26184                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2666652                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          25752                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        2625677                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          25624                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        2625792                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            10945349                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.598508                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.677686                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.533150                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.677129                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.518872                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.677290                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.533211                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.675654                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.675026                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.598508                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.677686                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.533150                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.677129                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.518872                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.677290                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.533211                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.675654                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.675026                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 89825.317234                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 122834.433661                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 96929.976146                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 125084.816052                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 97541.644814                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 125469.462096                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 97611.539047                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 125769.868728                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 124255.281165                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 89825.317234                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 122834.433661                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 96929.976146                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 125084.816052                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 97541.644814                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 125469.462096                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 97611.539047                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 125769.868728                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 124255.281165                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           26395248                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                   2106330                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      12.531393                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   8481513                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              883120                       # number of writebacks
system.l2.writebacks::total                    883120                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           1510                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         217751                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           4644                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         191147                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           4660                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data         186017                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           4211                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data         186976                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              796916                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          1510                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        217751                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          4644                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        191147                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          4660                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data        186017                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          4211                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data        186976                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             796916                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        71660                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1698347                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         9316                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1614520                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         8702                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1592327                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         9452                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      1587151                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6591475                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        71660                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1698347                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         9316                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1614520                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         8702                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1592327                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         9452                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      1587151                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     10851323                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         17442798                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5753933464                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 203105179531                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    848486470                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 196028943917                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    804718470                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 193872016777                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    865560967                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 193655687217                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 794934526813                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5753933464                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 203105179531                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    848486470                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 196028943917                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    804718470                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 193872016777                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    865560967                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 193655687217                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1108162932726                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1903097459539                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.586157                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.600671                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.355790                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.605448                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.337916                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.606444                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.368873                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.604447                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.602217                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.586157                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.600671                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.355790                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.605448                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.337916                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.606444                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.368873                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.604447                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.593626                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 80294.912978                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 119589.918627                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 91078.410262                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 121416.237592                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 92475.117214                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 121753.896516                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 91574.372302                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 122014.658477                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 120600.400792                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 80294.912978                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 119589.918627                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 91078.410262                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 121416.237592                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 92475.117214                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 121753.896516                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 91574.372302                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 122014.658477                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 102122.380167                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 109105.056399                       # average overall mshr miss latency
system.l2.replacements                       24205084                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1224084                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1224084                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1224084                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1224084                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      7780691                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          7780691                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      7780691                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      7780691                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     10851323                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       10851323                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1108162932726                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1108162932726                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 102122.380167                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 102122.380167                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             579                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             877                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             899                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             836                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 3191                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          1767                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          1339                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data          1352                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data          1496                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               5954                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     12774999                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      2644499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data      2247999                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data      2605497                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     20272994                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         2346                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         2216                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         2251                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data         2332                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             9145                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.753197                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.604242                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.600622                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.641509                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.651066                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7229.767402                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1974.980583                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  1662.721154                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  1741.642380                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3404.936849                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               5                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         1766                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         1338                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data         1351                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data         1494                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          5949                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     35612981                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     27046472                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     27268483                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     30240479                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    120168415                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.752771                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.603791                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.600178                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.640652                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.650519                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20165.900906                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20214.104634                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20183.925241                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20241.284471                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20199.767188                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           534                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           328                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           242                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           301                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               1405                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          651                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          267                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          251                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          260                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             1429                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      9844000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      3438000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      3934499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      2813500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     20029999                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         1185                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          595                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          493                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          561                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           2834                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.549367                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.448739                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.509128                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.463458                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.504234                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 15121.351767                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 12876.404494                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data 15675.294821                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data 10821.153846                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 14016.794262                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          651                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          266                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          249                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          260                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         1426                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     13135000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      5312000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      5130000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      5197999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     28774999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.549367                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.447059                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.505071                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.463458                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.503176                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20176.651306                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19969.924812                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20602.409639                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 19992.303846                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20178.821178                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            58070                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            39350                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            36789                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            40510                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                174719                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          84380                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          39347                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          37008                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          39698                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              200433                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   8709785886                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   5003214935                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   4649650928                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   5035414398                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   23398066147                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       142450                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        78697                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        73797                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        80208                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            375152                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.592348                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.499981                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.501484                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.494938                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.534271                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 103220.975184                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 127156.198312                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 125639.076092                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 126843.024787                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 116737.593844                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        34624                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        11705                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data        10360                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data        11755                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            68444                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        49756                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        27642                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        26648                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        27943                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         131989                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   5726911050                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   3679292591                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   3462238081                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   3697784558                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  16566226280                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.349287                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.351246                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.361099                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.348382                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.351828                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 115099.908554                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 133105.151255                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 129924.875450                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 132333.126651                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 125512.173590                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         49084                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         12224                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         12390                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         11961                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              85659                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        73170                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        13960                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        13362                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        13663                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           114155                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   6572518462                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1353142467                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1303351458                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1333666458                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  10562678845                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       122254                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        26184                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        25752                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        25624                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         199814                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.598508                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.533150                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.518872                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.533211                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.571306                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 89825.317234                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 96929.976146                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 97541.644814                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 97611.539047                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 92529.270247                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         1510                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         4644                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         4660                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         4211                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         15025                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        71660                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         9316                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         8702                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         9452                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        99130                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5753933464                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    848486470                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    804718470                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    865560967                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   8272699371                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.586157                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.355790                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.337916                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.368873                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.496111                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 80294.912978                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 91078.410262                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 92475.117214                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 91574.372302                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83453.035116                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       853246                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       821635                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       810544                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       811155                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3296580                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1831718                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1766320                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      1741336                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data      1734429                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         7073803                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 226653026783                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 220858309612                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 218478214174                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 218096305498                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 884085856067                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      2684964                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      2587955                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      2551880                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      2545584                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      10370383                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.682213                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.682516                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.682374                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.681348                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.682116                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 123737.948081                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 125038.673407                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 125465.857350                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 125745.306091                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 124980.276673                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       183127                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       179442                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data       175657                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data       175221                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       713447                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1648591                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1586878                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      1565679                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data      1559208                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6360356                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 197378268481                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 192349651326                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 190409778696                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 189957902659                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 770095601162                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.614009                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.613178                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.613539                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.612515                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.613319                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 119725.431281                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 121212.627137                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 121614.825706                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 121829.738341                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 121077.436729                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         1974                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           74                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data          104                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data           58                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              2210                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1740                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           49                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           32                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           41                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1862                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     74652998                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       894998                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data       107999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data       814498                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     76470493                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         3714                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          123                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data          136                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           99                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          4072                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.468498                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.398374                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.235294                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.414141                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.457269                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 42904.021839                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 18265.265306                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data  3374.968750                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 19865.804878                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 41069.008056                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data         1159                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           16                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data            1                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data           11                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total         1187                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          581                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           33                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           31                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           30                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          675                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     11923961                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       662998                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       604500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       580000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     13771459                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.156435                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.268293                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.227941                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.303030                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.165766                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20523.168675                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20090.848485                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 19333.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20402.161481                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 136842258500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 136842258500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.998350                       # Cycle average of tags in use
system.l2.tags.total_refs                    29280833                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  24208505                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.209527                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      19.278504                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.627970                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        4.703831                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.074137                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        3.703822                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.066750                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        3.480793                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.070080                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        3.515273                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    28.477189                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.301227                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.009812                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.073497                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001158                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.057872                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.001043                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.054387                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.001095                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.054926                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.444956                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999974                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            21                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            43                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.328125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.671875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 183942257                       # Number of tag accesses
system.l2.tags.data_accesses                183942257                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 136842258500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4586304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     108832832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        596224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     103413568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        556992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     101985792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        605120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     101651968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    647259904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1069488704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4586304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       596224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       556992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       605120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6344640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     56519744                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        56519744                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          71661                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1700513                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           9316                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1615837                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           8703                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1593528                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           9455                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        1588312                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     10113436                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            16710761                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       883121                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             883121                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         33515261                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        795315959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          4357017                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        755713689                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          4070322                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        745279953                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          4422026                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        742840473                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   4729970925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            7815485624                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     33515261                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      4357017                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      4070322                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      4422026                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         46364625                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      413028436                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            413028436                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      413028436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        33515261                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       795315959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         4357017                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       755713689                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         4070322                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       745279953                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         4422026                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       742840473                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   4729970925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           8228514059                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    826496.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     71662.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1677841.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      9316.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1596586.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      8703.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1573862.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      9455.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   1569491.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  10101726.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000529238250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        51000                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        51000                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            18400638                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             781973                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    16710763                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     883121                       # Number of write requests accepted
system.mem_ctrls.readBursts                  16710763                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   883121                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  92121                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 56625                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            675195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            695123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            702325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            710917                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            922791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1109838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1082802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1880351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           2336110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1873741                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1321683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           636890                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           659439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           672305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           665049                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           674083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             46026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             45652                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             42990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             51820                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             59143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             57642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             61979                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             66046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             61011                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             53392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            53024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            47224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            42403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            47670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            43190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            47284                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                      10.84                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      35.40                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 992429587154                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                83093210000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1304029124654                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     59717.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                78467.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 14045830                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  753187                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.52                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.13                       # Row buffer hit rate for writes
=======
system.membus.snoop_fanout::total            14863167                       # Request fanout histogram
system.membus.respLayer1.occupancy        75889046143                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             37.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         35183279281                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              17.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   203444510500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 203444510500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 203444510500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 203444510500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 203444510500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   203444510500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 203444510500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 203444510500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 203444510500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 203444510500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                460                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          230                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    5255395.652174                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   14373241.451880                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          230    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        21000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    137282500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            230                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   202235769500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1208741000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 203444510500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     21502588                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        21502588                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     21502588                       # number of overall hits
system.cpu0.icache.overall_hits::total       21502588                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       130450                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        130450                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       130450                       # number of overall misses
system.cpu0.icache.overall_misses::total       130450                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   7479556499                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   7479556499                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   7479556499                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   7479556499                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     21633038                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     21633038                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     21633038                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     21633038                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.006030                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.006030                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.006030                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.006030                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 57336.577225                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 57336.577225                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 57336.577225                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 57336.577225                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        24195                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets           50                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              364                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    66.469780                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets    16.666667                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       120304                       # number of writebacks
system.cpu0.icache.writebacks::total           120304                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        10118                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        10118                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        10118                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        10118                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       120332                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       120332                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       120332                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       120332                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   6863190999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   6863190999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   6863190999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   6863190999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.005562                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.005562                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.005562                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.005562                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 57035.460218                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 57035.460218                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 57035.460218                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 57035.460218                       # average overall mshr miss latency
system.cpu0.icache.replacements                120304                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     21502588                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       21502588                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       130450                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       130450                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   7479556499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   7479556499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     21633038                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     21633038                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.006030                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.006030                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 57336.577225                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 57336.577225                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        10118                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        10118                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       120332                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       120332                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   6863190999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   6863190999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.005562                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.005562                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 57035.460218                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 57035.460218                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 203444510500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.960684                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           21624336                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           120363                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           179.659331                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.960684                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.998771                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998771                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         43386407                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        43386407                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 203444510500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     46100054                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        46100054                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     46100054                       # number of overall hits
system.cpu0.dcache.overall_hits::total       46100054                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     17626756                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      17626756                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     17626756                       # number of overall misses
system.cpu0.dcache.overall_misses::total     17626756                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1020923109930                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1020923109930                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1020923109930                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1020923109930                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     63726810                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     63726810                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     63726810                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     63726810                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.276599                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.276599                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.276599                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.276599                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 57918.944923                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 57918.944923                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 57918.944923                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 57918.944923                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     70120750                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        39196                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          1620498                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            619                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    43.271112                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    63.321486                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      5521867                       # number of writebacks
system.cpu0.dcache.writebacks::total          5521867                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     11976100                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     11976100                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     11976100                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     11976100                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      5650656                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      5650656                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      5650656                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      5650656                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 364897819768                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 364897819768                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 364897819768                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 364897819768                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.088670                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.088670                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.088670                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.088670                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 64576.187219                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 64576.187219                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 64576.187219                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 64576.187219                       # average overall mshr miss latency
system.cpu0.dcache.replacements               5521752                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     42275780                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       42275780                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     16104891                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     16104891                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 943403563500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 943403563500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     58380671                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     58380671                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.275860                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.275860                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 58578.699073                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 58578.699073                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     10746934                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     10746934                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      5357957                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      5357957                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 352984653000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 352984653000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.091776                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.091776                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 65880.456487                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 65880.456487                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      3824274                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3824274                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1521865                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1521865                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  77519546430                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  77519546430                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5346139                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5346139                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.284666                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.284666                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 50937.202991                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 50937.202991                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1229166                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1229166                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       292699                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       292699                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  11913166768                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  11913166768                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.054750                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.054750                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 40701.084623                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 40701.084623                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       338548                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       338548                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1502                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1502                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     53645000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     53645000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       340050                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       340050                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.004417                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.004417                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 35715.712383                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 35715.712383                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1113                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1113                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          389                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          389                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      8564000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      8564000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.001144                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.001144                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 22015.424165                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22015.424165                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       337013                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       337013                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2225                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2225                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     18830000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     18830000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       339238                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       339238                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.006559                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.006559                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8462.921348                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8462.921348                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         2186                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2186                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     16667000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     16667000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.006444                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.006444                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7624.428179                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7624.428179                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       261000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       261000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       238000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       238000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2535                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2535                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         7261                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         7261                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    117863000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    117863000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         9796                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         9796                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.741221                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.741221                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 16232.337144                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 16232.337144                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         7261                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         7261                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    110602000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    110602000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.741221                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.741221                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 15232.337144                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 15232.337144                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 203444510500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.942211                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           52451246                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          5603602                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.360273                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.942211                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998194                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998194                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        134435358                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       134435358                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 203444510500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               49510                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             2172356                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                9360                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             2089239                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4320465                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              49510                       # number of overall hits
system.l2.overall_hits::.cpu0.data            2172356                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               9360                       # number of overall hits
system.l2.overall_hits::.cpu1.data            2089239                       # number of overall hits
system.l2.overall_hits::total                 4320465                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             70794                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3343705                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             15052                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           3183513                       # number of demand (read+write) misses
system.l2.demand_misses::total                6613064                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            70794                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3343705                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            15052                       # number of overall misses
system.l2.overall_misses::.cpu1.data          3183513                       # number of overall misses
system.l2.overall_misses::total               6613064                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   6137220500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 327128044896                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1358356499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 313341746852                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     647965368747                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   6137220500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 327128044896                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1358356499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 313341746852                       # number of overall miss cycles
system.l2.overall_miss_latency::total    647965368747                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          120304                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         5516061                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           24412                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         5272752                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             10933529                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         120304                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        5516061                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          24412                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        5272752                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            10933529                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.588459                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.606176                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.616582                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.603767                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.604843                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.588459                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.606176                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.616582                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.603767                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.604843                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 86691.252084                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 97834.002969                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90244.253189                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 98426.407196                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97982.624809                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 86691.252084                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 97834.002969                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90244.253189                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 98426.407196                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97982.624809                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             855163                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     36380                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      23.506405                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   6646088                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              846639                       # number of writebacks
system.l2.writebacks::total                    846639                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           1863                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         326796                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            556                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         287020                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              616235                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          1863                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        326796                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           556                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        287020                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             616235                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        68931                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3016909                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        14496                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2896493                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5996829                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        68931                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3016909                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        14496                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2896493                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      9202228                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         15199057                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5325047501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 278738600051                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1184282006                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 268605437509                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 553853367067                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5325047501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 278738600051                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1184282006                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 268605437509                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 726525180448                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1280378547515                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.572973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.546932                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.593806                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.549332                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.548481                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.572973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.546932                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.593806                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.549332                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.390133                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 77251.853317                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 92392.113932                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81697.158251                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 92734.709702                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92357.705559                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 77251.853317                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 92392.113932                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81697.158251                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 92734.709702                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 78951.008435                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84240.657004                       # average overall mshr miss latency
system.l2.replacements                       21706460                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1213635                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1213635                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1213635                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1213635                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      8601388                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          8601388                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      8601388                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      8601388                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      9202228                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        9202228                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 726525180448                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 726525180448                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 78951.008435                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 78951.008435                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            6129                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            6341                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                12470                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          6904                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          6896                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              13800                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     13161500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     10627000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     23788500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        13033                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        13237                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            26270                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.529732                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.520964                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.525314                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1906.358633                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1541.038283                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1723.804348                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         6903                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         6896                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         13799                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    138554474                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    138186448                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    276740922                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.529655                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.520964                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.525276                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20071.631754                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20038.638051                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20055.143271                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           280                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            93                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                373                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          257                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          186                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              443                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      4481000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      1472000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      5953000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          537                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          279                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            816                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.478585                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.542892                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 17435.797665                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  7913.978495                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 13437.923251                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          257                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          186                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          443                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      5166000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      3727000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      8893000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.478585                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.542892                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20101.167315                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20037.634409                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20074.492099                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           113009                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            93536                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                206545                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         104512                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          57029                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              161541                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   9414764495                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   5504637494                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   14919401989                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       217521                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       150565                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            368086                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.480469                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.378767                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.438868                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 90083.095673                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 96523.479177                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92356.751469                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        44283                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        15888                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            60171                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        60229                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        41141                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         101370                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   5996542001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   4061215994                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10057757995                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.276888                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.273244                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.275398                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 99562.370303                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 98714.566831                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 99218.289385                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         49510                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          9360                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              58870                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        70794                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        15052                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            85846                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   6137220500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1358356499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7495576999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       120304                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        24412                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         144716                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.588459                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.616582                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.593203                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 86691.252084                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90244.253189                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87314.225462                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         1863                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          556                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          2419                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        68931                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        14496                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        83427                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5325047501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1184282006                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6509329507                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.572973                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.593806                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.576488                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 77251.853317                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81697.158251                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78024.254822                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      2059347                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1995703                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4055050                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      3239193                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      3126484                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         6365677                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 317713280401                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 307837109358                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 625550389759                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      5298540                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      5122187                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      10420727                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.611337                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.610381                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.610867                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 98084.084647                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 98461.117779                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98269.263388                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       282513                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       271132                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       553645                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      2956680                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      2855352                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      5812032                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 272742058050                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 264544221515                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 537286279565                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.558018                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.557448                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.557738                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 92246.052346                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 92648.549641                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92443.792389                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         1845                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           37                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              1882                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1811                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           49                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1860                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     82280000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       559000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     82839000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         3656                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           86                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          3742                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.495350                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.569767                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.497060                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 45433.462176                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 11408.163265                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 44537.096774                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data         1317                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           13                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total         1330                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          494                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           36                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          530                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     10301453                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       707000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     11008453                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.135120                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.418605                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.141635                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20853.143725                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19638.888889                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20770.666038                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 203444510500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 203444510500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.998926                       # Cycle average of tags in use
system.l2.tags.total_refs                    28906866                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  21709689                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.331519                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      19.448697                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.433957                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.525007                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.086636                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        7.546009                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    27.958620                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.303886                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.006781                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.133203                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001354                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.117906                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.436853                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999983                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            17                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            47                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.265625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.734375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 187949649                       # Number of tag accesses
system.l2.tags.data_accesses                187949649                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 203444510500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4411968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     193490432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        928064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     185680192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    559834752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          944345408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4411968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       928064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5340032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     54184896                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        54184896                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          68937                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3023288                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          14501                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2901253                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      8747418                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            14755397                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       846639                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             846639                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         21686346                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        951072268                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          4561755                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        912682242                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2751781066                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4641783677                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     21686346                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      4561755                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         26248101                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      266337469                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            266337469                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      266337469                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        21686346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       951072268                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         4561755                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       912682242                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2751781066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4908121146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    808604.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     68938.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2995197.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     14501.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2874779.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   8726191.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000988586750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        49331                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        49330                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            23890992                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             763896                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    14755399                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     846639                       # Number of write requests accepted
system.mem_ctrls.readBursts                  14755399                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   846639                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  75793                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 38035                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            494382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            522634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            750525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            990333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            960010                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2045615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           2424154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1847230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            811609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            500012                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           822186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           529633                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           500578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           495896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           496604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           488205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             42714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             43823                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             45180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             57696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             60489                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             63484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             57819                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             53201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             50677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             46686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            54687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            54795                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            43622                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            44684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            43875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            45182                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.62                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 481176078566                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                73398030000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            756418691066                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32778.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51528.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 12974949                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  733713                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.39                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.74                       # Row buffer hit rate for writes
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
<<<<<<< HEAD
system.mem_ctrls.readPktSize::6              16710763                       # Read request sizes (log2)
=======
system.mem_ctrls.readPktSize::6              14755399                       # Read request sizes (log2)
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
<<<<<<< HEAD
system.mem_ctrls.writePktSize::6               883121                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  236363                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  281689                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  252050                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  259187                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  263472                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  270231                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  274363                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  278338                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  291835                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  451756                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1826161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                5277604                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                3820593                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 943793                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 751625                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 557405                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 341672                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 160065                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  51919                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  28521                       # What read queue length does an incoming req see
=======
system.mem_ctrls.writePktSize::6               846639                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1378640                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1806005                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1747238                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1644840                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1446544                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1243454                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1039396                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  866622                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  714073                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  595415                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 536787                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 664478                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 416883                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 222503                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 154834                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 104210                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  63585                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  29097                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   3896                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1106                       # What read queue length does an incoming req see
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
<<<<<<< HEAD
system.mem_ctrls.wrQLenPdf::15                   3265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  16122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  19599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  21917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  23675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  25260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  26692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  27702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  29294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  31304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  30452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  30852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  31505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  31776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  31931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  32372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  13220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  10948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   9760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   8965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   8443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   8038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  14174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  16904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  18431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  19790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  21248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  22095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  22595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  22865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  22904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  22734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  22255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  21802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  21225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  20959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  20483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  20938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      4                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2646119                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    421.934572                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   269.771564                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   357.997055                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       577429     21.82%     21.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       565973     21.39%     43.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       326946     12.36%     55.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       258262      9.76%     65.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       179083      6.77%     72.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       110700      4.18%     76.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        68370      2.58%     78.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        47516      1.80%     80.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       511840     19.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2646119                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        51000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     325.854588                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    137.648795                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    508.744892                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         38787     76.05%     76.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023         8925     17.50%     93.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535         2349      4.61%     98.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047          548      1.07%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559          219      0.43%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071           74      0.15%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583           22      0.04%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095           16      0.03%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607           12      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            8      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631            8      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9727            2      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10751            4      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10752-11263            7      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11776-12287            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12799           17      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         51000                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        51000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.205804                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.189693                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.768095                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            46950     92.06%     92.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              369      0.72%     92.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1949      3.82%     96.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1066      2.09%     98.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              438      0.86%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              147      0.29%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               51      0.10%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               19      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         51000                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1063593088                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5895744                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                52895744                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1069488832                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             56519744                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      7772.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       386.55                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   7815.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    413.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        63.74                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    60.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  136842236000                       # Total gap between requests
system.mem_ctrls.avgGap                       7777.83                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4586368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    107381824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       596224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    102181504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       556992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    100727168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       605120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    100447424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    646510464                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     52895744                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 33515728.622675426304                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 784712450.503730893135                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 4357016.659440767020                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 746710154.597455739975                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 4070321.595868720207                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 736082326.498579382896                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 4422025.817412243225                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 734038045.710857629776                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 4724494254.090375900269                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 386545388.681961834431                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        71662                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1700513                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         9316                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1615837                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         8703                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1593528                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         9455                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      1588312                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     10113437                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       883121                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2780718203                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 131731815996                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    457170470                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 128123172862                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    439090986                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 126901537808                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    468557049                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 126894460434                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 786232600846                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4719322987063                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     38803.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     77465.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     49073.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     79292.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     50452.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     79635.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     49556.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     79892.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     77741.39                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5343914.35                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          10064836740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           5349583800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         63112602000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2062933560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     10802298000.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      60901630620                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1261843680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       153555728400                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1122.136759                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2701104032                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4569500000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 129571654468                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           8828467200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           4692437805                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         55544501880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2251375560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     10802298000.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      60221011290                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1834996800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       144175088535                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1053.586006                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4116458772                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4569500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 128156299728                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1746                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          874                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    18955568.649886                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   84506709.184058                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          874    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        12000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   1388378000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            874                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   120275091500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  16567167000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 136842258500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     10385174                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        10385174                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     10385174                       # number of overall hits
system.cpu1.icache.overall_hits::total       10385174                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        27751                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         27751                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        27751                       # number of overall misses
system.cpu1.icache.overall_misses::total        27751                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1677056000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1677056000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1677056000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1677056000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     10412925                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     10412925                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     10412925                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     10412925                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002665                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002665                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002665                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002665                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 60432.272711                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 60432.272711                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 60432.272711                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 60432.272711                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          966                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               28                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    34.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        26184                       # number of writebacks
system.cpu1.icache.writebacks::total            26184                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1567                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1567                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1567                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1567                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        26184                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        26184                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        26184                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        26184                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1545540000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1545540000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1545540000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1545540000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002515                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002515                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002515                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002515                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 59026.122823                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 59026.122823                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 59026.122823                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 59026.122823                       # average overall mshr miss latency
system.cpu1.icache.replacements                 26184                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     10385174                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       10385174                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        27751                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        27751                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1677056000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1677056000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     10412925                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     10412925                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002665                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002665                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 60432.272711                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 60432.272711                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1567                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1567                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        26184                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        26184                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1545540000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1545540000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002515                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002515                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 59026.122823                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 59026.122823                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 136842258500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           10536493                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            26216                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           401.910780                       # Average number of references to valid blocks.
=======
system.mem_ctrls.wrQLenPdf::15                   5777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  29148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  38609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  43860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  47344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  49840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  51384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  52524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  53053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  54141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  55700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  53102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  52822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  52589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  51919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  51607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  51469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1779548                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    557.019935                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   394.362340                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   380.603746                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       155012      8.71%      8.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       369811     20.78%     29.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       224301     12.60%     42.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       148732      8.36%     50.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       122150      6.86%     57.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        73393      4.12%     61.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        54566      3.07%     64.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        43695      2.46%     66.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       587888     33.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1779548                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        49330                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     297.579424                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    129.944502                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    475.219047                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         39014     79.09%     79.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023         7694     15.60%     94.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535         2080      4.22%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047          324      0.66%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559          104      0.21%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071           48      0.10%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583           12      0.02%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095            5      0.01%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607            5      0.01%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119           10      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631            2      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            2      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9727            1      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10751            3      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10752-11263            6      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11775            2      0.00%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11776-12287            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12799           17      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         49330                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        49331                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.391782                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.363452                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.018688                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            41574     84.28%     84.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1018      2.06%     86.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3845      7.79%     94.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1752      3.55%     97.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              675      1.37%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              275      0.56%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              119      0.24%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               42      0.09%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               13      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               10      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                5      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         49331                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              939494784                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4850752                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                51751296                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               944345536                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             54184896                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4617.94                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       254.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4641.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    266.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        38.06                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    36.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.99                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  203444487000                       # Total gap between requests
system.mem_ctrls.avgGap                      13039.61                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4412032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    191692608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       928064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    183985856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    558476224                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     51751296                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 21686660.353511970490                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 942235342.349038124084                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 4561754.936120529659                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 904353995.828262925148                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2745103432.024035930634                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 254375484.857331633568                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        68938                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3023288                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        14501                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2901253                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      8747419                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       846639                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2471079756                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 153178114715                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    581640698                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 148072453056                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 452115402841                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5031126751879                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35844.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     50666.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     40110.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51037.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     51685.58                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5942469.87                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           4259245620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2263827555                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         33163322220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2005591860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     16059313920.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      86417025690                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       5350460160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       149518787025                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        734.936453                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  12925086814                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   6793280000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 183726143686                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           8446798500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           4489560900                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         71649064620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2215399320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     16059313920.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      88122760950                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3914051520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       194896949730                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        957.985788                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   9222206230                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6793280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 187429024270                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                952                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          477                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    38611589.098532                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   151745796.672373                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          477    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        17000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   1801648500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            477                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   185026782500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  18417728000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 203444510500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     19208393                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        19208393                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     19208393                       # number of overall hits
system.cpu1.icache.overall_hits::total       19208393                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        26373                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         26373                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        26373                       # number of overall misses
system.cpu1.icache.overall_misses::total        26373                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1647434500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1647434500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1647434500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1647434500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     19234766                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     19234766                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     19234766                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     19234766                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001371                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001371                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001371                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001371                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 62466.708376                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 62466.708376                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 62466.708376                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 62466.708376                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          292                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            7                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    24.333333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets            7                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        24412                       # number of writebacks
system.cpu1.icache.writebacks::total            24412                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1961                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1961                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1961                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1961                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        24412                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        24412                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        24412                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        24412                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1500883500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1500883500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1500883500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1500883500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001269                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001269                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001269                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001269                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 61481.382107                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 61481.382107                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 61481.382107                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 61481.382107                       # average overall mshr miss latency
system.cpu1.icache.replacements                 24412                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     19208393                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       19208393                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        26373                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        26373                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1647434500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1647434500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     19234766                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     19234766                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001371                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001371                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 62466.708376                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 62466.708376                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1961                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1961                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        24412                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        24412                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1500883500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1500883500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001269                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001269                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 61481.382107                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 61481.382107                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 203444510500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           19514049                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            24444                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           798.316519                       # Average number of references to valid blocks.
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
<<<<<<< HEAD
system.cpu1.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         20852034                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        20852034                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 136842258500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     22633787                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        22633787                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     22633787                       # number of overall hits
system.cpu1.dcache.overall_hits::total       22633787                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8937647                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8937647                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8937647                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8937647                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 715770491958                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 715770491958                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 715770491958                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 715770491958                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     31571434                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     31571434                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     31571434                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     31571434                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.283093                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.283093                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.283093                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.283093                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 80084.891690                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 80084.891690                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 80084.891690                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 80084.891690                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     51012561                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        55170                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           842964                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            712                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    60.515705                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    77.485955                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2665269                       # number of writebacks
system.cpu1.dcache.writebacks::total          2665269                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6246019                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6246019                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6246019                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6246019                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2691628                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2691628                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2691628                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2691628                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 246599597064                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 246599597064                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 246599597064                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 246599597064                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.085255                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.085255                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.085255                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.085255                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 91617.265485                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 91617.265485                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 91617.265485                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 91617.265485                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2665251                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     20869911                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       20869911                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      8353358                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      8353358                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 666235997500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 666235997500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     29223269                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     29223269                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.285846                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.285846                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 79756.667618                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 79756.667618                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      5750319                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      5750319                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      2603039                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2603039                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 240870897000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 240870897000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.089074                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.089074                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 92534.494105                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 92534.494105                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1763876                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1763876                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       584289                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       584289                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  49534494458                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  49534494458                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2348165                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2348165                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.248828                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.248828                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 84777.386632                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 84777.386632                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       495700                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       495700                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        88589                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        88589                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   5728700064                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   5728700064                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.037727                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.037727                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 64666.042782                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 64666.042782                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       119402                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       119402                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1410                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1410                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     48637500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     48637500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       120812                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       120812                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.011671                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.011671                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 34494.680851                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 34494.680851                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          582                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          582                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          828                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          828                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     12296500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     12296500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.006854                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.006854                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 14850.845411                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14850.845411                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       117043                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       117043                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         2558                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2558                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     20498000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     20498000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       119601                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       119601                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.021388                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.021388                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8013.291634                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8013.291634                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         2495                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2495                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     18160000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     18160000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.020861                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.020861                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7278.557114                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7278.557114                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      2389500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      2389500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      2232500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      2232500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1222                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1222                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         5207                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         5207                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    132700498                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    132700498                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         6429                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         6429                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.809924                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.809924                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 25485.019781                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 25485.019781                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            2                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         5205                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         5205                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    127493498                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    127493498                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.809613                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.809613                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 24494.428050                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 24494.428050                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 136842258500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.270606                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           25576201                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2687606                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.516351                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.270606                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.977206                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.977206                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         66324128                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        66324128                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 136842258500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          10632348                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           14                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2107204                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      9724636                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        23321964                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         16234122                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               8                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           44067                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         11787                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          55854                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          525                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          525                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           398832                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          398833                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        199814                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     10432548                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         4072                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         4072                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       366762                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      8537600                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        78552                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      8035440                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        77256                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      7913284                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        76872                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      7916008                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              33001774                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     15648512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    362364352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3351552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    341241344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3296256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    336002560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      3279872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    336036544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1401220992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        40569459                       # Total snoops (count)
system.tol2bus.snoopTraffic                  62047872                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         52401215                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.288181                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.623602                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               40683746     77.64%     77.64% # Request fanout histogram
system.tol2bus.snoop_fanout::1                9524762     18.18%     95.82% # Request fanout histogram
system.tol2bus.snoop_fanout::2                1241631      2.37%     98.19% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 711273      1.36%     99.54% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 239803      0.46%    100.00% # Request fanout histogram
=======
system.cpu1.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         38493944                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        38493944                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 203444510500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     44477318                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        44477318                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     44477318                       # number of overall hits
system.cpu1.dcache.overall_hits::total       44477318                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     16934000                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      16934000                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     16934000                       # number of overall misses
system.cpu1.dcache.overall_misses::total     16934000                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 981858852152                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 981858852152                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 981858852152                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 981858852152                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     61411318                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     61411318                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     61411318                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     61411318                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.275747                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.275747                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.275747                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.275747                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 57981.507745                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 57981.507745                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 57981.507745                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 57981.507745                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     67350909                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        39854                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          1558091                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            678                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    43.226557                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    58.781711                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      5272140                       # number of writebacks
system.cpu1.dcache.writebacks::total          5272140                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     11531338                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     11531338                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     11531338                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     11531338                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      5402662                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      5402662                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      5402662                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      5402662                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 349679496380                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 349679496380                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 349679496380                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 349679496380                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.087975                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.087975                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.087975                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.087975                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 64723.555977                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 64723.555977                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 64723.555977                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 64723.555977                       # average overall mshr miss latency
system.cpu1.dcache.replacements               5272023                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     40971383                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       40971383                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     15788557                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     15788557                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 925237889000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 925237889000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     56759940                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     56759940                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.278164                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.278164                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 58601.801862                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 58601.801862                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     10607652                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     10607652                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      5180905                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      5180905                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 342134706500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 342134706500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.091277                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.091277                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 66037.633676                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 66037.633676                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3505935                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3505935                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1145443                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1145443                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  56620963152                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  56620963152                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      4651378                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4651378                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.246259                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.246259                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 49431.497815                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 49431.497815                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       923686                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       923686                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       221757                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       221757                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   7544789880                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   7544789880                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.047676                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.047676                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 34022.781152                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 34022.781152                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       137665                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       137665                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          781                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          781                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     44112000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     44112000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       138446                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       138446                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.005641                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.005641                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 56481.434059                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 56481.434059                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          314                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          314                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          467                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          467                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     23756000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     23756000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.003373                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.003373                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 50869.379015                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 50869.379015                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       136240                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       136240                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1885                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1885                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     13663500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     13663500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       138125                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       138125                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.013647                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.013647                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7248.541114                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7248.541114                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1858                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1858                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     11818500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     11818500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.013452                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.013452                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6360.871905                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6360.871905                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       185000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       185000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       172000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       172000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1754                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1754                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         7132                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         7132                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    122721500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    122721500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         8886                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         8886                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.802611                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.802611                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 17207.164891                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 17207.164891                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         7131                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         7131                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    115589500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    115589500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.802498                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.802498                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 16209.437667                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 16209.437667                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 203444510500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.599616                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           50179833                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          5355653                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.369508                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.599616                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.987488                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.987488                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        128749177                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       128749177                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 203444510500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          10685536                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2060274                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      9724814                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        20859821                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         14378223                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               7                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          115528                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          4008                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         119536                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           36                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           36                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           414858                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          414858                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        144743                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     10540793                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         3742                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         3742                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       360939                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     16718670                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        73236                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     15973676                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              33126521                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     15398912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    706418432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3124736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    674864960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1399807040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        36344041                       # Total snoops (count)
system.tol2bus.snoopTraffic                  64867008                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         47316726                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.210026                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.435001                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               37930282     80.16%     80.16% # Request fanout histogram
system.tol2bus.snoop_fanout::1                8835391     18.67%     98.84% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 550826      1.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    227      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
<<<<<<< HEAD
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           52401215                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        23349654391                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             17.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        4009540741                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          41000104                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        4011411654                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          40567636                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4315622767                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         183907927                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4070503414                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          41630382                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            12013                       # Layer occupancy (ticks)
=======
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           47316726                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        22041458868                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8457239218                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         181132226                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        8088310372                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          36909915                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            10500                       # Layer occupancy (ticks)
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
