Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Mon Nov 26 22:54:31 2018
| Host         : eecs-digital-17 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    52 |
| Unused register locations in slices containing registers |   209 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              84 |           50 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              29 |            8 |
| Yes          | No                    | No                     |             271 |           96 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             255 |           72 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+
|        Clock Signal        |                                             Enable Signal                                             |                      Set/Reset Signal                     | Slice Load Count | Bel Load Count |
+----------------------------+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+
|  video_clk_1/inst/clk_out1 | reset_1/count_reg[0]                                                                                  |                                                           |                1 |              1 |
|  video_clk_1/inst/clk_out1 | reset_1/count_reg[0]_2                                                                                |                                                           |                1 |              1 |
|  video_clk_1/inst/clk_out1 | reset_1/count_reg[0]_0                                                                                |                                                           |                1 |              1 |
|  video_clk_1/inst/clk_out1 | reset_1/count_reg[0]_1                                                                                |                                                           |                1 |              1 |
|  video_clk_1/inst/clk_out1 | reset_1/count_reg[0]_3                                                                                |                                                           |                1 |              1 |
|  CLK_100M_IBUF             |                                                                                                       |                                                           |                2 |              2 |
|  video_clk_1/inst/clk_out1 | rescaled_fb_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_2_out |                                                           |                1 |              4 |
|  video_clk_1/inst/clk_out1 | frame_parser_1/accl_x[9]_i_1_n_0                                                                      | frame_parser_1/accl_y[9]_i_1_n_0                          |                1 |              4 |
|  video_clk_1/inst/clk_out1 | camera_1/camera_configure_1/SCCB1/byte_index[3]_i_1_n_0                                               |                                                           |                1 |              4 |
|  video_clk_1/inst/clk_out1 | camera_1/camera_configure_1/SCCB1/FSM_return_state[3]_i_1_n_0                                         |                                                           |                2 |              4 |
|  video_clk_1/inst/clk_out1 | camera_1/camera_configure_1/SCCB1/FSM_state[3]_i_1_n_0                                                |                                                           |                2 |              4 |
|  video_clk_1/inst/clk_out1 | video_playback_1/E[0]                                                                                 | SW_IBUF[15]                                               |                2 |              5 |
|  JB_IBUF_BUFG[7]           | camera_1/camera_read_1/pixel_data[7]                                                                  |                                                           |                2 |              5 |
|  video_clk_1/inst/clk_out1 | frame_parser_1/accl_x[9]_i_1_n_0                                                                      |                                                           |                2 |              6 |
|  JB_IBUF_BUFG[7]           |                                                                                                       |                                                           |                2 |              6 |
|  video_clk_1/inst/clk_out1 | camera_1/camera_configure_1/config_1/timer[31]_i_2_n_0                                                | camera_1/camera_configure_1/config_1/timer[17]_i_1_n_0    |                3 |              7 |
|  JB_IBUF_BUFG[7]           | camera_1/camera_read_1/pixel_data[15]                                                                 |                                                           |                3 |              7 |
|  video_clk_1/inst/clk_out1 | camera_1/camera_configure_1/SCCB1/tx_byte[7]_i_1_n_0                                                  |                                                           |                2 |              8 |
|  video_clk_1/inst/clk_out1 | camera_1/camera_configure_1/SCCB1/timer[8]_i_1_n_0                                                    |                                                           |                3 |              9 |
|  video_clk_1/inst/clk_out1 | frame_parser_1/divider_1/dividend_copy[19]_inv_i_1_n_0                                                | frame_parser_1/div_start                                  |                3 |              9 |
|  video_clk_1/inst/clk_out1 | frame_parser_1/accl_y[9]_i_1_n_0                                                                      |                                                           |                3 |             10 |
|  video_clk_1/inst/clk_out1 | deb_btnc/x1_reg[9][0]                                                                                 |                                                           |                4 |             10 |
|  video_clk_1/inst/clk_out1 | frame_parser_1/dividend[9]_i_1_n_0                                                                    |                                                           |                3 |             10 |
|  video_clk_1/inst/clk_out1 | frame_parser_1/divider_1/read_addr[0]                                                                 |                                                           |                4 |             10 |
|  video_clk_1/inst/clk_out1 | frame_parser_1/divider_1/vcount_reg[0][0]                                                             |                                                           |                4 |             10 |
|  video_clk_1/inst/clk_out1 | deb_btnc/E[0]                                                                                         |                                                           |                4 |             10 |
|  video_clk_1/inst/clk_out1 | clk_prescale_1/E[0]                                                                                   |                                                           |                4 |             10 |
|  video_clk_1/inst/clk_out1 | clk_prescale_1/y1_reg[9][0]                                                                           |                                                           |                4 |             10 |
|  video_clk_1/inst/clk_out1 | frame_parser_1/divider_1/dividend_copy[19]_inv_i_1_n_0                                                |                                                           |                2 |             11 |
|  video_clk_1/inst/clk_out1 | video_playback_1/hreset                                                                               | video_playback_1/vcount0                                  |                3 |             12 |
|  JB_IBUF_BUFG[7]           | camera_1/camera_address_gen_1/vcount0                                                                 | camera_1/camera_read_1/vcount_reg[11]                     |                3 |             12 |
|  JB_IBUF_BUFG[7]           | camera_1/camera_read_1/E[0]                                                                           |                                                           |                4 |             12 |
|  JB_IBUF_BUFG[7]           | camera_1/camera_read_1/hcount_reg[11]                                                                 | camera_1/camera_address_gen_1/memory_addr_i_2_n_0         |                3 |             12 |
|  video_clk_1/inst/clk_out1 |                                                                                                       | video_playback_1/hreset                                   |                3 |             12 |
|  video_clk_1/inst/clk_out1 | frame_parser_1/divider_1/quotient[7]_i_1_n_0                                                          | frame_parser_1/div_start                                  |                6 |             14 |
|  video_clk_1/inst/clk_out1 | frame_parser_1/frame_transfer_1/sel                                                                   | frame_parser_1/frame_transfer_1/cycle_count[0]_i_1_n_0    |                4 |             16 |
|  video_clk_1/inst/clk_out1 | camera_1/camera_configure_1/config_1/rom_addr[7]_i_1_n_0                                              |                                                           |                4 |             16 |
|  video_clk_1/inst/clk_out1 | camera_1/camera_configure_1/rom1/E[0]                                                                 |                                                           |                3 |             16 |
|  video_clk_1/inst/clk_out1 | camera_1/camera_configure_1/SCCB1/latched_data_0                                                      |                                                           |                3 |             16 |
|  video_clk_1/inst/clk_out1 | frame_parser_1/divider_1/divisor_copy[15]_i_1_n_0                                                     | frame_parser_1/div_start                                  |                4 |             16 |
|  video_clk_1/inst/clk_out1 |                                                                                                       | clk_prescale_1/counter_reg[16]_0                          |                5 |             17 |
|  video_clk_1/inst/clk_out1 | deb_btnd/count                                                                                        | reset_1/count_reg[0]_0                                    |                5 |             20 |
|  video_clk_1/inst/clk_out1 | frame_parser_1/divider_1/E[0]                                                                         |                                                           |               10 |             20 |
|  video_clk_1/inst/clk_out1 | deb_btnc/count                                                                                        | reset_1/count_reg[0]                                      |                5 |             20 |
|  video_clk_1/inst/clk_out1 | frame_parser_1/divider_1/r_y_reg[0][0]                                                                |                                                           |                8 |             20 |
|  video_clk_1/inst/clk_out1 | deb_btnu/count                                                                                        | reset_1/count_reg[0]_1                                    |                5 |             20 |
|  video_clk_1/inst/clk_out1 | deb_btnl/count                                                                                        | reset_1/count_reg[0]_3                                    |                5 |             20 |
|  video_clk_1/inst/clk_out1 | deb_btnr/count                                                                                        | reset_1/count_reg[0]_2                                    |                5 |             20 |
|  video_clk_1/inst/clk_out1 | camera_1/camera_configure_1/SCCB1/timer[8]_i_1_n_0                                                    | camera_1/camera_configure_1/SCCB1/timer[31]_i_1_n_0       |                6 |             23 |
|  video_clk_1/inst/clk_out1 | frame_parser_1/frame_transfer_1/read_data_sr                                                          |                                                           |                9 |             24 |
|  video_clk_1/inst/clk_out1 | camera_1/camera_configure_1/config_1/timer[31]_i_2_n_0                                                | camera_1/camera_configure_1/config_1/timer[31]_i_1__0_n_0 |                9 |             25 |
|  video_clk_1/inst/clk_out1 |                                                                                                       |                                                           |               48 |             78 |
+----------------------------+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+


