INFO-FLOW: Workspace /home/francesco/workspace/detector_solid/solution1 opened at Sun Sep 25 23:02:47 CEST 2022
Execute     ap_set_clock -name default -period 20 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
Execute     set_part xc7z020-clg484-1 
Execute       create_platform xc7z020-clg484-1 -board  
DBG:HLSDevice: Trying to load device library: /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/francesco/tools/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
Command       create_platform done; 1.44 sec.
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.55 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=20 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
Execute     config_export -vivado_clock=20 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
Execute     send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Command   open_solution done; 1.56 sec.
Execute   set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
Execute     create_platform xc7z020-clg484-1 -board  
Execute     source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.12 sec.
Execute   create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
Execute   config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
Execute   config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
Execute   config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
Execute   source ./detector_solid/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./detector_solid/solution1/directives.tcl
Execute     set_directive_top -name run run 
INFO: [HLS 200-1510] Running: set_directive_top -name run run 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling detector_solid/abs_solid_detector.cpp as C++
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang detector_solid/abs_solid_detector.cpp -foptimization-record-file=/home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.pp.0.cpp -hls-platform-db-name=/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.cpp.clang.out.log 2> /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.cpp.clang.err.log 
Command       ap_eval done; 0.13 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top run -name=run 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/francesco/workspace/detector_solid/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.pp.0.cpp -hls-platform-db-name=/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/francesco/workspace/detector_solid/solution1/.autopilot/db/clang.out.log 2> /home/francesco/workspace/detector_solid/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 2.42 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/francesco/workspace/detector_solid/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/francesco/workspace/detector_solid/solution1/.autopilot/db/.systemc_flag -fix-errors /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.48 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/francesco/workspace/detector_solid/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/francesco/workspace/detector_solid/solution1/.autopilot/db/all.directive.json -fix-errors /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.69 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.44 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 5.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 4.41 sec.
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 4.78 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 2.32 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.bc -hls-platform-db-name=/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.pp.0.cpp.clang.out.log 2> /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.pp.0.cpp.clang.err.log 
Command       ap_eval done; 2.4 sec.
WARNING: [HLS 207-5292] unused parameter 'inputDataInRam' (detector_solid/abs_solid_detector.cpp:571:228)
WARNING: [HLS 207-5541] Invalid variable in '#pragma HLS reset': expect variable to be static or global (detector_solid/abs_solid_detector.cpp:587:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.72 seconds. CPU system time: 0.77 seconds. Elapsed time: 19.9 seconds; current allocated memory: 460.848 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.g.bc"  
Execute         ap_eval exec -ignorestderr /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.g.bc -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.0.bc > /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 2.24 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.24 sec.
Execute       run_link_or_opt -opt -out /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=run -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=run -reflow-float-conversion -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.84 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.85 sec.
Execute       run_link_or_opt -out /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=run 
Execute         ap_eval exec -ignorestderr /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=run -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
Execute       is_m_axi_addr64 
Execute       get_clock_period -ns -default 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=run -mllvm -hls-db-dir -mllvm /home/francesco/workspace/detector_solid/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/francesco/workspace/detector_solid/solution1/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/home/francesco/workspace/detector_solid/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -assume-maxi-align=64 -mllvm -no-unaligned-maxi-accesses=false -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -enable-reflow-vitis-flow-setting=true -x ir /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 5.1 sec.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_377_5' (detector_solid/abs_solid_detector.cpp:377:22) in function 'insert_point' completely with a factor of 15 (detector_solid/abs_solid_detector.cpp:242:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_365_4' (detector_solid/abs_solid_detector.cpp:365:22) in function 'insert_point' completely with a factor of 8 (detector_solid/abs_solid_detector.cpp:242:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_298_3' (detector_solid/abs_solid_detector.cpp:298:23) in function 'insert_point' completely with a factor of 8 (detector_solid/abs_solid_detector.cpp:242:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_249_1' (detector_solid/abs_solid_detector.cpp:249:21) in function 'insert_point' completely with a factor of 8 (detector_solid/abs_solid_detector.cpp:242:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_48_2' (detector_solid/abs_solid_detector.cpp:48:20) in function 'find_region' completely with a factor of 8 (detector_solid/abs_solid_detector.cpp:34:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_75_1' (detector_solid/abs_solid_detector.cpp:75:19) in function 'is_valid' completely with a factor of 8 (detector_solid/abs_solid_detector.cpp:73:0)
INFO: [HLS 214-178] Inlining function 'std::isnan(float)' into 'is_valid(float const*)' (detector_solid/abs_solid_detector.cpp:73:0)
INFO: [HLS 214-178] Inlining function 'is_valid(float const*)' into 'run_test(bool&, REGION_T*, ap_int<8>, float*)' (detector_solid/abs_solid_detector.cpp:517:0)
INFO: [HLS 214-178] Inlining function 'is_valid(float const*)' into 'insert_point(REGION_T*, ap_int<8>&, float const*)' (detector_solid/abs_solid_detector.cpp:242:0)
WARNING: [HLS 214-167] The program may have out of bound array access (detector_solid/abs_solid_detector.cpp:610:29)
INFO: [HLS 214-248] Applying array_partition to '_ZZ3run10controlStrPbPA16_8REGION_TPfS4_P6ap_intILi8EERN3hls6streamIS6_Li0EEES4_P18errorDescriptorStrE9n_regions': Cyclic partitioning with factor 16 on dimension 1. (detector_solid/abs_solid_detector.cpp:585:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ3run10controlStrPbPA16_8REGION_TPfS4_P6ap_intILi8EERN3hls6streamIS6_Li0EEES4_P18errorDescriptorStrE7regions.center': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:584:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ3run10controlStrPbPA16_8REGION_TPfS4_P6ap_intILi8EERN3hls6streamIS6_Li0EEES4_P18errorDescriptorStrE7regions.max': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:584:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ3run10controlStrPbPA16_8REGION_TPfS4_P6ap_intILi8EERN3hls6streamIS6_Li0EEES4_P18errorDescriptorStrE7regions.min': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:584:0)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 1. (detector_solid/abs_solid_detector.cpp:571:0)
INFO: [HLS 214-248] Applying array_partition to 'data_key': Complete partitioning on dimension 1. (detector_solid/abs_solid_detector.cpp:571:0)
WARNING: [HLS 214-322] Unsuported scalar variable on pragma 'ap_memory Interface', ignore it. (detector_solid/abs_solid_detector.cpp:585:2)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 1024 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 1024 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (detector_solid/abs_solid_detector.cpp:618:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i288.s_struct.errorDescriptorStrs' into 'writeOutcome(bool&, ap_int<8>, ap_int<8>, ap_int<16>, bool, hls::stream<ap_int<8>, 0>&, errorDescriptorStr*, float*) (.62.63.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'writeOutcome(bool&, ap_int<8>, ap_int<8>, ap_int<16>, bool, hls::stream<ap_int<8>, 0>&, errorDescriptorStr*, float*) (.62.63.1)' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /home/francesco/workspace/detector_solid/solution1/.autopilot/db/../../../kernel.xml -> /home/francesco/workspace/detector_solid/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 8.23 seconds. CPU system time: 0.33 seconds. Elapsed time: 8.55 seconds; current allocated memory: 461.488 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 461.488 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top run -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.0.bc -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.69 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 476.062 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.1.bc -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.49 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 490.730 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.1.bc to /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/francesco/workspace/detector_solid/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.o.1.bc -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_1' in function 'find_region' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'writeOutcome' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_274_2' (detector_solid/abs_solid_detector.cpp:295) in function 'insert_point' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'runTestAfterInit' (detector_solid/abs_solid_detector.cpp:526:1), detected/extracted 3 process function(s): 
	 'entry_proc'
	 'run_test'
	 'writeOutcome'.
Command         transform done; 1.98 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (detector_solid/abs_solid_detector.cpp:53:19) to (detector_solid/abs_solid_detector.cpp:39:19) in function 'find_region'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'find_region' (detector_solid/abs_solid_detector.cpp:34)...28 expression(s) balanced.
Command         transform done; 0.48 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.46 seconds; current allocated memory: 533.129 MB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.o.2.bc -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-472] Inferring partial write operation for 'err.errorAov' 
INFO: [HLS 200-472] Inferring partial write operation for 'run(controlStr,bool*,REGION_T (*)[16],float*,float*,ap_int*,stream&,float*,error.57' (detector_solid/abs_solid_detector.cpp:610:27)
INFO: [HLS 200-472] Inferring partial write operation for 'run(controlStr,bool*,REGION_T (*)[16],float*,float*,ap_int*,stream&,float*,error.47' (detector_solid/abs_solid_detector.cpp:618:17)
INFO: [HLS 200-472] Inferring partial write operation for 'run(controlStr,bool*,REGION_T (*)[16],float*,float*,ap_int*,stream&,float*,error.57' (detector_solid/abs_solid_detector.cpp:634:4)
INFO: [HLS 200-472] Inferring partial write operation for 'regions_center_0' (detector_solid/abs_solid_detector.cpp:251:87)
INFO: [HLS 200-472] Inferring partial write operation for 'regions_max_0' (detector_solid/abs_solid_detector.cpp:251:56)
INFO: [HLS 200-472] Inferring partial write operation for 'regions_min_0' (detector_solid/abs_solid_detector.cpp:251:28)
INFO: [HLS 200-472] Inferring partial write operation for 'regions_min_0' (detector_solid/abs_solid_detector.cpp:368:30)
INFO: [HLS 200-472] Inferring partial write operation for 'regions_max_0' (detector_solid/abs_solid_detector.cpp:371:30)
INFO: [HLS 200-472] Inferring partial write operation for 'regions_center_0' (detector_solid/abs_solid_detector.cpp:373:32)
INFO: [HLS 200-472] Inferring partial write operation for 'regions_min_0' (detector_solid/abs_solid_detector.cpp:380:17)
Command         transform done; 9.52 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 9.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 9.52 seconds; current allocated memory: 659.746 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 13.21 sec.
Command     elaborate done; 41.67 sec.
Execute     ap_eval exec zip -j /home/francesco/workspace/detector_solid/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'run' ...
Execute       ap_set_top_model run 
Execute       get_model_list run -filter all-wo-channel -topdown 
Execute       preproc_iomode -model run 
Execute       preproc_iomode -model runTestAfterInit 
Execute       preproc_iomode -model writeOutcome 
Execute       preproc_iomode -model writeOutcome_Pipeline_1 
Execute       preproc_iomode -model run_test 
Execute       preproc_iomode -model find_region 
Execute       preproc_iomode -model find_region_Pipeline_VITIS_LOOP_39_1 
Execute       preproc_iomode -model entry_proc 
Execute       preproc_iomode -model insert_point 
Execute       preproc_iomode -model insert_point_Pipeline_VITIS_LOOP_274_2 
Execute       get_model_list run -filter all-wo-channel 
INFO-FLOW: Model list for configure: insert_point_Pipeline_VITIS_LOOP_274_2 insert_point entry_proc find_region_Pipeline_VITIS_LOOP_39_1 find_region run_test writeOutcome_Pipeline_1 writeOutcome runTestAfterInit run
INFO-FLOW: Configuring Module : insert_point_Pipeline_VITIS_LOOP_274_2 ...
Execute       set_default_model insert_point_Pipeline_VITIS_LOOP_274_2 
Execute       apply_spec_resource_limit insert_point_Pipeline_VITIS_LOOP_274_2 
INFO-FLOW: Configuring Module : insert_point ...
Execute       set_default_model insert_point 
Execute       apply_spec_resource_limit insert_point 
INFO-FLOW: Configuring Module : entry_proc ...
Execute       set_default_model entry_proc 
Execute       apply_spec_resource_limit entry_proc 
INFO-FLOW: Configuring Module : find_region_Pipeline_VITIS_LOOP_39_1 ...
Execute       set_default_model find_region_Pipeline_VITIS_LOOP_39_1 
Execute       apply_spec_resource_limit find_region_Pipeline_VITIS_LOOP_39_1 
INFO-FLOW: Configuring Module : find_region ...
Execute       set_default_model find_region 
Execute       apply_spec_resource_limit find_region 
INFO-FLOW: Configuring Module : run_test ...
Execute       set_default_model run_test 
Execute       apply_spec_resource_limit run_test 
INFO-FLOW: Configuring Module : writeOutcome_Pipeline_1 ...
Execute       set_default_model writeOutcome_Pipeline_1 
Execute       apply_spec_resource_limit writeOutcome_Pipeline_1 
INFO-FLOW: Configuring Module : writeOutcome ...
Execute       set_default_model writeOutcome 
Execute       apply_spec_resource_limit writeOutcome 
INFO-FLOW: Configuring Module : runTestAfterInit ...
Execute       set_default_model runTestAfterInit 
Execute       apply_spec_resource_limit runTestAfterInit 
INFO-FLOW: Configuring Module : run ...
Execute       set_default_model run 
Execute       apply_spec_resource_limit run 
INFO-FLOW: Model list for preprocess: insert_point_Pipeline_VITIS_LOOP_274_2 insert_point entry_proc find_region_Pipeline_VITIS_LOOP_39_1 find_region run_test writeOutcome_Pipeline_1 writeOutcome runTestAfterInit run
INFO-FLOW: Preprocessing Module: insert_point_Pipeline_VITIS_LOOP_274_2 ...
Execute       set_default_model insert_point_Pipeline_VITIS_LOOP_274_2 
Execute       cdfg_preprocess -model insert_point_Pipeline_VITIS_LOOP_274_2 
Execute       rtl_gen_preprocess insert_point_Pipeline_VITIS_LOOP_274_2 
INFO-FLOW: Preprocessing Module: insert_point ...
Execute       set_default_model insert_point 
Execute       cdfg_preprocess -model insert_point 
Command       cdfg_preprocess done; 2.3 sec.
Execute       rtl_gen_preprocess insert_point 
INFO-FLOW: Preprocessing Module: entry_proc ...
Execute       set_default_model entry_proc 
Execute       cdfg_preprocess -model entry_proc 
Execute       rtl_gen_preprocess entry_proc 
INFO-FLOW: Preprocessing Module: find_region_Pipeline_VITIS_LOOP_39_1 ...
Execute       set_default_model find_region_Pipeline_VITIS_LOOP_39_1 
Execute       cdfg_preprocess -model find_region_Pipeline_VITIS_LOOP_39_1 
Execute       rtl_gen_preprocess find_region_Pipeline_VITIS_LOOP_39_1 
INFO-FLOW: Preprocessing Module: find_region ...
Execute       set_default_model find_region 
Execute       cdfg_preprocess -model find_region 
Execute       rtl_gen_preprocess find_region 
INFO-FLOW: Preprocessing Module: run_test ...
Execute       set_default_model run_test 
Execute       cdfg_preprocess -model run_test 
Execute       rtl_gen_preprocess run_test 
INFO-FLOW: Preprocessing Module: writeOutcome_Pipeline_1 ...
Execute       set_default_model writeOutcome_Pipeline_1 
Execute       cdfg_preprocess -model writeOutcome_Pipeline_1 
Execute       rtl_gen_preprocess writeOutcome_Pipeline_1 
INFO-FLOW: Preprocessing Module: writeOutcome ...
Execute       set_default_model writeOutcome 
Execute       cdfg_preprocess -model writeOutcome 
Execute       rtl_gen_preprocess writeOutcome 
INFO-FLOW: Preprocessing Module: runTestAfterInit ...
Execute       set_default_model runTestAfterInit 
Execute       cdfg_preprocess -model runTestAfterInit 
Execute       rtl_gen_preprocess runTestAfterInit 
INFO-FLOW: Preprocessing Module: run ...
Execute       set_default_model run 
Execute       cdfg_preprocess -model run 
Execute       rtl_gen_preprocess run 
INFO-FLOW: Model list for synthesis: insert_point_Pipeline_VITIS_LOOP_274_2 insert_point entry_proc find_region_Pipeline_VITIS_LOOP_39_1 find_region run_test writeOutcome_Pipeline_1 writeOutcome runTestAfterInit run
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point_Pipeline_VITIS_LOOP_274_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model insert_point_Pipeline_VITIS_LOOP_274_2 
Execute       schedule -model insert_point_Pipeline_VITIS_LOOP_274_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_274_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 41, loop 'VITIS_LOOP_274_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.99 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.36 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.42 seconds; current allocated memory: 693.883 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_274_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.38 sec.
Execute       db_write -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_274_2.sched.adb -f 
INFO-FLOW: Finish scheduling insert_point_Pipeline_VITIS_LOOP_274_2.
Execute       set_default_model insert_point_Pipeline_VITIS_LOOP_274_2 
Execute       bind -model insert_point_Pipeline_VITIS_LOOP_274_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.29 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.7 seconds. CPU system time: 0 seconds. Elapsed time: 0.7 seconds; current allocated memory: 693.883 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_274_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.85 sec.
Execute       db_write -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_274_2.bind.adb -f 
INFO-FLOW: Finish binding insert_point_Pipeline_VITIS_LOOP_274_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model insert_point 
Execute       schedule -model insert_point 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 7.45 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 8.36 seconds; current allocated memory: 789.055 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.92 sec.
Execute       db_write -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point.sched.adb -f 
Command       db_write done; 0.21 sec.
INFO-FLOW: Finish scheduling insert_point.
Execute       set_default_model insert_point 
Execute       bind -model insert_point 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.26 seconds; current allocated memory: 789.055 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.57 sec.
Execute       db_write -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point.bind.adb -f 
Command       db_write done; 0.33 sec.
INFO-FLOW: Finish binding insert_point.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model entry_proc 
Execute       schedule -model entry_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.91 seconds. CPU system time: 0 seconds. Elapsed time: 1.92 seconds; current allocated memory: 789.055 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/entry_proc.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/entry_proc.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc.
Execute       set_default_model entry_proc 
Execute       bind -model entry_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 789.055 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/entry_proc.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/entry_proc.bind.adb -f 
INFO-FLOW: Finish binding entry_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'find_region_Pipeline_VITIS_LOOP_39_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model find_region_Pipeline_VITIS_LOOP_39_1 
Execute       schedule -model find_region_Pipeline_VITIS_LOOP_39_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 49, loop 'VITIS_LOOP_39_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.88 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.89 seconds. CPU system time: 0 seconds. Elapsed time: 0.89 seconds; current allocated memory: 789.055 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/find_region_Pipeline_VITIS_LOOP_39_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.24 sec.
Execute       db_write -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/find_region_Pipeline_VITIS_LOOP_39_1.sched.adb -f 
INFO-FLOW: Finish scheduling find_region_Pipeline_VITIS_LOOP_39_1.
Execute       set_default_model find_region_Pipeline_VITIS_LOOP_39_1 
Execute       bind -model find_region_Pipeline_VITIS_LOOP_39_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.23 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 789.055 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/find_region_Pipeline_VITIS_LOOP_39_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.54 sec.
Execute       db_write -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/find_region_Pipeline_VITIS_LOOP_39_1.bind.adb -f 
INFO-FLOW: Finish binding find_region_Pipeline_VITIS_LOOP_39_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'find_region' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model find_region 
Execute       schedule -model find_region 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.42 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0.01 seconds. Elapsed time: 1 seconds; current allocated memory: 789.055 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/find_region.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.14 sec.
Execute       db_write -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/find_region.sched.adb -f 
INFO-FLOW: Finish scheduling find_region.
Execute       set_default_model find_region 
Execute       bind -model find_region 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.24 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 789.055 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/find_region.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.56 sec.
Execute       db_write -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/find_region.bind.adb -f 
INFO-FLOW: Finish binding find_region.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model run_test 
Execute       schedule -model run_test 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0 seconds. Elapsed time: 0.68 seconds; current allocated memory: 789.055 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run_test.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run_test.sched.adb -f 
INFO-FLOW: Finish scheduling run_test.
Execute       set_default_model run_test 
Execute       bind -model run_test 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.26 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 789.055 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run_test.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.62 sec.
Execute       db_write -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run_test.bind.adb -f 
INFO-FLOW: Finish binding run_test.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeOutcome_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model writeOutcome_Pipeline_1 
Execute       schedule -model writeOutcome_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0 seconds. Elapsed time: 0.64 seconds; current allocated memory: 789.055 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/writeOutcome_Pipeline_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/writeOutcome_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling writeOutcome_Pipeline_1.
Execute       set_default_model writeOutcome_Pipeline_1 
Execute       bind -model writeOutcome_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 789.055 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/writeOutcome_Pipeline_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/writeOutcome_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding writeOutcome_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeOutcome' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model writeOutcome 
Execute       schedule -model writeOutcome 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 789.055 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/writeOutcome.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.16 sec.
Execute       db_write -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/writeOutcome.sched.adb -f 
INFO-FLOW: Finish scheduling writeOutcome.
Execute       set_default_model writeOutcome 
Execute       bind -model writeOutcome 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 789.055 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/writeOutcome.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/writeOutcome.bind.adb -f 
INFO-FLOW: Finish binding writeOutcome.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runTestAfterInit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model runTestAfterInit 
Execute       schedule -model runTestAfterInit 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 789.055 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/runTestAfterInit.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/runTestAfterInit.sched.adb -f 
INFO-FLOW: Finish scheduling runTestAfterInit.
Execute       set_default_model runTestAfterInit 
Execute       bind -model runTestAfterInit 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.2 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 789.055 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/runTestAfterInit.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.57 sec.
Execute       db_write -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/runTestAfterInit.bind.adb -f 
INFO-FLOW: Finish binding runTestAfterInit.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model run 
Execute       schedule -model run 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.62 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.2 seconds; current allocated memory: 789.055 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.27 sec.
Execute       db_write -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.sched.adb -f 
INFO-FLOW: Finish scheduling run.
Execute       set_default_model run 
Execute       bind -model run 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.93 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.25 seconds. CPU system time: 0 seconds. Elapsed time: 1.25 seconds; current allocated memory: 789.055 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.86 sec.
Execute       db_write -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.bind.adb -f 
INFO-FLOW: Finish binding run.
Execute       get_model_list run -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess insert_point_Pipeline_VITIS_LOOP_274_2 
Execute       rtl_gen_preprocess insert_point 
Execute       rtl_gen_preprocess entry_proc 
Execute       rtl_gen_preprocess find_region_Pipeline_VITIS_LOOP_39_1 
Execute       rtl_gen_preprocess find_region 
Execute       rtl_gen_preprocess run_test 
Execute       rtl_gen_preprocess writeOutcome_Pipeline_1 
Execute       rtl_gen_preprocess writeOutcome 
Execute       rtl_gen_preprocess runTestAfterInit 
Execute       rtl_gen_preprocess run 
INFO-FLOW: Model list for RTL generation: insert_point_Pipeline_VITIS_LOOP_274_2 insert_point entry_proc find_region_Pipeline_VITIS_LOOP_39_1 find_region run_test writeOutcome_Pipeline_1 writeOutcome runTestAfterInit run
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point_Pipeline_VITIS_LOOP_274_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model insert_point_Pipeline_VITIS_LOOP_274_2 -top_prefix run_ -sub_prefix run_ -mg_file /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_274_2.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 19 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 31 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1632_32_1_1': 48 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point_Pipeline_VITIS_LOOP_274_2'.
Command       create_rtl_model done; 0.18 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.12 seconds; current allocated memory: 789.055 MB.
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.rtl_wrap.cfg.tcl 
Execute       gen_rtl insert_point_Pipeline_VITIS_LOOP_274_2 -style xilinx -f -lang vhdl -o /home/francesco/workspace/detector_solid/solution1/syn/vhdl/run_insert_point_Pipeline_VITIS_LOOP_274_2 
Execute       gen_rtl insert_point_Pipeline_VITIS_LOOP_274_2 -style xilinx -f -lang vlog -o /home/francesco/workspace/detector_solid/solution1/syn/verilog/run_insert_point_Pipeline_VITIS_LOOP_274_2 
Execute       syn_report -csynth -model insert_point_Pipeline_VITIS_LOOP_274_2 -o /home/francesco/workspace/detector_solid/solution1/syn/report/insert_point_Pipeline_VITIS_LOOP_274_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.42 sec.
Execute       syn_report -rtlxml -model insert_point_Pipeline_VITIS_LOOP_274_2 -o /home/francesco/workspace/detector_solid/solution1/syn/report/insert_point_Pipeline_VITIS_LOOP_274_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.2 sec.
Execute       syn_report -verbosereport -model insert_point_Pipeline_VITIS_LOOP_274_2 -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_274_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.03 sec.
Execute       db_write -model insert_point_Pipeline_VITIS_LOOP_274_2 -f -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_274_2.adb 
Command       db_write done; 0.25 sec.
Execute       db_write -model insert_point_Pipeline_VITIS_LOOP_274_2 -bindview -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.15 sec.
Execute       gen_tb_info insert_point_Pipeline_VITIS_LOOP_274_2 -p /home/francesco/workspace/detector_solid/solution1/.autopilot/db -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_274_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model insert_point -top_prefix run_ -sub_prefix run_ -mg_file /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1632_32_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point'.
Command       create_rtl_model done; 0.98 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.16 seconds; current allocated memory: 821.156 MB.
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.rtl_wrap.cfg.tcl 
Execute       gen_rtl insert_point -style xilinx -f -lang vhdl -o /home/francesco/workspace/detector_solid/solution1/syn/vhdl/run_insert_point 
Execute       gen_rtl insert_point -style xilinx -f -lang vlog -o /home/francesco/workspace/detector_solid/solution1/syn/verilog/run_insert_point 
Execute       syn_report -csynth -model insert_point -o /home/francesco/workspace/detector_solid/solution1/syn/report/insert_point_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.88 sec.
Execute       syn_report -rtlxml -model insert_point -o /home/francesco/workspace/detector_solid/solution1/syn/report/insert_point_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.43 sec.
Execute       syn_report -verbosereport -model insert_point -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 2.03 sec.
Execute       db_write -model insert_point -f -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point.adb 
Command       db_write done; 0.77 sec.
Execute       db_write -model insert_point -bindview -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info insert_point -p /home/francesco/workspace/detector_solid/solution1/.autopilot/db -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model entry_proc -top_prefix run_ -sub_prefix run_ -mg_file /home/francesco/workspace/detector_solid/solution1/.autopilot/db/entry_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.85 seconds. CPU system time: 0.05 seconds. Elapsed time: 4.94 seconds; current allocated memory: 899.031 MB.
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.rtl_wrap.cfg.tcl 
Execute       gen_rtl entry_proc -style xilinx -f -lang vhdl -o /home/francesco/workspace/detector_solid/solution1/syn/vhdl/run_entry_proc 
Execute       gen_rtl entry_proc -style xilinx -f -lang vlog -o /home/francesco/workspace/detector_solid/solution1/syn/verilog/run_entry_proc 
Execute       syn_report -csynth -model entry_proc -o /home/francesco/workspace/detector_solid/solution1/syn/report/entry_proc_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model entry_proc -o /home/francesco/workspace/detector_solid/solution1/syn/report/entry_proc_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model entry_proc -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/entry_proc.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model entry_proc -f -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/entry_proc.adb 
Execute       db_write -model entry_proc -bindview -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info entry_proc -p /home/francesco/workspace/detector_solid/solution1/.autopilot/db -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/entry_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'find_region_Pipeline_VITIS_LOOP_39_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model find_region_Pipeline_VITIS_LOOP_39_1 -top_prefix run_ -sub_prefix run_ -mg_file /home/francesco/workspace/detector_solid/solution1/.autopilot/db/find_region_Pipeline_VITIS_LOOP_39_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_165_32_1_1': 24 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'find_region_Pipeline_VITIS_LOOP_39_1'.
Command       create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 908.445 MB.
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.rtl_wrap.cfg.tcl 
Execute       gen_rtl find_region_Pipeline_VITIS_LOOP_39_1 -style xilinx -f -lang vhdl -o /home/francesco/workspace/detector_solid/solution1/syn/vhdl/run_find_region_Pipeline_VITIS_LOOP_39_1 
Execute       gen_rtl find_region_Pipeline_VITIS_LOOP_39_1 -style xilinx -f -lang vlog -o /home/francesco/workspace/detector_solid/solution1/syn/verilog/run_find_region_Pipeline_VITIS_LOOP_39_1 
Execute       syn_report -csynth -model find_region_Pipeline_VITIS_LOOP_39_1 -o /home/francesco/workspace/detector_solid/solution1/syn/report/find_region_Pipeline_VITIS_LOOP_39_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.3 sec.
Execute       syn_report -rtlxml -model find_region_Pipeline_VITIS_LOOP_39_1 -o /home/francesco/workspace/detector_solid/solution1/syn/report/find_region_Pipeline_VITIS_LOOP_39_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.15 sec.
Execute       syn_report -verbosereport -model find_region_Pipeline_VITIS_LOOP_39_1 -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/find_region_Pipeline_VITIS_LOOP_39_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.69 sec.
Execute       db_write -model find_region_Pipeline_VITIS_LOOP_39_1 -f -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/find_region_Pipeline_VITIS_LOOP_39_1.adb 
Command       db_write done; 0.19 sec.
Execute       db_write -model find_region_Pipeline_VITIS_LOOP_39_1 -bindview -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info find_region_Pipeline_VITIS_LOOP_39_1 -p /home/francesco/workspace/detector_solid/solution1/.autopilot/db -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/find_region_Pipeline_VITIS_LOOP_39_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'find_region' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model find_region -top_prefix run_ -sub_prefix run_ -mg_file /home/francesco/workspace/detector_solid/solution1/.autopilot/db/find_region.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'find_region'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.6 seconds; current allocated memory: 925.469 MB.
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.rtl_wrap.cfg.tcl 
Execute       gen_rtl find_region -style xilinx -f -lang vhdl -o /home/francesco/workspace/detector_solid/solution1/syn/vhdl/run_find_region 
Execute       gen_rtl find_region -style xilinx -f -lang vlog -o /home/francesco/workspace/detector_solid/solution1/syn/verilog/run_find_region 
Execute       syn_report -csynth -model find_region -o /home/francesco/workspace/detector_solid/solution1/syn/report/find_region_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model find_region -o /home/francesco/workspace/detector_solid/solution1/syn/report/find_region_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model find_region -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/find_region.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.61 sec.
Execute       db_write -model find_region -f -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/find_region.adb 
Execute       db_write -model find_region -bindview -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info find_region -p /home/francesco/workspace/detector_solid/solution1/.autopilot/db -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/find_region 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model run_test -top_prefix run_ -sub_prefix run_ -mg_file /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run_test.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_test'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0 seconds. Elapsed time: 0.89 seconds; current allocated memory: 941.629 MB.
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.rtl_wrap.cfg.tcl 
Execute       gen_rtl run_test -style xilinx -f -lang vhdl -o /home/francesco/workspace/detector_solid/solution1/syn/vhdl/run_run_test 
Execute       gen_rtl run_test -style xilinx -f -lang vlog -o /home/francesco/workspace/detector_solid/solution1/syn/verilog/run_run_test 
Execute       syn_report -csynth -model run_test -o /home/francesco/workspace/detector_solid/solution1/syn/report/run_test_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model run_test -o /home/francesco/workspace/detector_solid/solution1/syn/report/run_test_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model run_test -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run_test.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.65 sec.
Execute       db_write -model run_test -f -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run_test.adb 
Execute       db_write -model run_test -bindview -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info run_test -p /home/francesco/workspace/detector_solid/solution1/.autopilot/db -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run_test 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writeOutcome_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model writeOutcome_Pipeline_1 -top_prefix run_ -sub_prefix run_ -mg_file /home/francesco/workspace/detector_solid/solution1/.autopilot/db/writeOutcome_Pipeline_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_84_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'writeOutcome_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.87 seconds; current allocated memory: 945.668 MB.
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.rtl_wrap.cfg.tcl 
Execute       gen_rtl writeOutcome_Pipeline_1 -style xilinx -f -lang vhdl -o /home/francesco/workspace/detector_solid/solution1/syn/vhdl/run_writeOutcome_Pipeline_1 
Execute       gen_rtl writeOutcome_Pipeline_1 -style xilinx -f -lang vlog -o /home/francesco/workspace/detector_solid/solution1/syn/verilog/run_writeOutcome_Pipeline_1 
Execute       syn_report -csynth -model writeOutcome_Pipeline_1 -o /home/francesco/workspace/detector_solid/solution1/syn/report/writeOutcome_Pipeline_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model writeOutcome_Pipeline_1 -o /home/francesco/workspace/detector_solid/solution1/syn/report/writeOutcome_Pipeline_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model writeOutcome_Pipeline_1 -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/writeOutcome_Pipeline_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model writeOutcome_Pipeline_1 -f -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/writeOutcome_Pipeline_1.adb 
Execute       db_write -model writeOutcome_Pipeline_1 -bindview -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info writeOutcome_Pipeline_1 -p /home/francesco/workspace/detector_solid/solution1/.autopilot/db -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/writeOutcome_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writeOutcome' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model writeOutcome -top_prefix run_ -sub_prefix run_ -mg_file /home/francesco/workspace/detector_solid/solution1/.autopilot/db/writeOutcome.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'writeOutcome'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 948.895 MB.
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.rtl_wrap.cfg.tcl 
Execute       gen_rtl writeOutcome -style xilinx -f -lang vhdl -o /home/francesco/workspace/detector_solid/solution1/syn/vhdl/run_writeOutcome 
Execute       gen_rtl writeOutcome -style xilinx -f -lang vlog -o /home/francesco/workspace/detector_solid/solution1/syn/verilog/run_writeOutcome 
Execute       syn_report -csynth -model writeOutcome -o /home/francesco/workspace/detector_solid/solution1/syn/report/writeOutcome_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model writeOutcome -o /home/francesco/workspace/detector_solid/solution1/syn/report/writeOutcome_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model writeOutcome -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/writeOutcome.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model writeOutcome -f -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/writeOutcome.adb 
Execute       db_write -model writeOutcome -bindview -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info writeOutcome -p /home/francesco/workspace/detector_solid/solution1/.autopilot/db -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/writeOutcome 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runTestAfterInit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model runTestAfterInit -top_prefix run_ -sub_prefix run_ -mg_file /home/francesco/workspace/detector_solid/solution1/.autopilot/db/runTestAfterInit.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'runTestAfterInit/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runTestAfterInit/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runTestAfterInit/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runTestAfterInit/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runTestAfterInit/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runTestAfterInit/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runTestAfterInit/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runTestAfterInit/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runTestAfterInit/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runTestAfterInit/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runTestAfterInit/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runTestAfterInit/m_axi_gmem_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runTestAfterInit/m_axi_gmem_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'runTestAfterInit'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 951.129 MB.
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.rtl_wrap.cfg.tcl 
Execute       gen_rtl runTestAfterInit -style xilinx -f -lang vhdl -o /home/francesco/workspace/detector_solid/solution1/syn/vhdl/run_runTestAfterInit 
Execute       gen_rtl runTestAfterInit -style xilinx -f -lang vlog -o /home/francesco/workspace/detector_solid/solution1/syn/verilog/run_runTestAfterInit 
Execute       syn_report -csynth -model runTestAfterInit -o /home/francesco/workspace/detector_solid/solution1/syn/report/runTestAfterInit_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model runTestAfterInit -o /home/francesco/workspace/detector_solid/solution1/syn/report/runTestAfterInit_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model runTestAfterInit -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/runTestAfterInit.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.58 sec.
Execute       db_write -model runTestAfterInit -f -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/runTestAfterInit.adb 
Execute       db_write -model runTestAfterInit -bindview -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info runTestAfterInit -p /home/francesco/workspace/detector_solid/solution1/.autopilot/db -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/runTestAfterInit 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model run -top_prefix  -sub_prefix run_ -mg_file /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/contr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/errorInTask' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/trainedRegions' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/data_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/data_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/data_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/data_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/data_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/data_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/data_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/data_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/data_key_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/data_key_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/data_key_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/data_key_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/data_key_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/data_key_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/data_key_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/data_key_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/n_regions_in' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/toScheduler' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'run/inputDataInRam' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/errorDescriptorInRam' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'run' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'fsmstate' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_57_RAM_AUTO_1R1W' to 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_57_RAM_bkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_56_RAM_AUTO_1R1W' to 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_56_RAM_cud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_55_RAM_AUTO_1R1W' to 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_55_RAM_dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_54_RAM_AUTO_1R1W' to 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_54_RAM_eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_53_RAM_AUTO_1R1W' to 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_53_RAM_fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_52_RAM_AUTO_1R1W' to 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_52_RAM_g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_51_RAM_AUTO_1R1W' to 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_51_RAM_hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_50_RAM_AUTO_1R1W' to 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_50_RAM_ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_49_RAM_AUTO_1R1W' to 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_49_RAM_jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_48_RAM_AUTO_1R1W' to 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_48_RAM_kbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPbPA16_8REGION_TPfS4_P6ap_intILi8EERN3hls6streamIS6_Li0EEES4_5_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPbPA16_8REGION_TPfS4_P6ap_intILi8EERN3hls6streamIS6_Li0EElbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPbPA16_8REGION_TPfS4_P6ap_intILi8EERN3hls6streamIS6_Li0EEES4_4_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPbPA16_8REGION_TPfS4_P6ap_intILi8EERN3hls6streamIS6_Li0EEmb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPbPA16_8REGION_TPfS4_P6ap_intILi8EERN3hls6streamIS6_Li0EEES4_3_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPbPA16_8REGION_TPfS4_P6ap_intILi8EERN3hls6streamIS6_Li0EEncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPbPA16_8REGION_TPfS4_P6ap_intILi8EERN3hls6streamIS6_Li0EEES4_2_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPbPA16_8REGION_TPfS4_P6ap_intILi8EERN3hls6streamIS6_Li0EEocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPbPA16_8REGION_TPfS4_P6ap_intILi8EERN3hls6streamIS6_Li0EEES4_1_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPbPA16_8REGION_TPfS4_P6ap_intILi8EERN3hls6streamIS6_Li0EEpcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPbPA16_8REGION_TPfS4_P6ap_intILi8EERN3hls6streamIS6_Li0EEES4_s_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPbPA16_8REGION_TPfS4_P6ap_intILi8EERN3hls6streamIS6_Li0EEqcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_47_RAM_AUTO_1R1W' to 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_47_RAM_rcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_31_RAM_AUTO_1R1W' to 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_31_RAM_sc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_15_RAM_AUTO_1R1W' to 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_15_RAM_tde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_46_RAM_AUTO_1R1W' to 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_46_RAM_udo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_30_RAM_AUTO_1R1W' to 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_30_RAM_vdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_14_RAM_AUTO_1R1W' to 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_14_RAM_wdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_45_RAM_AUTO_1R1W' to 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_45_RAM_xdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_29_RAM_AUTO_1R1W' to 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_29_RAM_yd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_13_RAM_AUTO_1R1W' to 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_13_RAM_zec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_44_RAM_AUTO_1R1W' to 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_44_RAM_Aem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_28_RAM_AUTO_1R1W' to 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_28_RAM_Bew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_12_RAM_AUTO_1R1W' to 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_12_RAM_CeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_43_RAM_AUTO_1R1W' to 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_43_RAM_DeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_27_RAM_AUTO_1R1W' to 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_27_RAM_Ee0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_11_RAM_AUTO_1R1W' to 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_11_RAM_Ffa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_42_RAM_AUTO_1R1W' to 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_42_RAM_Gfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_26_RAM_AUTO_1R1W' to 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_26_RAM_Hfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_10_RAM_AUTO_1R1W' to 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_10_RAM_IfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_41_RAM_AUTO_1R1W' to 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_41_RAM_JfO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_25_RAM_AUTO_1R1W' to 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_25_RAM_KfY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_9_RAM_AUTO_1R1W' to 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_9_RAM_ALf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_40_RAM_AUTO_1R1W' to 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_40_RAM_Mgi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_24_RAM_AUTO_1R1W' to 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_24_RAM_Ngs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_8_RAM_AUTO_1R1W' to 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_8_RAM_AOgC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_39_RAM_AUTO_1R1W' to 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_39_RAM_PgM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_23_RAM_AUTO_1R1W' to 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_23_RAM_QgW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_7_RAM_AUTO_1R1W' to 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_7_RAM_ARg6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_38_RAM_AUTO_1R1W' to 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_38_RAM_Shg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_22_RAM_AUTO_1R1W' to 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_22_RAM_Thq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_6_RAM_AUTO_1R1W' to 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_6_RAM_AUhA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_37_RAM_AUTO_1R1W' to 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_37_RAM_VhK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_21_RAM_AUTO_1R1W' to 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_21_RAM_WhU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_5_RAM_AUTO_1R1W' to 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_5_RAM_AXh4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_36_RAM_AUTO_1R1W' to 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_36_RAM_Yie' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_20_RAM_AUTO_1R1W' to 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_20_RAM_Zio' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_4_RAM_AUTO_1R1W' to 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_4_RAM_A0iy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_35_RAM_AUTO_1R1W' to 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_35_RAM_1iI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_19_RAM_AUTO_1R1W' to 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_19_RAM_2iS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_3_RAM_AUTO_1R1W' to 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_3_RAM_A3i2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_34_RAM_AUTO_1R1W' to 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_34_RAM_4jc' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_18_RAM_AUTO_1R1W' to 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_18_RAM_5jm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_2_RAM_AUTO_1R1W' to 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_2_RAM_A6jw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_33_RAM_AUTO_1R1W' to 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_33_RAM_7jG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_17_RAM_AUTO_1R1W' to 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_17_RAM_8jQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_1_RAM_AUTO_1R1W' to 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_1_RAM_A9j0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_32_RAM_AUTO_1R1W' to 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_32_RAM_bak' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_16_RAM_AUTO_1R1W' to 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_16_RAM_bbk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_RAM_AUTO_1R1W' to 'run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_RAM_AUTbck' due to the length limit 80
WARNING: [RTGEN 206-101] Register 'test' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'contr', 'errorInTask', 'trainedRegions', 'data_0', 'data_1', 'data_2', 'data_3', 'data_4', 'data_5', 'data_6', 'data_7', 'data_key_0', 'data_key_1', 'data_key_2', 'data_key_3', 'data_key_4', 'data_key_5', 'data_key_6', 'data_key_7', 'n_regions_in', 'inputDataInRam', 'errorDescriptorInRam' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mux_164_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'run'.
Command       create_rtl_model done; 0.89 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.55 seconds; current allocated memory: 965.832 MB.
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.rtl_wrap.cfg.tcl 
Execute       gen_rtl run -istop -style xilinx -f -lang vhdl -o /home/francesco/workspace/detector_solid/solution1/syn/vhdl/run 
Command       gen_rtl done; 0.15 sec.
Execute       gen_rtl run -istop -style xilinx -f -lang vlog -o /home/francesco/workspace/detector_solid/solution1/syn/verilog/run 
Execute       syn_report -csynth -model run -o /home/francesco/workspace/detector_solid/solution1/syn/report/run_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model run -o /home/francesco/workspace/detector_solid/solution1/syn/report/run_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model run -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.86 sec.
Execute       db_write -model run -f -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.adb 
Command       db_write done; 0.14 sec.
Execute       db_write -model run -bindview -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info run -p /home/francesco/workspace/detector_solid/solution1/.autopilot/db -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run 
Execute       export_constraint_db -f -tool general -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.constraint.tcl 
Execute       syn_report -designview -model run -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.design.xml 
Command       syn_report done; 1.86 sec.
Execute       syn_report -csynthDesign -model run -o /home/francesco/workspace/detector_solid/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model run -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model run -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks run 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain run 
INFO-FLOW: Model list for RTL component generation: insert_point_Pipeline_VITIS_LOOP_274_2 insert_point entry_proc find_region_Pipeline_VITIS_LOOP_39_1 find_region run_test writeOutcome_Pipeline_1 writeOutcome runTestAfterInit run
INFO-FLOW: Handling components in module [insert_point_Pipeline_VITIS_LOOP_274_2] ... 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_274_2.compgen.tcl 
INFO-FLOW: Found component run_fsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model run_fsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component run_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model run_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component run_fmul_32ns_32ns_32_2_max_dsp_1.
INFO-FLOW: Append model run_fmul_32ns_32ns_32_2_max_dsp_1
INFO-FLOW: Found component run_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model run_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component run_mux_1632_32_1_1.
INFO-FLOW: Append model run_mux_1632_32_1_1
INFO-FLOW: Handling components in module [insert_point] ... 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point.compgen.tcl 
INFO-FLOW: Found component run_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model run_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component run_fmul_32ns_32ns_32_2_max_dsp_1.
INFO-FLOW: Append model run_fmul_32ns_32ns_32_2_max_dsp_1
INFO-FLOW: Found component run_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model run_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component run_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model run_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component run_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model run_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Handling components in module [entry_proc] ... 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/entry_proc.compgen.tcl 
INFO-FLOW: Handling components in module [find_region_Pipeline_VITIS_LOOP_39_1] ... 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/find_region_Pipeline_VITIS_LOOP_39_1.compgen.tcl 
INFO-FLOW: Found component run_fdiv_32ns_32ns_32_9_no_dsp_1.
INFO-FLOW: Append model run_fdiv_32ns_32ns_32_9_no_dsp_1
INFO-FLOW: Found component run_mux_165_32_1_1.
INFO-FLOW: Append model run_mux_165_32_1_1
INFO-FLOW: Handling components in module [find_region] ... 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/find_region.compgen.tcl 
INFO-FLOW: Handling components in module [run_test] ... 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run_test.compgen.tcl 
INFO-FLOW: Handling components in module [writeOutcome_Pipeline_1] ... 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/writeOutcome_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component run_mux_84_32_1_1.
INFO-FLOW: Append model run_mux_84_32_1_1
INFO-FLOW: Found component run_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model run_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [writeOutcome] ... 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/writeOutcome.compgen.tcl 
INFO-FLOW: Found component run_writeOutcome_err_errorAov_RAM_AUTO_1R1W.
INFO-FLOW: Append model run_writeOutcome_err_errorAov_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [runTestAfterInit] ... 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/runTestAfterInit.compgen.tcl 
INFO-FLOW: Found component run_fifo_w4_d3_S.
INFO-FLOW: Append model run_fifo_w4_d3_S
INFO-FLOW: Found component run_fifo_w8_d3_S.
INFO-FLOW: Append model run_fifo_w8_d3_S
INFO-FLOW: Found component run_fifo_w8_d3_S.
INFO-FLOW: Append model run_fifo_w8_d3_S
INFO-FLOW: Found component run_fifo_w16_d3_S.
INFO-FLOW: Append model run_fifo_w16_d3_S
INFO-FLOW: Found component run_fifo_w64_d3_S.
INFO-FLOW: Append model run_fifo_w64_d3_S
INFO-FLOW: Found component run_fifo_w32_d2_S.
INFO-FLOW: Append model run_fifo_w32_d2_S
INFO-FLOW: Found component run_fifo_w32_d2_S.
INFO-FLOW: Append model run_fifo_w32_d2_S
INFO-FLOW: Found component run_fifo_w32_d2_S.
INFO-FLOW: Append model run_fifo_w32_d2_S
INFO-FLOW: Found component run_fifo_w32_d2_S.
INFO-FLOW: Append model run_fifo_w32_d2_S
INFO-FLOW: Found component run_fifo_w32_d2_S.
INFO-FLOW: Append model run_fifo_w32_d2_S
INFO-FLOW: Found component run_fifo_w32_d2_S.
INFO-FLOW: Append model run_fifo_w32_d2_S
INFO-FLOW: Found component run_fifo_w32_d2_S.
INFO-FLOW: Append model run_fifo_w32_d2_S
INFO-FLOW: Found component run_fifo_w32_d2_S.
INFO-FLOW: Append model run_fifo_w32_d2_S
INFO-FLOW: Found component run_fifo_w1_d2_S.
INFO-FLOW: Append model run_fifo_w1_d2_S
INFO-FLOW: Handling components in module [run] ... 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.compgen.tcl 
INFO-FLOW: Found component run_mux_164_8_1_1.
INFO-FLOW: Append model run_mux_164_8_1_1
INFO-FLOW: Found component run_run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_57_RAM_bkb.
INFO-FLOW: Append model run_run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_57_RAM_bkb
INFO-FLOW: Found component run_run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_47_RAM_rcU.
INFO-FLOW: Append model run_run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_47_RAM_rcU
INFO-FLOW: Found component run_gmem_m_axi.
INFO-FLOW: Append model run_gmem_m_axi
INFO-FLOW: Found component run_control_s_axi.
INFO-FLOW: Append model run_control_s_axi
INFO-FLOW: Found component run_regslice_both.
INFO-FLOW: Append model run_regslice_both
INFO-FLOW: Append model insert_point_Pipeline_VITIS_LOOP_274_2
INFO-FLOW: Append model insert_point
INFO-FLOW: Append model entry_proc
INFO-FLOW: Append model find_region_Pipeline_VITIS_LOOP_39_1
INFO-FLOW: Append model find_region
INFO-FLOW: Append model run_test
INFO-FLOW: Append model writeOutcome_Pipeline_1
INFO-FLOW: Append model writeOutcome
INFO-FLOW: Append model runTestAfterInit
INFO-FLOW: Append model run
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: run_fsub_32ns_32ns_32_4_full_dsp_1 run_fadd_32ns_32ns_32_4_full_dsp_1 run_fmul_32ns_32ns_32_2_max_dsp_1 run_fcmp_32ns_32ns_1_2_no_dsp_1 run_mux_1632_32_1_1 run_faddfsub_32ns_32ns_32_4_full_dsp_1 run_fmul_32ns_32ns_32_2_max_dsp_1 run_fcmp_32ns_32ns_1_2_no_dsp_1 run_fcmp_32ns_32ns_1_2_no_dsp_1 run_fcmp_32ns_32ns_1_2_no_dsp_1 run_fdiv_32ns_32ns_32_9_no_dsp_1 run_mux_165_32_1_1 run_mux_84_32_1_1 run_flow_control_loop_pipe_sequential_init run_writeOutcome_err_errorAov_RAM_AUTO_1R1W run_fifo_w4_d3_S run_fifo_w8_d3_S run_fifo_w8_d3_S run_fifo_w16_d3_S run_fifo_w64_d3_S run_fifo_w32_d2_S run_fifo_w32_d2_S run_fifo_w32_d2_S run_fifo_w32_d2_S run_fifo_w32_d2_S run_fifo_w32_d2_S run_fifo_w32_d2_S run_fifo_w32_d2_S run_fifo_w1_d2_S run_mux_164_8_1_1 run_run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_57_RAM_bkb run_run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_47_RAM_rcU run_gmem_m_axi run_control_s_axi run_regslice_both insert_point_Pipeline_VITIS_LOOP_274_2 insert_point entry_proc find_region_Pipeline_VITIS_LOOP_39_1 find_region run_test writeOutcome_Pipeline_1 writeOutcome runTestAfterInit run
INFO-FLOW: Generating /home/francesco/workspace/detector_solid/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model run_fsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model run_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model run_fmul_32ns_32ns_32_2_max_dsp_1
INFO-FLOW: To file: write model run_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model run_mux_1632_32_1_1
INFO-FLOW: To file: write model run_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model run_fmul_32ns_32ns_32_2_max_dsp_1
INFO-FLOW: To file: write model run_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model run_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model run_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model run_fdiv_32ns_32ns_32_9_no_dsp_1
INFO-FLOW: To file: write model run_mux_165_32_1_1
INFO-FLOW: To file: write model run_mux_84_32_1_1
INFO-FLOW: To file: write model run_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model run_writeOutcome_err_errorAov_RAM_AUTO_1R1W
INFO-FLOW: To file: write model run_fifo_w4_d3_S
INFO-FLOW: To file: write model run_fifo_w8_d3_S
INFO-FLOW: To file: write model run_fifo_w8_d3_S
INFO-FLOW: To file: write model run_fifo_w16_d3_S
INFO-FLOW: To file: write model run_fifo_w64_d3_S
INFO-FLOW: To file: write model run_fifo_w32_d2_S
INFO-FLOW: To file: write model run_fifo_w32_d2_S
INFO-FLOW: To file: write model run_fifo_w32_d2_S
INFO-FLOW: To file: write model run_fifo_w32_d2_S
INFO-FLOW: To file: write model run_fifo_w32_d2_S
INFO-FLOW: To file: write model run_fifo_w32_d2_S
INFO-FLOW: To file: write model run_fifo_w32_d2_S
INFO-FLOW: To file: write model run_fifo_w32_d2_S
INFO-FLOW: To file: write model run_fifo_w1_d2_S
INFO-FLOW: To file: write model run_mux_164_8_1_1
INFO-FLOW: To file: write model run_run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_57_RAM_bkb
INFO-FLOW: To file: write model run_run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_47_RAM_rcU
INFO-FLOW: To file: write model run_gmem_m_axi
INFO-FLOW: To file: write model run_control_s_axi
INFO-FLOW: To file: write model run_regslice_both
INFO-FLOW: To file: write model insert_point_Pipeline_VITIS_LOOP_274_2
INFO-FLOW: To file: write model insert_point
INFO-FLOW: To file: write model entry_proc
INFO-FLOW: To file: write model find_region_Pipeline_VITIS_LOOP_39_1
INFO-FLOW: To file: write model find_region
INFO-FLOW: To file: write model run_test
INFO-FLOW: To file: write model writeOutcome_Pipeline_1
INFO-FLOW: To file: write model writeOutcome
INFO-FLOW: To file: write model runTestAfterInit
INFO-FLOW: To file: write model run
INFO-FLOW: Generating /home/francesco/workspace/detector_solid/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/francesco/workspace/detector_solid/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=20 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/francesco/workspace/detector_solid/solution1/.autopilot/db/vhdl' dstVlogDir='/home/francesco/workspace/detector_solid/solution1/.autopilot/db/vlog' tclDir='/home/francesco/workspace/detector_solid/solution1/.autopilot/db' modelList='run_fsub_32ns_32ns_32_4_full_dsp_1
run_fadd_32ns_32ns_32_4_full_dsp_1
run_fmul_32ns_32ns_32_2_max_dsp_1
run_fcmp_32ns_32ns_1_2_no_dsp_1
run_mux_1632_32_1_1
run_faddfsub_32ns_32ns_32_4_full_dsp_1
run_fmul_32ns_32ns_32_2_max_dsp_1
run_fcmp_32ns_32ns_1_2_no_dsp_1
run_fcmp_32ns_32ns_1_2_no_dsp_1
run_fcmp_32ns_32ns_1_2_no_dsp_1
run_fdiv_32ns_32ns_32_9_no_dsp_1
run_mux_165_32_1_1
run_mux_84_32_1_1
run_flow_control_loop_pipe_sequential_init
run_writeOutcome_err_errorAov_RAM_AUTO_1R1W
run_fifo_w4_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w16_d3_S
run_fifo_w64_d3_S
run_fifo_w32_d2_S
run_fifo_w32_d2_S
run_fifo_w32_d2_S
run_fifo_w32_d2_S
run_fifo_w32_d2_S
run_fifo_w32_d2_S
run_fifo_w32_d2_S
run_fifo_w32_d2_S
run_fifo_w1_d2_S
run_mux_164_8_1_1
run_run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_57_RAM_bkb
run_run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_47_RAM_rcU
run_gmem_m_axi
run_control_s_axi
run_regslice_both
insert_point_Pipeline_VITIS_LOOP_274_2
insert_point
entry_proc
find_region_Pipeline_VITIS_LOOP_39_1
find_region
run_test
writeOutcome_Pipeline_1
writeOutcome
runTestAfterInit
run
' expOnly='0'
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_274_2.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point.compgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/entry_proc.compgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/find_region_Pipeline_VITIS_LOOP_39_1.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/find_region.compgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run_test.compgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/writeOutcome_Pipeline_1.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/writeOutcome.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'run_writeOutcome_err_errorAov_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/runTestAfterInit.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'errorInTask1_c_U(run_fifo_w4_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'taskId_c_U(run_fifo_w8_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'checkId_c_U(run_fifo_w8_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'uniId_c_U(run_fifo_w16_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'errorDescriptorInRam_c_U(run_fifo_w64_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_0_c_U(run_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_1_c_U(run_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_2_c_U(run_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_3_c_U(run_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_4_c_U(run_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_5_c_U(run_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_6_c_U(run_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_7_c_U(run_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'error_U(run_fifo_w1_d2_S)' using Shift Registers.
Command       ap_source done; 0.29 sec.
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'run_run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_57_RAM_bkb_ram (RAM)' using auto RAMs with reset.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'run_run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_47_RAM_rcU_ram (RAM)' using auto RAMs with reset.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 5 seconds. CPU system time: 0.05 seconds. Elapsed time: 5.05 seconds; current allocated memory: 993.531 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='run_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name entry_proc
INFO-FLOW: No bind nodes found for module_name find_region
INFO-FLOW: No bind nodes found for module_name run_test
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -ignore_long_run_time 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_auto_restart_counter 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -deadlock_detection 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/francesco/workspace/detector_solid/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='run_fsub_32ns_32ns_32_4_full_dsp_1
run_fadd_32ns_32ns_32_4_full_dsp_1
run_fmul_32ns_32ns_32_2_max_dsp_1
run_fcmp_32ns_32ns_1_2_no_dsp_1
run_mux_1632_32_1_1
run_faddfsub_32ns_32ns_32_4_full_dsp_1
run_fmul_32ns_32ns_32_2_max_dsp_1
run_fcmp_32ns_32ns_1_2_no_dsp_1
run_fcmp_32ns_32ns_1_2_no_dsp_1
run_fcmp_32ns_32ns_1_2_no_dsp_1
run_fdiv_32ns_32ns_32_9_no_dsp_1
run_mux_165_32_1_1
run_mux_84_32_1_1
run_flow_control_loop_pipe_sequential_init
run_writeOutcome_err_errorAov_RAM_AUTO_1R1W
run_fifo_w4_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w16_d3_S
run_fifo_w64_d3_S
run_fifo_w32_d2_S
run_fifo_w32_d2_S
run_fifo_w32_d2_S
run_fifo_w32_d2_S
run_fifo_w32_d2_S
run_fifo_w32_d2_S
run_fifo_w32_d2_S
run_fifo_w32_d2_S
run_fifo_w1_d2_S
run_mux_164_8_1_1
run_run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_57_RAM_bkb
run_run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_47_RAM_rcU
run_gmem_m_axi
run_control_s_axi
run_regslice_both
insert_point_Pipeline_VITIS_LOOP_274_2
insert_point
entry_proc
find_region_Pipeline_VITIS_LOOP_39_1
find_region
run_test
writeOutcome_Pipeline_1
writeOutcome
runTestAfterInit
run
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.tbgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.compgen.dataonly.tcl 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.compgen.dataonly.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.rtl_wrap.cfg.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       get_config_export -vendor 
Execute       get_config_export -library 
Execute       get_config_export -version 
Execute       get_config_export -ipname 
Execute       get_config_export -taxonomy 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_274_2.tbgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point.tbgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/entry_proc.tbgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/find_region_Pipeline_VITIS_LOOP_39_1.tbgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/find_region.tbgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run_test.tbgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/writeOutcome_Pipeline_1.tbgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/writeOutcome.tbgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/runTestAfterInit.tbgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.tbgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.constraint.tcl 
Execute       sc_get_clocks run 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
Execute       source /home/francesco/workspace/detector_solid/solution1/impl/misc/run_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/impl/misc/run_faddfsub_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/impl/misc/run_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/impl/misc/run_fdiv_32ns_32ns_32_9_no_dsp_1_ip.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/impl/misc/run_fmul_32ns_32ns_32_2_max_dsp_1_ip.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/impl/misc/run_fsub_32ns_32ns_32_4_full_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE run LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem_m_axi_U SOURCE {} VARIABLE {} MODULE run LOOP {} BUNDLEDNAME gmem DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST run MODULE2INSTS {run run insert_point grp_insert_point_fu_4261 insert_point_Pipeline_VITIS_LOOP_274_2 grp_insert_point_Pipeline_VITIS_LOOP_274_2_fu_18994 runTestAfterInit grp_runTestAfterInit_fu_4467 run_test run_test_U0 find_region grp_find_region_fu_313 find_region_Pipeline_VITIS_LOOP_39_1 grp_find_region_Pipeline_VITIS_LOOP_39_1_fu_3716 entry_proc entry_proc_U0 writeOutcome writeOutcome_U0 writeOutcome_Pipeline_1 grp_writeOutcome_Pipeline_1_fu_347} INST2MODULE {run run grp_insert_point_fu_4261 insert_point grp_insert_point_Pipeline_VITIS_LOOP_274_2_fu_18994 insert_point_Pipeline_VITIS_LOOP_274_2 grp_runTestAfterInit_fu_4467 runTestAfterInit run_test_U0 run_test grp_find_region_fu_313 find_region grp_find_region_Pipeline_VITIS_LOOP_39_1_fu_3716 find_region_Pipeline_VITIS_LOOP_39_1 entry_proc_U0 entry_proc writeOutcome_U0 writeOutcome grp_writeOutcome_Pipeline_1_fu_347 writeOutcome_Pipeline_1} INSTDATA {run {DEPTH 1 CHILDREN {grp_insert_point_fu_4261 grp_runTestAfterInit_fu_4467}} grp_insert_point_fu_4261 {DEPTH 2 CHILDREN grp_insert_point_Pipeline_VITIS_LOOP_274_2_fu_18994} grp_insert_point_Pipeline_VITIS_LOOP_274_2_fu_18994 {DEPTH 3 CHILDREN {}} grp_runTestAfterInit_fu_4467 {DEPTH 2 CHILDREN {run_test_U0 entry_proc_U0 writeOutcome_U0}} run_test_U0 {DEPTH 3 CHILDREN grp_find_region_fu_313} grp_find_region_fu_313 {DEPTH 4 CHILDREN grp_find_region_Pipeline_VITIS_LOOP_39_1_fu_3716} grp_find_region_Pipeline_VITIS_LOOP_39_1_fu_3716 {DEPTH 5 CHILDREN {}} entry_proc_U0 {DEPTH 3 CHILDREN {}} writeOutcome_U0 {DEPTH 3 CHILDREN grp_writeOutcome_Pipeline_1_fu_347} grp_writeOutcome_Pipeline_1_fu_347 {DEPTH 4 CHILDREN {}}} MODULEDATA {insert_point_Pipeline_VITIS_LOOP_274_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_6_fu_3677_p2 SOURCE detector_solid/abs_solid_detector.cpp:274 VARIABLE i_6 LOOP VITIS_LOOP_274_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U9 SOURCE detector_solid/abs_solid_detector.cpp:303 VARIABLE distance LOOP VITIS_LOOP_274_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U2 SOURCE detector_solid/abs_solid_detector.cpp:307 VARIABLE d1 LOOP VITIS_LOOP_274_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U2 SOURCE detector_solid/abs_solid_detector.cpp:308 VARIABLE d2 LOOP VITIS_LOOP_274_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U3 SOURCE detector_solid/abs_solid_detector.cpp:311 VARIABLE sub LOOP VITIS_LOOP_274_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U10 SOURCE detector_solid/abs_solid_detector.cpp:311 VARIABLE ov LOOP VITIS_LOOP_274_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U3 SOURCE detector_solid/abs_solid_detector.cpp:313 VARIABLE sub2 LOOP VITIS_LOOP_274_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U10 SOURCE detector_solid/abs_solid_detector.cpp:313 VARIABLE ov_1 LOOP VITIS_LOOP_274_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U6 SOURCE detector_solid/abs_solid_detector.cpp:302 VARIABLE d_1 LOOP VITIS_LOOP_274_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U42 SOURCE detector_solid/abs_solid_detector.cpp:303 VARIABLE mul_1 LOOP VITIS_LOOP_274_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U18 SOURCE detector_solid/abs_solid_detector.cpp:303 VARIABLE distance_1 LOOP VITIS_LOOP_274_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U4 SOURCE detector_solid/abs_solid_detector.cpp:307 VARIABLE d1_1 LOOP VITIS_LOOP_274_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U4 SOURCE detector_solid/abs_solid_detector.cpp:308 VARIABLE d2_1 LOOP VITIS_LOOP_274_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U5 SOURCE detector_solid/abs_solid_detector.cpp:311 VARIABLE sub84_1 LOOP VITIS_LOOP_274_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U11 SOURCE detector_solid/abs_solid_detector.cpp:311 VARIABLE ov_4 LOOP VITIS_LOOP_274_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U5 SOURCE detector_solid/abs_solid_detector.cpp:313 VARIABLE sub96_1 LOOP VITIS_LOOP_274_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U11 SOURCE detector_solid/abs_solid_detector.cpp:313 VARIABLE ov_5 LOOP VITIS_LOOP_274_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U43 SOURCE detector_solid/abs_solid_detector.cpp:315 VARIABLE overlap_1 LOOP VITIS_LOOP_274_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U14 SOURCE detector_solid/abs_solid_detector.cpp:302 VARIABLE d_2 LOOP VITIS_LOOP_274_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U44 SOURCE detector_solid/abs_solid_detector.cpp:303 VARIABLE mul_2 LOOP VITIS_LOOP_274_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U26 SOURCE detector_solid/abs_solid_detector.cpp:303 VARIABLE distance_2 LOOP VITIS_LOOP_274_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U7 SOURCE detector_solid/abs_solid_detector.cpp:307 VARIABLE d1_2 LOOP VITIS_LOOP_274_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U7 SOURCE detector_solid/abs_solid_detector.cpp:308 VARIABLE d2_2 LOOP VITIS_LOOP_274_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U8 SOURCE detector_solid/abs_solid_detector.cpp:311 VARIABLE sub84_2 LOOP VITIS_LOOP_274_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U15 SOURCE detector_solid/abs_solid_detector.cpp:311 VARIABLE ov_8 LOOP VITIS_LOOP_274_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U8 SOURCE detector_solid/abs_solid_detector.cpp:313 VARIABLE sub96_2 LOOP VITIS_LOOP_274_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U15 SOURCE detector_solid/abs_solid_detector.cpp:313 VARIABLE ov_9 LOOP VITIS_LOOP_274_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U45 SOURCE detector_solid/abs_solid_detector.cpp:315 VARIABLE overlap_2 LOOP VITIS_LOOP_274_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U22 SOURCE detector_solid/abs_solid_detector.cpp:302 VARIABLE d_3 LOOP VITIS_LOOP_274_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U46 SOURCE detector_solid/abs_solid_detector.cpp:303 VARIABLE mul_3 LOOP VITIS_LOOP_274_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U35 SOURCE detector_solid/abs_solid_detector.cpp:303 VARIABLE distance_3 LOOP VITIS_LOOP_274_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U12 SOURCE detector_solid/abs_solid_detector.cpp:307 VARIABLE d1_3 LOOP VITIS_LOOP_274_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U12 SOURCE detector_solid/abs_solid_detector.cpp:308 VARIABLE d2_3 LOOP VITIS_LOOP_274_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U13 SOURCE detector_solid/abs_solid_detector.cpp:311 VARIABLE sub84_3 LOOP VITIS_LOOP_274_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U19 SOURCE detector_solid/abs_solid_detector.cpp:311 VARIABLE ov_12 LOOP VITIS_LOOP_274_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U13 SOURCE detector_solid/abs_solid_detector.cpp:313 VARIABLE sub96_3 LOOP VITIS_LOOP_274_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U19 SOURCE detector_solid/abs_solid_detector.cpp:313 VARIABLE ov_13 LOOP VITIS_LOOP_274_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U47 SOURCE detector_solid/abs_solid_detector.cpp:315 VARIABLE overlap_3 LOOP VITIS_LOOP_274_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U30 SOURCE detector_solid/abs_solid_detector.cpp:302 VARIABLE d_4 LOOP VITIS_LOOP_274_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE detector_solid/abs_solid_detector.cpp:303 VARIABLE mul_4 LOOP VITIS_LOOP_274_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U37 SOURCE detector_solid/abs_solid_detector.cpp:303 VARIABLE distance_4 LOOP VITIS_LOOP_274_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U16 SOURCE detector_solid/abs_solid_detector.cpp:307 VARIABLE d1_4 LOOP VITIS_LOOP_274_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U16 SOURCE detector_solid/abs_solid_detector.cpp:308 VARIABLE d2_4 LOOP VITIS_LOOP_274_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U17 SOURCE detector_solid/abs_solid_detector.cpp:311 VARIABLE sub84_4 LOOP VITIS_LOOP_274_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U23 SOURCE detector_solid/abs_solid_detector.cpp:311 VARIABLE ov_16 LOOP VITIS_LOOP_274_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U17 SOURCE detector_solid/abs_solid_detector.cpp:313 VARIABLE sub96_4 LOOP VITIS_LOOP_274_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U23 SOURCE detector_solid/abs_solid_detector.cpp:313 VARIABLE ov_17 LOOP VITIS_LOOP_274_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U48 SOURCE detector_solid/abs_solid_detector.cpp:315 VARIABLE overlap_4 LOOP VITIS_LOOP_274_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U31 SOURCE detector_solid/abs_solid_detector.cpp:302 VARIABLE d_5 LOOP VITIS_LOOP_274_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE detector_solid/abs_solid_detector.cpp:303 VARIABLE mul_5 LOOP VITIS_LOOP_274_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U38 SOURCE detector_solid/abs_solid_detector.cpp:303 VARIABLE distance_5 LOOP VITIS_LOOP_274_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U20 SOURCE detector_solid/abs_solid_detector.cpp:307 VARIABLE d1_5 LOOP VITIS_LOOP_274_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U20 SOURCE detector_solid/abs_solid_detector.cpp:308 VARIABLE d2_5 LOOP VITIS_LOOP_274_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U21 SOURCE detector_solid/abs_solid_detector.cpp:311 VARIABLE sub84_5 LOOP VITIS_LOOP_274_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U27 SOURCE detector_solid/abs_solid_detector.cpp:311 VARIABLE ov_20 LOOP VITIS_LOOP_274_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U21 SOURCE detector_solid/abs_solid_detector.cpp:313 VARIABLE sub96_5 LOOP VITIS_LOOP_274_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U27 SOURCE detector_solid/abs_solid_detector.cpp:313 VARIABLE ov_21 LOOP VITIS_LOOP_274_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE detector_solid/abs_solid_detector.cpp:315 VARIABLE overlap_5 LOOP VITIS_LOOP_274_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U32 SOURCE detector_solid/abs_solid_detector.cpp:302 VARIABLE d_6 LOOP VITIS_LOOP_274_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U54 SOURCE detector_solid/abs_solid_detector.cpp:303 VARIABLE mul_6 LOOP VITIS_LOOP_274_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U39 SOURCE detector_solid/abs_solid_detector.cpp:303 VARIABLE distance_6 LOOP VITIS_LOOP_274_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U24 SOURCE detector_solid/abs_solid_detector.cpp:307 VARIABLE d1_6 LOOP VITIS_LOOP_274_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U24 SOURCE detector_solid/abs_solid_detector.cpp:308 VARIABLE d2_6 LOOP VITIS_LOOP_274_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U25 SOURCE detector_solid/abs_solid_detector.cpp:311 VARIABLE sub84_6 LOOP VITIS_LOOP_274_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U33 SOURCE detector_solid/abs_solid_detector.cpp:311 VARIABLE ov_24 LOOP VITIS_LOOP_274_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U25 SOURCE detector_solid/abs_solid_detector.cpp:313 VARIABLE sub96_6 LOOP VITIS_LOOP_274_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U33 SOURCE detector_solid/abs_solid_detector.cpp:313 VARIABLE ov_25 LOOP VITIS_LOOP_274_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE detector_solid/abs_solid_detector.cpp:315 VARIABLE overlap_6 LOOP VITIS_LOOP_274_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U34 SOURCE detector_solid/abs_solid_detector.cpp:302 VARIABLE d_7 LOOP VITIS_LOOP_274_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE detector_solid/abs_solid_detector.cpp:303 VARIABLE mul_7 LOOP VITIS_LOOP_274_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U40 SOURCE detector_solid/abs_solid_detector.cpp:303 VARIABLE distance_7 LOOP VITIS_LOOP_274_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U28 SOURCE detector_solid/abs_solid_detector.cpp:307 VARIABLE d1_7 LOOP VITIS_LOOP_274_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U28 SOURCE detector_solid/abs_solid_detector.cpp:308 VARIABLE d2_7 LOOP VITIS_LOOP_274_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U29 SOURCE detector_solid/abs_solid_detector.cpp:311 VARIABLE sub84_7 LOOP VITIS_LOOP_274_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U36 SOURCE detector_solid/abs_solid_detector.cpp:311 VARIABLE ov_28 LOOP VITIS_LOOP_274_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U29 SOURCE detector_solid/abs_solid_detector.cpp:313 VARIABLE sub96_7 LOOP VITIS_LOOP_274_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U36 SOURCE detector_solid/abs_solid_detector.cpp:313 VARIABLE ov_29 LOOP VITIS_LOOP_274_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE detector_solid/abs_solid_detector.cpp:315 VARIABLE overlap_7 LOOP VITIS_LOOP_274_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME iterctr_1_fu_3833_p2 SOURCE detector_solid/abs_solid_detector.cpp:337 VARIABLE iterctr_1 LOOP VITIS_LOOP_274_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_real_1_fu_3845_p2 SOURCE detector_solid/abs_solid_detector.cpp:359 VARIABLE k_real_1 LOOP VITIS_LOOP_274_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_real_fu_3861_p2 SOURCE detector_solid/abs_solid_detector.cpp:341 VARIABLE i_real LOOP VITIS_LOOP_274_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME iter_1_fu_3867_p2 SOURCE detector_solid/abs_solid_detector.cpp:342 VARIABLE iter_1 LOOP VITIS_LOOP_274_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 120 BRAM 0 URAM 0}} insert_point {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln886_fu_24428_p2 SOURCE /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U516 SOURCE detector_solid/abs_solid_detector.cpp:373 VARIABLE add LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U517 SOURCE detector_solid/abs_solid_detector.cpp:373 VARIABLE conv LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U516 SOURCE detector_solid/abs_solid_detector.cpp:373 VARIABLE add197_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U517 SOURCE detector_solid/abs_solid_detector.cpp:373 VARIABLE conv199_1 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U516 SOURCE detector_solid/abs_solid_detector.cpp:373 VARIABLE add197_2 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U517 SOURCE detector_solid/abs_solid_detector.cpp:373 VARIABLE conv199_2 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U516 SOURCE detector_solid/abs_solid_detector.cpp:373 VARIABLE add197_3 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U517 SOURCE detector_solid/abs_solid_detector.cpp:373 VARIABLE conv199_3 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U516 SOURCE detector_solid/abs_solid_detector.cpp:373 VARIABLE add197_4 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U517 SOURCE detector_solid/abs_solid_detector.cpp:373 VARIABLE conv199_4 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U516 SOURCE detector_solid/abs_solid_detector.cpp:373 VARIABLE add197_5 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U517 SOURCE detector_solid/abs_solid_detector.cpp:373 VARIABLE conv199_5 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U516 SOURCE detector_solid/abs_solid_detector.cpp:373 VARIABLE add197_6 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U517 SOURCE detector_solid/abs_solid_detector.cpp:373 VARIABLE conv199_6 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U516 SOURCE detector_solid/abs_solid_detector.cpp:373 VARIABLE add197_7 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U517 SOURCE detector_solid/abs_solid_detector.cpp:373 VARIABLE conv199_7 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}}} AREA {DSP 125 BRAM 0 URAM 0}} find_region_Pipeline_VITIS_LOOP_39_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_3553_p2 SOURCE detector_solid/abs_solid_detector.cpp:39 VARIABLE add_ln39 LOOP VITIS_LOOP_39_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U674 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE hdist LOOP VITIS_LOOP_39_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U690 SOURCE detector_solid/abs_solid_detector.cpp:55 VARIABLE scale LOOP VITIS_LOOP_39_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U676 SOURCE detector_solid/abs_solid_detector.cpp:56 VARIABLE area LOOP VITIS_LOOP_39_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U675 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE hdist_1 LOOP VITIS_LOOP_39_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U691 SOURCE detector_solid/abs_solid_detector.cpp:55 VARIABLE scale_1 LOOP VITIS_LOOP_39_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U678 SOURCE detector_solid/abs_solid_detector.cpp:56 VARIABLE area_1 LOOP VITIS_LOOP_39_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U677 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE hdist_2 LOOP VITIS_LOOP_39_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U692 SOURCE detector_solid/abs_solid_detector.cpp:55 VARIABLE scale_2 LOOP VITIS_LOOP_39_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U680 SOURCE detector_solid/abs_solid_detector.cpp:56 VARIABLE area_2 LOOP VITIS_LOOP_39_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U679 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE hdist_3 LOOP VITIS_LOOP_39_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U693 SOURCE detector_solid/abs_solid_detector.cpp:55 VARIABLE scale_3 LOOP VITIS_LOOP_39_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U682 SOURCE detector_solid/abs_solid_detector.cpp:56 VARIABLE area_3 LOOP VITIS_LOOP_39_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U681 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE hdist_4 LOOP VITIS_LOOP_39_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U694 SOURCE detector_solid/abs_solid_detector.cpp:55 VARIABLE scale_4 LOOP VITIS_LOOP_39_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U684 SOURCE detector_solid/abs_solid_detector.cpp:56 VARIABLE area_4 LOOP VITIS_LOOP_39_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U683 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE hdist_5 LOOP VITIS_LOOP_39_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U695 SOURCE detector_solid/abs_solid_detector.cpp:55 VARIABLE scale_5 LOOP VITIS_LOOP_39_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U686 SOURCE detector_solid/abs_solid_detector.cpp:56 VARIABLE area_5 LOOP VITIS_LOOP_39_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U685 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE hdist_6 LOOP VITIS_LOOP_39_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U696 SOURCE detector_solid/abs_solid_detector.cpp:55 VARIABLE scale_6 LOOP VITIS_LOOP_39_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U688 SOURCE detector_solid/abs_solid_detector.cpp:56 VARIABLE area_6 LOOP VITIS_LOOP_39_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U687 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE hdist_7 LOOP VITIS_LOOP_39_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U697 SOURCE detector_solid/abs_solid_detector.cpp:55 VARIABLE scale_7 LOOP VITIS_LOOP_39_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U689 SOURCE detector_solid/abs_solid_detector.cpp:56 VARIABLE area_7 LOOP VITIS_LOOP_39_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U698 SOURCE detector_solid/abs_solid_detector.cpp:63 VARIABLE tmp_score LOOP VITIS_LOOP_39_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}}} AREA {DSP 56 BRAM 0 URAM 0}} writeOutcome_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_79_fu_123_p2 SOURCE {} VARIABLE empty_79 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} writeOutcome {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME err_errorAov_U SOURCE detector_solid/abs_solid_detector.cpp:499 VARIABLE err_errorAov LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}}} AREA {DSP 0 BRAM 0 URAM 0}} runTestAfterInit {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME errorDescriptorInRam_c_U SOURCE detector_solid/abs_solid_detector.cpp:526 VARIABLE errorDescriptorInRam_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME data_7_c_U SOURCE detector_solid/abs_solid_detector.cpp:526 VARIABLE data_7_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME data_6_c_U SOURCE detector_solid/abs_solid_detector.cpp:526 VARIABLE data_6_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME data_5_c_U SOURCE detector_solid/abs_solid_detector.cpp:526 VARIABLE data_5_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME data_4_c_U SOURCE detector_solid/abs_solid_detector.cpp:526 VARIABLE data_4_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME data_3_c_U SOURCE detector_solid/abs_solid_detector.cpp:526 VARIABLE data_3_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME data_2_c_U SOURCE detector_solid/abs_solid_detector.cpp:526 VARIABLE data_2_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME data_1_c_U SOURCE detector_solid/abs_solid_detector.cpp:526 VARIABLE data_1_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME data_0_c_U SOURCE detector_solid/abs_solid_detector.cpp:526 VARIABLE data_0_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME uniId_c_U SOURCE detector_solid/abs_solid_detector.cpp:526 VARIABLE uniId_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME checkId_c_U SOURCE detector_solid/abs_solid_detector.cpp:526 VARIABLE checkId_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME taskId_c_U SOURCE detector_solid/abs_solid_detector.cpp:526 VARIABLE taskId_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME errorInTask1_c_U SOURCE detector_solid/abs_solid_detector.cpp:526 VARIABLE errorInTask1_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME error_U SOURCE detector_solid/abs_solid_detector.cpp:533 VARIABLE error LOOP {} BUNDLEDNAME {} DSP 56 BRAM 0 URAM 0 DISPNAME {bind_op fifo}}} AREA {DSP 56 BRAM 0 URAM 0}} run {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_4_fu_4708_p2 SOURCE detector_solid/abs_solid_detector.cpp:608 VARIABLE i_4 LOOP VITIS_LOOP_608_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln614_fu_5238_p2 SOURCE detector_solid/abs_solid_detector.cpp:614 VARIABLE add_ln614 LOOP VITIS_LOOP_614_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln618_fu_5268_p2 SOURCE detector_solid/abs_solid_detector.cpp:618 VARIABLE sub_ln618 LOOP VITIS_LOOP_614_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln616_fu_5290_p2 SOURCE detector_solid/abs_solid_detector.cpp:616 VARIABLE add_ln616 LOOP VITIS_LOOP_616_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln618_1_fu_5324_p2 SOURCE detector_solid/abs_solid_detector.cpp:618 VARIABLE sub_ln618_1 LOOP VITIS_LOOP_616_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln618_fu_5338_p2 SOURCE detector_solid/abs_solid_detector.cpp:618 VARIABLE add_ln618 LOOP VITIS_LOOP_616_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln618_1_fu_5347_p2 SOURCE detector_solid/abs_solid_detector.cpp:618 VARIABLE add_ln618_1 LOOP VITIS_LOOP_616_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln618_2_fu_5352_p2 SOURCE detector_solid/abs_solid_detector.cpp:618 VARIABLE add_ln618_2 LOOP VITIS_LOOP_616_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln630_1_fu_5909_p2 SOURCE detector_solid/abs_solid_detector.cpp:630 VARIABLE add_ln630_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln630_fu_5919_p2 SOURCE detector_solid/abs_solid_detector.cpp:630 VARIABLE add_ln630 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_57_U SOURCE {} VARIABLE run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_56_U SOURCE {} VARIABLE run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_55_U SOURCE {} VARIABLE run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_54_U SOURCE {} VARIABLE run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_53_U SOURCE {} VARIABLE run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_52_U SOURCE {} VARIABLE run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_51_U SOURCE {} VARIABLE run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_50_U SOURCE {} VARIABLE run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_49_U SOURCE {} VARIABLE run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_48_U SOURCE {} VARIABLE run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ3run10controlStrPbPA16_8REGION_TPfS4_P6ap_intILi8EERN3hls6streamIS6_Li0EEES4_5_U SOURCE {} VARIABLE p_ZZ3run10controlStrPbPA16_8REGION_TPfS4_P6ap_intILi8EERN3hls6streamIS6_Li0EEES4_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ3run10controlStrPbPA16_8REGION_TPfS4_P6ap_intILi8EERN3hls6streamIS6_Li0EEES4_4_U SOURCE {} VARIABLE p_ZZ3run10controlStrPbPA16_8REGION_TPfS4_P6ap_intILi8EERN3hls6streamIS6_Li0EEES4_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ3run10controlStrPbPA16_8REGION_TPfS4_P6ap_intILi8EERN3hls6streamIS6_Li0EEES4_3_U SOURCE {} VARIABLE p_ZZ3run10controlStrPbPA16_8REGION_TPfS4_P6ap_intILi8EERN3hls6streamIS6_Li0EEES4_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ3run10controlStrPbPA16_8REGION_TPfS4_P6ap_intILi8EERN3hls6streamIS6_Li0EEES4_2_U SOURCE {} VARIABLE p_ZZ3run10controlStrPbPA16_8REGION_TPfS4_P6ap_intILi8EERN3hls6streamIS6_Li0EEES4_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ3run10controlStrPbPA16_8REGION_TPfS4_P6ap_intILi8EERN3hls6streamIS6_Li0EEES4_1_U SOURCE {} VARIABLE p_ZZ3run10controlStrPbPA16_8REGION_TPfS4_P6ap_intILi8EERN3hls6streamIS6_Li0EEES4_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ3run10controlStrPbPA16_8REGION_TPfS4_P6ap_intILi8EERN3hls6streamIS6_Li0EEES4_s_U SOURCE {} VARIABLE p_ZZ3run10controlStrPbPA16_8REGION_TPfS4_P6ap_intILi8EERN3hls6streamIS6_Li0EEES4_s LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_47_U SOURCE {} VARIABLE run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_31_U SOURCE {} VARIABLE run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_15_U SOURCE {} VARIABLE run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_46_U SOURCE {} VARIABLE run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_30_U SOURCE {} VARIABLE run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_14_U SOURCE {} VARIABLE run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_45_U SOURCE {} VARIABLE run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_29_U SOURCE {} VARIABLE run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_13_U SOURCE {} VARIABLE run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_44_U SOURCE {} VARIABLE run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_28_U SOURCE {} VARIABLE run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_12_U SOURCE {} VARIABLE run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_43_U SOURCE {} VARIABLE run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_27_U SOURCE {} VARIABLE run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_11_U SOURCE {} VARIABLE run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_42_U SOURCE {} VARIABLE run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_26_U SOURCE {} VARIABLE run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_10_U SOURCE {} VARIABLE run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_41_U SOURCE {} VARIABLE run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_25_U SOURCE {} VARIABLE run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_9_U SOURCE {} VARIABLE run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_40_U SOURCE {} VARIABLE run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_24_U SOURCE {} VARIABLE run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_8_U SOURCE {} VARIABLE run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_39_U SOURCE {} VARIABLE run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_23_U SOURCE {} VARIABLE run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_7_U SOURCE {} VARIABLE run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_38_U SOURCE {} VARIABLE run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_22_U SOURCE {} VARIABLE run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_6_U SOURCE {} VARIABLE run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_37_U SOURCE {} VARIABLE run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_21_U SOURCE {} VARIABLE run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_5_U SOURCE {} VARIABLE run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_36_U SOURCE {} VARIABLE run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_20_U SOURCE {} VARIABLE run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_4_U SOURCE {} VARIABLE run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_35_U SOURCE {} VARIABLE run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_19_U SOURCE {} VARIABLE run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_3_U SOURCE {} VARIABLE run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_34_U SOURCE {} VARIABLE run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_18_U SOURCE {} VARIABLE run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_2_U SOURCE {} VARIABLE run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_33_U SOURCE {} VARIABLE run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_17_U SOURCE {} VARIABLE run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_1_U SOURCE {} VARIABLE run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_32_U SOURCE {} VARIABLE run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_16_U SOURCE {} VARIABLE run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error_U SOURCE {} VARIABLE run_controlStr_bool_REGION_T_16_float_float_ap_int_stream_float_error LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}}} AREA {DSP 181 BRAM 96 URAM 0}} entry_proc {AREA {DSP 0 BRAM 0 URAM 0}} find_region {AREA {DSP 56 BRAM 0 URAM 0}} run_test {AREA {DSP 56 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  
INFO: [HLS 200-1603] Design has inferred MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.94 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.97 seconds; current allocated memory: 1010.480 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for run.
INFO: [VLOG 209-307] Generating Verilog RTL for run.
Execute       syn_report -model run -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 68.49 MHz
Command     autosyn done; 46.88 sec.
Command   csynth_design done; 88.61 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 87.63 seconds. CPU system time: 1.5 seconds. Elapsed time: 88.61 seconds; current allocated memory: -480.125 MB.
Command ap_source done; 90.31 sec.
Execute cleanup_all 
Command cleanup_all done; 0.17 sec.
