{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1582212607610 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1582212607611 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 20 18:30:06 2020 " "Processing started: Thu Feb 20 18:30:06 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1582212607611 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1582212607611 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta arria5_tst1 -c arria5_tst1 " "Command: quartus_sta arria5_tst1 -c arria5_tst1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1582212607611 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1582212607768 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PHY_pll 15 " "Ignored 15 assignments for entity \"PHY_pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_xcvr_pll_av -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_pll_av -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582212635211 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582212635211 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582212635211 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1582212635211 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "alt_xcvr_reconfig 40 " "Ignored 40 assignments for entity \"alt_xcvr_reconfig\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1582212635211 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cic 19 " "Ignored 19 assignments for entity \"cic\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1582212635211 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cic_cic_ii_0 59 " "Ignored 59 assignments for entity \"cic_cic_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1582212635211 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "custom_phy 16 " "Ignored 16 assignments for entity \"custom_phy\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_xcvr_custom_phy -entity custom_phy -sip custom_phy.sip -library lib_custom_phy " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_custom_phy -entity custom_phy -sip custom_phy.sip -library lib_custom_phy was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582212635211 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity custom_phy -sip custom_phy.sip -library lib_custom_phy " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity custom_phy -sip custom_phy.sip -library lib_custom_phy was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582212635211 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity custom_phy -sip custom_phy.sip -library lib_custom_phy " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity custom_phy -sip custom_phy.sip -library lib_custom_phy was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582212635211 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1582212635211 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "dds 19 " "Ignored 19 assignments for entity \"dds\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1582212635211 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "dds_nco_ii_0 32 " "Ignored 32 assignments for entity \"dds_nco_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1582212635211 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "eth1 16 " "Ignored 16 assignments for entity \"eth1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_eth_tse -entity eth1 -sip eth1.sip -library lib_eth1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_eth_tse -entity eth1 -sip eth1.sip -library lib_eth1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582212635211 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity eth1 -sip eth1.sip -library lib_eth1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity eth1 -sip eth1.sip -library lib_eth1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582212635211 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity eth1 -sip eth1.sip -library lib_eth1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity eth1 -sip eth1.sip -library lib_eth1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582212635211 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1582212635211 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir 16 " "Ignored 16 assignments for entity \"fir\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir -sip fir.sip -library lib_fir " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir -sip fir.sip -library lib_fir was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582212635212 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir -sip fir.sip -library lib_fir " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir -sip fir.sip -library lib_fir was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582212635212 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fir -sip fir.sip -library lib_fir " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir -sip fir.sip -library lib_fir was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582212635212 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1582212635212 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_0002 71 " "Ignored 71 assignments for entity \"fir_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1582212635212 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_v2 16 " "Ignored 16 assignments for entity \"fir_v2\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582212635212 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582212635212 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582212635212 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1582212635212 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_v2_0002 71 " "Ignored 71 assignments for entity \"fir_v2_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1582212635212 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nco_test 19 " "Ignored 19 assignments for entity \"nco_test\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1582212635212 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nco_test_nco_ii_0 32 " "Ignored 32 assignments for entity \"nco_test_nco_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1582212635212 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "phy_reconfig 16 " "Ignored 16 assignments for entity \"phy_reconfig\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig " "Assignment for entity set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582212635212 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582212635212 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582212635212 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1582212635212 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "phy_rst 15 " "Ignored 15 assignments for entity \"phy_rst\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_xcvr_reset_control -entity phy_rst -sip phy_rst.sip -library lib_phy_rst " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_reset_control -entity phy_rst -sip phy_rst.sip -library lib_phy_rst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582212635213 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_rst -sip phy_rst.sip -library lib_phy_rst " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_rst -sip phy_rst.sip -library lib_phy_rst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582212635213 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_rst -sip phy_rst.sip -library lib_phy_rst " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_rst -sip phy_rst.sip -library lib_phy_rst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582212635213 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1582212635213 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll 16 " "Ignored 16 assignments for entity \"pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582212635213 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582212635213 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582212635213 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1582212635213 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll100 16 " "Ignored 16 assignments for entity \"pll100\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582212635213 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582212635213 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582212635213 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1582212635213 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll100_0002 318 " "Ignored 318 assignments for entity \"pll100_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1582212635213 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll125 16 " "Ignored 16 assignments for entity \"pll125\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll125 -sip pll125.sip -library lib_pll125 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll125 -sip pll125.sip -library lib_pll125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582212635214 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll125 -sip pll125.sip -library lib_pll125 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll125 -sip pll125.sip -library lib_pll125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582212635214 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll125 -sip pll125.sip -library lib_pll125 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll125 -sip pll125.sip -library lib_pll125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582212635214 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1582212635214 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll125_0002 318 " "Ignored 318 assignments for entity \"pll125_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1582212635214 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll240_120 16 " "Ignored 16 assignments for entity \"pll240_120\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582212635214 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582212635214 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582212635214 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1582212635214 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll240_120_0002 318 " "Ignored 318 assignments for entity \"pll240_120_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1582212635214 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll96 16 " "Ignored 16 assignments for entity \"pll96\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll96 -sip pll96.sip -library lib_pll96 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll96 -sip pll96.sip -library lib_pll96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582212635214 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll96 -sip pll96.sip -library lib_pll96 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll96 -sip pll96.sip -library lib_pll96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582212635214 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll96 -sip pll96.sip -library lib_pll96 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll96 -sip pll96.sip -library lib_pll96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582212635214 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1582212635214 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll96_0002 318 " "Ignored 318 assignments for entity \"pll96_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1582212635214 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_120_120_96_96_96 16 " "Ignored 16 assignments for entity \"pll_120_120_96_96_96\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582212635214 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582212635214 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582212635214 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1582212635214 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_120_120_96_96_96_0002 318 " "Ignored 318 assignments for entity \"pll_120_120_96_96_96_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1582212635215 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_125 16 " "Ignored 16 assignments for entity \"pll_125\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125 -sip pll_125.sip -library lib_pll_125 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125 -sip pll_125.sip -library lib_pll_125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582212635215 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125 -sip pll_125.sip -library lib_pll_125 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125 -sip pll_125.sip -library lib_pll_125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582212635215 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125 -sip pll_125.sip -library lib_pll_125 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125 -sip pll_125.sip -library lib_pll_125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582212635215 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1582212635215 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_125_120_96_96_96_v1 16 " "Ignored 16 assignments for entity \"pll_125_120_96_96_96_v1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582212635215 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582212635215 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582212635215 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1582212635215 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_125_120_96_96_96_v1_0002 317 " "Ignored 317 assignments for entity \"pll_125_120_96_96_96_v1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1582212635215 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_240_120 16 " "Ignored 16 assignments for entity \"pll_240_120\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582212635215 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582212635215 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582212635215 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1582212635215 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_96 16 " "Ignored 16 assignments for entity \"pll_96\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_96 -sip pll_96.sip -library lib_pll_96 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_96 -sip pll_96.sip -library lib_pll_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582212635216 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_96 -sip pll_96.sip -library lib_pll_96 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_96 -sip pll_96.sip -library lib_pll_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582212635216 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_96 -sip pll_96.sip -library lib_pll_96 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_96 -sip pll_96.sip -library lib_pll_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582212635216 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1582212635216 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_delay1 16 " "Ignored 16 assignments for entity \"pll_delay1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582212635216 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582212635216 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582212635216 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1582212635216 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_delay1_0002 318 " "Ignored 318 assignments for entity \"pll_delay1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1582212635216 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_gigtrans 16 " "Ignored 16 assignments for entity \"pll_gigtrans\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582212635216 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582212635216 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582212635216 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1582212635216 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_gigtrans_0002 318 " "Ignored 318 assignments for entity \"pll_gigtrans_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1582212635216 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v040219_1 16 " "Ignored 16 assignments for entity \"pll_v040219_1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582212635217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582212635217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582212635217 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1582212635217 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v040219_1_0002 317 " "Ignored 317 assignments for entity \"pll_v040219_1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1582212635217 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v070319 16 " "Ignored 16 assignments for entity \"pll_v070319\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582212635217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582212635217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582212635217 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1582212635217 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v070319_0002 317 " "Ignored 317 assignments for entity \"pll_v070319_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1582212635217 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reconfig_phy1 16 " "Ignored 16 assignments for entity \"reconfig_phy1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582212635217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582212635217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582212635217 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1582212635217 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1582212635698 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1582212635752 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1582212635752 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_xcvr_csr_common " "Entity alt_xcvr_csr_common" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_pll_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_pll_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582212638741 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_is_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_is_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582212638741 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_signaldetect*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_signaldetect*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582212638741 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_pll_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_pll_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582212638741 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_is_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_is_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582212638741 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_signaldetect*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_signaldetect*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582212638741 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1582212638741 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_xcvr_csr_pcs8g " "Entity alt_xcvr_csr_pcs8g" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_rx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_rx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582212638741 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_tx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_tx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582212638741 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582212638741 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_rx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_rx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582212638741 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_tx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_tx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582212638741 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582212638741 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_rx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_rx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582212638741 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_tx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_tx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582212638741 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582212638741 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_rx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_rx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582212638741 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_tx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_tx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582212638741 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582212638741 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1582212638741 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_xcvr_resync " "Entity alt_xcvr_resync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582212638741 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1582212638741 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "csr_indexed_read_only_reg " "Entity csr_indexed_read_only_reg" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582212638741 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582212638741 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582212638741 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582212638741 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582212638741 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582212638741 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582212638741 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582212638741 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582212638741 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582212638741 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582212638741 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582212638741 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582212638741 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582212638741 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582212638741 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582212638741 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582212638741 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582212638741 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582212638741 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582212638741 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582212638741 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582212638741 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582212638741 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582212638741 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582212638741 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582212638741 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582212638741 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582212638741 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582212638741 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582212638741 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582212638741 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582212638741 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582212638741 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582212638741 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582212638741 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582212638741 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582212638741 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582212638741 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582212638741 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582212638741 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1582212638741 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_7hq1 " "Entity dcfifo_7hq1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ue9:dffpipe3\|dffe4a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ue9:dffpipe3\|dffe4a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1582212638741 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1582212638741 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1582212638741 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 *delayed_wrptr_g* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1297): *delayed_wrptr_g* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639007 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <from> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "C:/intelFPGA/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639008 ""}  } { { "C:/intelFPGA/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639008 ""}
{ "Info" "ISTA_SDC_FOUND" "arria5_tst1.sdc " "Reading SDC File: 'arria5_tst1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1582212639008 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 142 pll_96_dac1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco1ph\[0\] pin " "Ignored filter at arria5_tst1.sdc(142): pll_96_dac1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco1ph\[0\] could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 142 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639201 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 142 Argument -source is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(142): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|outclk_wire\[0\]\} -source \[get_pins \{pll_96_dac1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 5 -master_clock \{pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0\} \[get_pins \{pll_96_dac1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]  " "create_generated_clock -name \{pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|outclk_wire\[0\]\} -source \[get_pins \{pll_96_dac1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 5 -master_clock \{pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0\} \[get_pins \{pll_96_dac1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 142 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639204 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 142 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639204 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 143 pll_125_eth0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] pin " "Ignored filter at arria5_tst1.sdc(143): pll_125_eth0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 143 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639207 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 143 Argument -source is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(143): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\]\} -source \[get_pins \{pll_125_eth0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 3 -master_clock \{pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0\} \[get_pins \{pll_125_eth0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]  " "create_generated_clock -name \{pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\]\} -source \[get_pins \{pll_125_eth0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 3 -master_clock \{pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0\} \[get_pins \{pll_125_eth0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 143 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639209 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 143 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639209 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 197 *delayed_wrptr_g* keeper " "Ignored filter at arria5_tst1.sdc(197): *delayed_wrptr_g* could not be matched with a keeper" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 197 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639211 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 197 Argument <from> is an empty collection " "Ignored set_false_path at arria5_tst1.sdc(197): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_ue9:dffpipe3\|dffe4a*\}\] " "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_ue9:dffpipe3\|dffe4a*\}\]" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 197 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639211 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 197 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639211 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 198 Block_read_spi:spi_custom_phy_dac2_D2\|reg_out\[1\] keeper " "Ignored filter at arria5_tst1.sdc(198): Block_read_spi:spi_custom_phy_dac2_D2\|reg_out\[1\] could not be matched with a keeper" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 198 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639211 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 198 Argument <to> is an empty collection " "Ignored set_false_path at arria5_tst1.sdc(198): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{sync_align_ila:sa_ila_D2\|datak_reg\[1\]\}\] -to \[get_keepers \{Block_read_spi:spi_custom_phy_dac2_D2\|reg_out\[1\]\}\] " "set_false_path -from \[get_keepers \{sync_align_ila:sa_ila_D2\|datak_reg\[1\]\}\] -to \[get_keepers \{Block_read_spi:spi_custom_phy_dac2_D2\|reg_out\[1\]\}\]" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 198 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639211 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 198 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639211 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 199 Block_read_spi:spi_custom_phy_dac2_D2\|reg_out\[3\] keeper " "Ignored filter at arria5_tst1.sdc(199): Block_read_spi:spi_custom_phy_dac2_D2\|reg_out\[3\] could not be matched with a keeper" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 199 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 199 Argument <to> is an empty collection " "Ignored set_false_path at arria5_tst1.sdc(199): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{sync_align_ila:sa_ila_D2\|datak_reg\[3\]\}\] -to \[get_keepers \{Block_read_spi:spi_custom_phy_dac2_D2\|reg_out\[3\]\}\] " "set_false_path -from \[get_keepers \{sync_align_ila:sa_ila_D2\|datak_reg\[3\]\}\] -to \[get_keepers \{Block_read_spi:spi_custom_phy_dac2_D2\|reg_out\[3\]\}\]" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 199 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639212 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 199 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639212 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 201 Block_read_spi:spi_custom_phy_dac2_D2\|reg_out\[2\] keeper " "Ignored filter at arria5_tst1.sdc(201): Block_read_spi:spi_custom_phy_dac2_D2\|reg_out\[2\] could not be matched with a keeper" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 201 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 201 Argument <to> is an empty collection " "Ignored set_false_path at arria5_tst1.sdc(201): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{sync_align_ila:sa_ila_D2\|datak_reg\[0\]\}\] -to \[get_keepers \{Block_read_spi:spi_custom_phy_dac2_D2\|reg_out\[2\]\}\] " "set_false_path -from \[get_keepers \{sync_align_ila:sa_ila_D2\|datak_reg\[0\]\}\] -to \[get_keepers \{Block_read_spi:spi_custom_phy_dac2_D2\|reg_out\[2\]\}\]" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 201 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639213 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 201 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639213 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 202 Block_read_spi:spi_custom_phy_dac2_D2\|reg_out\[0\] keeper " "Ignored filter at arria5_tst1.sdc(202): Block_read_spi:spi_custom_phy_dac2_D2\|reg_out\[0\] could not be matched with a keeper" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 202 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639213 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 202 Argument <to> is an empty collection " "Ignored set_false_path at arria5_tst1.sdc(202): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{sync_align_ila:sa_ila_D2\|datak_reg\[0\]\}\] -to \[get_keepers \{Block_read_spi:spi_custom_phy_dac2_D2\|reg_out\[0\]\}\] " "set_false_path -from \[get_keepers \{sync_align_ila:sa_ila_D2\|datak_reg\[0\]\}\] -to \[get_keepers \{Block_read_spi:spi_custom_phy_dac2_D2\|reg_out\[0\]\}\]" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 202 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639213 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 202 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639213 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 203 Block_read_spi:spi_custom_phy_dac1\|reg_out\[0\] keeper " "Ignored filter at arria5_tst1.sdc(203): Block_read_spi:spi_custom_phy_dac1\|reg_out\[0\] could not be matched with a keeper" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 203 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639213 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 203 Argument <to> is an empty collection " "Ignored set_false_path at arria5_tst1.sdc(203): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{sync_align_ila:sa_ila\|datak_reg\[0\]\}\] -to \[get_keepers \{Block_read_spi:spi_custom_phy_dac1\|reg_out\[0\]\}\] " "set_false_path -from \[get_keepers \{sync_align_ila:sa_ila\|datak_reg\[0\]\}\] -to \[get_keepers \{Block_read_spi:spi_custom_phy_dac1\|reg_out\[0\]\}\]" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 203 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639213 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 203 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639213 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 204 Block_read_spi:spi_custom_phy_dac1\|reg_out\[2\] keeper " "Ignored filter at arria5_tst1.sdc(204): Block_read_spi:spi_custom_phy_dac1\|reg_out\[2\] could not be matched with a keeper" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 204 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639214 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 204 Argument <to> is an empty collection " "Ignored set_false_path at arria5_tst1.sdc(204): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{sync_align_ila:sa_ila\|datak_reg\[0\]\}\] -to \[get_keepers \{Block_read_spi:spi_custom_phy_dac1\|reg_out\[2\]\}\] " "set_false_path -from \[get_keepers \{sync_align_ila:sa_ila\|datak_reg\[0\]\}\] -to \[get_keepers \{Block_read_spi:spi_custom_phy_dac1\|reg_out\[2\]\}\]" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 204 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639214 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 204 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639214 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 205 Block_read_spi:spi_custom_phy_dac1\|reg_out\[3\] keeper " "Ignored filter at arria5_tst1.sdc(205): Block_read_spi:spi_custom_phy_dac1\|reg_out\[3\] could not be matched with a keeper" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 205 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639214 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 205 Argument <to> is an empty collection " "Ignored set_false_path at arria5_tst1.sdc(205): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{sync_align_ila:sa_ila\|datak_reg\[3\]\}\] -to \[get_keepers \{Block_read_spi:spi_custom_phy_dac1\|reg_out\[3\]\}\] " "set_false_path -from \[get_keepers \{sync_align_ila:sa_ila\|datak_reg\[3\]\}\] -to \[get_keepers \{Block_read_spi:spi_custom_phy_dac1\|reg_out\[3\]\}\]" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 205 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639214 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 205 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639214 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 206 Block_read_spi:spi_custom_phy_dac1\|reg_out\[1\] keeper " "Ignored filter at arria5_tst1.sdc(206): Block_read_spi:spi_custom_phy_dac1\|reg_out\[1\] could not be matched with a keeper" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 206 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639215 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 206 Argument <to> is an empty collection " "Ignored set_false_path at arria5_tst1.sdc(206): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{sync_align_ila:sa_ila\|datak_reg\[1\]\}\] -to \[get_keepers \{Block_read_spi:spi_custom_phy_dac1\|reg_out\[1\]\}\] " "set_false_path -from \[get_keepers \{sync_align_ila:sa_ila\|datak_reg\[1\]\}\] -to \[get_keepers \{Block_read_spi:spi_custom_phy_dac1\|reg_out\[1\]\}\]" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 206 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639215 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 206 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639215 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\]~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\]~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639289 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\]~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\]~DUPLICATE\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639289 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639289 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[7\]~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[7\]~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639292 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[7\]~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[7\]~DUPLICATE\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639292 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639292 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[9\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[9\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639294 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[9\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[9\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639294 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639294 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[6\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[6\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639296 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[6\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[6\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639297 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639297 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639299 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639299 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639299 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[8\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[8\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639301 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[8\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[8\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639301 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639301 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[7\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[7\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639304 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[7\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[7\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639304 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639304 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[2\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[2\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639306 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[2\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[2\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639306 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639306 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[8\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[8\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639309 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[8\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[8\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639309 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639309 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[5\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[5\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639311 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[5\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[5\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639311 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639311 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[3\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[3\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639313 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[3\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[3\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639313 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639313 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[9\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[9\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639316 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[9\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[9\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639316 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639316 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[7\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[7\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639318 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[7\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[7\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639318 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639318 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[4\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[4\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639320 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[4\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[4\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639321 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639321 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[6\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[6\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639323 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[6\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[6\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639323 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639323 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639325 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[1\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[1\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639325 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639325 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639328 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[0\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[0\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639328 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639328 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[6\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[6\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639330 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[6\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[6\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639330 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639330 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639333 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[1\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[1\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639333 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639333 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[4\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[4\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639336 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[4\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[4\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639336 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639336 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[7\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[7\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639338 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[7\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[7\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639338 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639338 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[8\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[8\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639341 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[8\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[8\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639341 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639341 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[6\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[6\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639343 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[6\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[6\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639343 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639343 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a5 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a5 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639346 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a5\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a5\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639346 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639346 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639349 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639350 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639350 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[4\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[4\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639352 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[4\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[4\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639352 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639352 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a6 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a6 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639355 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a6\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a6\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639356 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639356 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a9 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a9 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a9\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a9\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639359 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639359 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a7 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a7 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639362 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a7\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a7\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639362 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639362 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639364 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[0\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[0\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639365 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639365 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[5\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[5\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639367 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[5\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[5\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639367 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639367 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[7\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[7\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639369 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[7\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[7\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639369 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639369 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639372 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[1\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[1\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639372 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639372 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[2\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[2\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639374 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[2\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[2\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639374 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639374 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639376 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639376 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639376 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639380 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9~DUPLICATE\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639380 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639380 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[5\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[5\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639382 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[5\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[5\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639382 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639382 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[9\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[9\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639384 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[9\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[9\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639384 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639384 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639388 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[0\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[0\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639388 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639388 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639390 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[0\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[0\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639391 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639391 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639394 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639394 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639394 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639396 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[0\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[0\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639396 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639396 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[3\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[3\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639399 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[3\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[3\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639399 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639399 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639402 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1~DUPLICATE\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639402 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639402 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a4 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a4 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639405 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a4\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a4\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639406 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639406 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[8\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[8\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639408 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[8\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[8\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639408 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639408 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639412 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639412 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639412 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639415 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639415 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639415 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639418 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639418 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639418 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639421 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[1\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[1\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639421 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639421 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[2\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[2\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639423 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[2\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[2\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639423 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639423 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639426 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0~DUPLICATE\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639427 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639427 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639430 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3~DUPLICATE\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639430 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639430 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[9\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[9\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639433 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[9\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[9\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639433 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639433 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639436 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639436 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639436 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[4\]~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[4\]~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639439 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[4\]~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[4\]~DUPLICATE\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639439 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639439 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[2\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[2\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639442 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[2\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[2\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639442 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639442 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639446 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639446 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639446 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639450 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639450 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639450 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639454 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[0\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[0\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639455 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639455 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[5\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[5\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639457 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[5\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[5\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639457 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639457 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\]~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\]~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639460 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\]~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\]~DUPLICATE\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639460 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639460 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639462 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[0\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[0\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639462 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639462 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[4\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[4\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639465 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[4\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[4\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639465 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639465 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639468 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9~DUPLICATE\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639468 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639468 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639471 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[1\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[1\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639471 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639471 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[7\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[7\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639474 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[7\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[7\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639474 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639474 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639478 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[1\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[1\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639478 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639478 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[4\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[4\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639480 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[4\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[4\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639481 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639481 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639484 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639484 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639484 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639488 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639488 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[8\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[8\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639490 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[8\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[8\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639491 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639491 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[9\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[9\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639493 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[9\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[9\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639493 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639493 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[6\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[6\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639495 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[6\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[6\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639496 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639496 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639499 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2~DUPLICATE\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639499 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639499 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639502 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639502 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639502 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639506 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639506 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639506 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a4 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a4 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639509 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a4\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a4\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639509 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639509 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a6 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a6 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639512 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a6\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a6\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639512 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639512 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a5 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a5 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639515 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a5\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a5\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639515 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639515 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639518 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1~DUPLICATE\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639518 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639518 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639522 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0~DUPLICATE\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639522 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639522 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[7\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[7\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639524 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[7\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[7\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639525 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639525 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[2\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[2\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639527 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[2\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[2\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639527 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639527 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639529 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[1\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[1\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639529 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639529 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a7 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a7 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639533 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a7\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a7\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639533 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639533 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639536 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639536 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639536 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[8\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[8\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639539 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[8\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[8\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639539 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639539 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[6\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[6\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639541 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[6\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[6\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639542 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639542 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a9 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a9 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639545 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a9\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a9\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639545 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639545 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[9\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[9\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639547 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[9\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[9\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639547 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639547 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[5\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[5\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639550 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[5\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[5\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639550 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639550 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[3\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[3\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639552 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[3\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[3\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639552 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639552 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[0\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[0\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639555 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639555 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[3\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[3\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[3\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[3\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639557 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639557 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639559 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[0\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[0\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639559 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639559 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[4\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[4\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639562 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[4\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[4\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639562 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639562 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639564 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639564 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639564 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639567 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639568 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639568 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639570 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[1\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[1\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639570 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639570 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639573 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[0\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[0\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639574 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639574 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639576 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[1\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[1\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639576 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639576 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639579 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1~DUPLICATE\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639579 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639579 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a6 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a6 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639583 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a6\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a6\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639583 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639583 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639586 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2~DUPLICATE\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639587 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639587 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639590 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639590 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639590 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a5~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a5~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639593 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a5~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a5~DUPLICATE\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639593 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639593 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639596 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639597 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639597 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639599 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[0\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[0\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639599 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639599 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a5 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a5 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639602 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a5\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a5\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639602 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639602 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639606 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639606 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639606 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639609 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3~DUPLICATE\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639609 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639609 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[4\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[4\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639611 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[4\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[4\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639612 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639612 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639615 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639615 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639615 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a4 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a4 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639618 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a4\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a4\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639618 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639618 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[7\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[7\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639621 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[7\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[7\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639621 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639621 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[5\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[5\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639624 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[5\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[5\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639624 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639624 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[1\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[1\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639627 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639627 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[8\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[8\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639630 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[8\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[8\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639630 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639630 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[2\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[2\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639632 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[2\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[2\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639632 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639632 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[6\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[6\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639635 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[6\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[6\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639635 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639635 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[9\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[9\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639637 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[9\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[9\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639637 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639637 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[7\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[7\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639640 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[7\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[7\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639640 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639640 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[2\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[2\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639642 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[2\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[2\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639642 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639642 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639646 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639646 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639646 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[8\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[8\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639649 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[8\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[8\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639649 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639649 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[9\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[9\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639651 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[9\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[9\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639651 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639651 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a9 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a9 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639655 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a9\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a9\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639655 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639655 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[6\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[6\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639657 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[6\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[6\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639658 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639658 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a7 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a7 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639661 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a7\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a7\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639661 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639661 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[5\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[5\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639664 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[5\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[5\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639664 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639664 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639668 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8~DUPLICATE\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639668 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639668 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[2\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[2\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639670 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[2\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[2\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639670 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639670 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639673 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9~DUPLICATE\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639674 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639674 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639677 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[1\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[1\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639677 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639677 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[4\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[4\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639680 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[4\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[4\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639680 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639680 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639682 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[1\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[1\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639682 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639682 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639686 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[0\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[0\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639686 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639686 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[5\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[5\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639688 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[5\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[5\]\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639688 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639688 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639692 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639692 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639692 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639695 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8~DUPLICATE\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639695 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639695 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639698 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0~DUPLICATE\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639698 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639698 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639701 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639702 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639702 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a6~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a6~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639705 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a6~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a6~DUPLICATE\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639705 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639705 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a7 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a7 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639708 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a7\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a7\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639708 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639708 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a9 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a9 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639712 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a9\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a9\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639712 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639712 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639715 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639715 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639715 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639719 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639719 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639719 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a4 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a4 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639723 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a4\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a4\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639723 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639723 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a9~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a9~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639726 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a9~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a9~DUPLICATE\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639727 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639727 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639730 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3~DUPLICATE\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639730 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639730 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a6 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a6 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639733 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a6\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a6\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639733 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639733 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a7~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a7~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639736 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a7~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a7~DUPLICATE\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639736 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639736 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639740 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639740 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639740 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639743 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2~DUPLICATE\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639743 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639743 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a5 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a5 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639746 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a5\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a5\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639747 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639747 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639749 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0\}" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1582212639750 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212639750 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SDC1.sdc " "Synopsys Design Constraints File file not found: 'SDC1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1582212640396 ""}
{ "Info" "ISTA_SDC_FOUND" "phy_reconfig/av_xcvr_reconfig.sdc " "Reading SDC File: 'phy_reconfig/av_xcvr_reconfig.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1582212640396 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "av_xcvr_reconfig.sdc 42 *\|basic\|a5\|reg_init\[0\]\|clk pin " "Ignored filter at av_xcvr_reconfig.sdc(42): *\|basic\|a5\|reg_init\[0\]\|clk could not be matched with a pin" {  } { { "F:/project_072_z/phy_reconfig/av_xcvr_reconfig.sdc" "" { Text "F:/project_072_z/phy_reconfig/av_xcvr_reconfig.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1582212640419 ""}
{ "Info" "ISTA_SDC_FOUND" "phy_reconfig/altera_reset_controller.sdc " "Reading SDC File: 'phy_reconfig/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1582212640420 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "arria_5_072.sdc " "Synopsys Design Constraints File file not found: 'arria_5_072.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1582212640507 ""}
{ "Info" "ISTA_SDC_FOUND" "reconfig_phy1/av_xcvr_reconfig.sdc " "Reading SDC File: 'reconfig_phy1/av_xcvr_reconfig.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1582212640507 ""}
{ "Info" "ISTA_SDC_FOUND" "reconfig_phy1/altera_reset_controller.sdc " "Reading SDC File: 'reconfig_phy1/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1582212640509 ""}
{ "Info" "ISTA_SDC_FOUND" "eth1/altera_reset_controller.sdc " "Reading SDC File: 'eth1/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1582212640510 ""}
{ "Info" "ISTA_SDC_FOUND" "eth1/altera_eth_tse_pcs_pma_phyip.sdc " "Reading SDC File: 'eth1/altera_eth_tse_pcs_pma_phyip.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1582212640512 ""}
{ "Info" "ISTA_SDC_FOUND" "eth1/altera_eth_tse_mac.sdc " "Reading SDC File: 'eth1/altera_eth_tse_mac.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1582212640575 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\] eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk " "Specified master clock: pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\] not found on or feeding the specified source node: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1582212640732 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1582212640732 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212640732 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212640732 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212640732 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Reason: Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212640732 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Reason: Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212640732 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Reason: Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212640732 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_refclk_to_cdr " "The master clock for this clock assignment could not be derived.  Clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_refclk_to_cdr was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\] eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot " "Specified master clock: pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\] not found on or feeding the specified source node: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1582212640732 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1582212640732 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|outclk_wire\[0\] dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk " "Specified master clock: pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|outclk_wire\[0\] not found on or feeding the specified source node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1582212640733 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1582212640733 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|outclk_wire\[0\] dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk " "Specified master clock: pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|outclk_wire\[0\] not found on or feeding the specified source node: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1582212640733 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1582212640733 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212640733 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212640733 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212640733 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212640733 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212640733 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212640733 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212640733 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212640733 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212640733 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212640733 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212640733 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212640734 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb " "Ignoring clock spec: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk Reason: Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212640734 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb " "Ignoring clock spec: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Reason: Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212640734 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212640734 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb " "Ignoring clock spec: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212640734 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|outclk_wire\[0\] dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk " "Specified master clock: pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|outclk_wire\[0\] not found on or feeding the specified source node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1582212640734 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1582212640734 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212640734 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb " "Ignoring clock spec: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212640734 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb " "Ignoring clock spec: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212640734 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb " "Ignoring clock spec: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212640734 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\] eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk " "Specified master clock: pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\] not found on or feeding the specified source node: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1582212640734 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1582212640734 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212640735 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212640735 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212640735 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Reason: Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212640735 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Reason: Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212640735 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Reason: Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212640735 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212640735 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212640735 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212640735 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212640735 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212640735 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212640735 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212640735 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212640735 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212640736 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212640736 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_refclk_to_cdr " "The master clock for this clock assignment could not be derived.  Clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_refclk_to_cdr was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\] eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot " "Specified master clock: pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\] not found on or feeding the specified source node: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1582212640736 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1582212640736 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb " "Ignoring clock spec: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk Reason: Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212640736 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb " "Ignoring clock spec: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Reason: Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212640736 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141 " "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout " "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141 " "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout " "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141 " "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout " "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141 " "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout " "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout " "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk " "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout " "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk " "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout " "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk " "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout " "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk " "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21 " "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA158 " "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA158" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout " "Cell: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk " "Cell: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21 " "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA158 " "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA158" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout " "Cell: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk " "Cell: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pll_125_eth0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: pll_125_eth0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_125_eth0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: pll_125_eth0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pll_1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_0002:pll_1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: pll_1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_0002:pll_1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pll_96_dac1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: pll_96_dac1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_96_dac1\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: pll_96_dac1\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212640879 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1582212640879 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1582212641385 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1582212641405 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1582212641405 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1582212641405 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1582212641405 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416 " "Node: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1582212641405 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416 " "Node: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1582212641405 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416 " "Node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1582212641405 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416 " "Node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1582212641405 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416 " "Node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1582212641405 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416 " "Node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1582212641405 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1582212641405 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1582212641405 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1582212641405 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1582212641409 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1582212641481 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1582212642742 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1582212642742 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.188 " "Worst-case setup slack is -3.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212642744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212642744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.188           -2167.807 pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "   -3.188           -2167.807 pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212642744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.624              -9.521 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "   -2.624              -9.521 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212642744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.466              -4.878 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[1\]  " "   -2.466              -4.878 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212642744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.416             -15.215 pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "   -1.416             -15.215 pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212642744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.981            -314.335 pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "   -0.981            -314.335 pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212642744 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1582212642744 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.114 " "Worst-case hold slack is -0.114" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212642951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212642951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.114              -0.383 pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "   -0.114              -0.383 pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212642951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.222               0.000 pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "    0.222               0.000 pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212642951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.239               0.000 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[1\]  " "    0.239               0.000 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212642951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.240               0.000 pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "    0.240               0.000 pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212642951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408               0.000 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "    0.408               0.000 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212642951 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1582212642951 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.307 " "Worst-case recovery slack is -0.307" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212643022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212643022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.307            -108.082 pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "   -0.307            -108.082 pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212643022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.015               0.000 pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "    0.015               0.000 pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212643022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.618               0.000 pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "    4.618               0.000 pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212643022 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1582212643022 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.439 " "Worst-case removal slack is 0.439" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212643088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212643088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.439               0.000 pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "    0.439               0.000 pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212643088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.545               0.000 pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "    0.545               0.000 pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212643088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.885               0.000 pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "    0.885               0.000 pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212643088 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1582212643088 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.451 " "Worst-case minimum pulse width slack is -1.451" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212643110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212643110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.451             -19.401 pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "   -1.451             -19.401 pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212643110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.868              -1.736 pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "   -0.868              -1.736 pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212643110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk  " "    0.416               0.000 custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212643110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk  " "    0.416               0.000 custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212643110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk  " "    0.416               0.000 custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212643110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk  " "    0.416               0.000 custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212643110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk  " "    0.416               0.000 custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212643110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk  " "    0.416               0.000 custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212643110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk  " "    0.416               0.000 custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212643110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk  " "    0.416               0.000 custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212643110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.800               0.000 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk  " "    0.800               0.000 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212643110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.800               0.000 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk  " "    0.800               0.000 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212643110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.041               0.000 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "    1.041               0.000 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212643110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.279               0.000 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "    1.279               0.000 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212643110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.332               0.000 pll_0002:pll_1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "    1.332               0.000 pll_0002:pll_1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212643110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.370               0.000 REF3  " "    1.370               0.000 REF3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212643110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.068               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.068               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212643110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.068               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.068               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212643110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.068               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.068               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212643110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.068               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.068               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212643110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.068               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.068               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212643110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.068               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.068               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212643110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.068               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.068               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212643110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.068               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.068               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212643110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.184               0.000 pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "    3.184               0.000 pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212643110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.359               0.000 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[1\]  " "    3.359               0.000 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212643110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    4.000               0.000 eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212643110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    4.000               0.000 eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212643110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.164               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.164               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212643110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.164               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.164               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212643110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.164               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.164               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212643110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.164               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.164               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212643110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.164               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.164               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212643110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.164               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.164               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212643110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.164               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.164               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212643110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.164               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.164               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212643110 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1582212643110 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1048 synchronizer chains. " "Report Metastability: Found 1048 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1582212643798 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1582212643798 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1582212643811 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1582212643933 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1582212652835 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\] eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk " "Specified master clock: pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\] not found on or feeding the specified source node: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1582212654884 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1582212654884 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212654884 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212654884 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212654884 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Reason: Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212654884 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Reason: Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212654885 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Reason: Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212654885 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_refclk_to_cdr " "The master clock for this clock assignment could not be derived.  Clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_refclk_to_cdr was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\] eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot " "Specified master clock: pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\] not found on or feeding the specified source node: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1582212654885 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1582212654885 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|outclk_wire\[0\] dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk " "Specified master clock: pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|outclk_wire\[0\] not found on or feeding the specified source node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1582212654885 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1582212654885 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|outclk_wire\[0\] dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk " "Specified master clock: pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|outclk_wire\[0\] not found on or feeding the specified source node: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1582212654885 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1582212654885 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212654885 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212654885 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212654885 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212654885 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212654885 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212654885 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212654886 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212654886 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212654886 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212654886 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212654886 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212654886 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb " "Ignoring clock spec: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk Reason: Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212654886 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb " "Ignoring clock spec: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Reason: Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212654886 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212654886 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb " "Ignoring clock spec: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212654886 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|outclk_wire\[0\] dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk " "Specified master clock: pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|outclk_wire\[0\] not found on or feeding the specified source node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1582212654886 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1582212654886 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212654886 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb " "Ignoring clock spec: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212654886 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb " "Ignoring clock spec: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212654887 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb " "Ignoring clock spec: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212654887 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\] eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk " "Specified master clock: pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\] not found on or feeding the specified source node: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1582212654887 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1582212654887 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212654887 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212654887 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212654887 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Reason: Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212654887 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Reason: Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212654887 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Reason: Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212654887 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212654887 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212654887 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212654887 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212654888 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212654888 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212654888 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212654888 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212654888 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212654888 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212654888 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_refclk_to_cdr " "The master clock for this clock assignment could not be derived.  Clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_refclk_to_cdr was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\] eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot " "Specified master clock: pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\] not found on or feeding the specified source node: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1582212654888 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1582212654888 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb " "Ignoring clock spec: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk Reason: Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212654888 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb " "Ignoring clock spec: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Reason: Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212654888 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141 " "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout " "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141 " "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout " "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141 " "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout " "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141 " "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout " "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout " "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk " "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout " "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk " "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout " "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk " "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout " "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk " "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21 " "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA158 " "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA158" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout " "Cell: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk " "Cell: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21 " "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA158 " "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA158" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout " "Cell: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk " "Cell: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pll_125_eth0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: pll_125_eth0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_125_eth0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: pll_125_eth0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pll_1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_0002:pll_1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: pll_1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_0002:pll_1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pll_96_dac1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: pll_96_dac1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_96_dac1\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: pll_96_dac1\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212655037 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1582212655037 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1582212655043 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1582212655063 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1582212655063 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1582212655063 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1582212655063 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416 " "Node: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1582212655063 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416 " "Node: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1582212655063 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416 " "Node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1582212655063 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416 " "Node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1582212655063 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416 " "Node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1582212655063 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416 " "Node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1582212655063 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1582212655063 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1582212655063 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1582212655063 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1582212655610 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1582212655610 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.909 " "Worst-case setup slack is -2.909" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212655612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212655612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.909           -1808.572 pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "   -2.909           -1808.572 pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212655612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.308              -8.354 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "   -2.308              -8.354 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212655612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.162              -4.291 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[1\]  " "   -2.162              -4.291 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212655612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.303             -14.023 pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "   -1.303             -14.023 pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212655612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.980            -209.134 pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "   -0.980            -209.134 pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212655612 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1582212655612 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.249 " "Worst-case hold slack is -0.249" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212655796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212655796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.249              -2.120 pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "   -0.249              -2.120 pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212655796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "    0.178               0.000 pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212655796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "    0.185               0.000 pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212655796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.222               0.000 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[1\]  " "    0.222               0.000 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212655796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "    0.402               0.000 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212655796 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1582212655796 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.159 " "Worst-case recovery slack is -0.159" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212655850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212655850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.159             -26.116 pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "   -0.159             -26.116 pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212655850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.128               0.000 pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "    0.128               0.000 pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212655850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.817               0.000 pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "    4.817               0.000 pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212655850 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1582212655850 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.345 " "Worst-case removal slack is 0.345" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212655906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212655906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.345               0.000 pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "    0.345               0.000 pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212655906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.486               0.000 pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "    0.486               0.000 pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212655906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.816               0.000 pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "    0.816               0.000 pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212655906 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1582212655906 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.451 " "Worst-case minimum pulse width slack is -1.451" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212655928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212655928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.451             -19.401 pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "   -1.451             -19.401 pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212655928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.868              -1.736 pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "   -0.868              -1.736 pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212655928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk  " "    0.416               0.000 custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212655928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk  " "    0.416               0.000 custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212655928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk  " "    0.416               0.000 custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212655928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk  " "    0.416               0.000 custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212655928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk  " "    0.416               0.000 custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212655928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk  " "    0.416               0.000 custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212655928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk  " "    0.416               0.000 custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212655928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk  " "    0.416               0.000 custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212655928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.800               0.000 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk  " "    0.800               0.000 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212655928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.800               0.000 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk  " "    0.800               0.000 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212655928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.041               0.000 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "    1.041               0.000 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212655928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.269               0.000 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "    1.269               0.000 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212655928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.332               0.000 pll_0002:pll_1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "    1.332               0.000 pll_0002:pll_1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212655928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.378               0.000 REF3  " "    1.378               0.000 REF3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212655928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.070               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.070               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212655928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.070               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.070               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212655928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.070               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.070               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212655928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.070               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.070               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212655928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.070               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.070               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212655928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.070               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.070               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212655928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.070               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.070               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212655928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.070               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.070               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212655928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.174               0.000 pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "    3.174               0.000 pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212655928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.338               0.000 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[1\]  " "    3.338               0.000 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212655928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    4.000               0.000 eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212655928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    4.000               0.000 eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212655928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.165               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.165               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212655928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.165               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.165               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212655928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.165               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.165               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212655928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.165               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.165               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212655928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.165               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.165               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212655928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.165               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.165               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212655928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.165               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.165               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212655928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.165               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.165               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212655928 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1582212655928 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1048 synchronizer chains. " "Report Metastability: Found 1048 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1582212656299 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1582212656299 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1582212656312 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1582212656690 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1582212662464 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\] eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk " "Specified master clock: pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\] not found on or feeding the specified source node: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1582212664261 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1582212664261 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212664261 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212664261 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212664261 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Reason: Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212664261 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Reason: Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212664261 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Reason: Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212664261 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_refclk_to_cdr " "The master clock for this clock assignment could not be derived.  Clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_refclk_to_cdr was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\] eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot " "Specified master clock: pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\] not found on or feeding the specified source node: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1582212664261 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1582212664261 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|outclk_wire\[0\] dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk " "Specified master clock: pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|outclk_wire\[0\] not found on or feeding the specified source node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1582212664262 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1582212664262 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|outclk_wire\[0\] dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk " "Specified master clock: pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|outclk_wire\[0\] not found on or feeding the specified source node: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1582212664262 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1582212664262 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212664262 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212664262 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212664262 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212664262 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212664262 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212664262 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212664262 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212664262 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212664262 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212664262 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212664263 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212664263 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb " "Ignoring clock spec: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk Reason: Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212664263 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb " "Ignoring clock spec: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Reason: Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212664263 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212664263 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb " "Ignoring clock spec: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212664263 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|outclk_wire\[0\] dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk " "Specified master clock: pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|outclk_wire\[0\] not found on or feeding the specified source node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1582212664263 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1582212664263 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212664263 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb " "Ignoring clock spec: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212664263 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb " "Ignoring clock spec: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212664263 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb " "Ignoring clock spec: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212664263 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\] eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk " "Specified master clock: pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\] not found on or feeding the specified source node: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1582212664263 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1582212664263 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212664264 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212664264 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212664264 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Reason: Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212664264 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Reason: Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212664264 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Reason: Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212664264 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212664264 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212664264 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212664264 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212664264 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212664264 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212664264 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212664264 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212664264 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212664265 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212664265 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_refclk_to_cdr " "The master clock for this clock assignment could not be derived.  Clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_refclk_to_cdr was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\] eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot " "Specified master clock: pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\] not found on or feeding the specified source node: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1582212664265 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1582212664265 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb " "Ignoring clock spec: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk Reason: Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212664265 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb " "Ignoring clock spec: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Reason: Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212664265 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141 " "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout " "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141 " "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout " "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141 " "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout " "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141 " "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout " "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout " "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk " "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout " "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk " "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout " "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk " "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout " "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk " "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21 " "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA158 " "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA158" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout " "Cell: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk " "Cell: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21 " "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA158 " "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA158" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout " "Cell: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk " "Cell: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pll_125_eth0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: pll_125_eth0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_125_eth0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: pll_125_eth0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pll_1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_0002:pll_1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: pll_1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_0002:pll_1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pll_96_dac1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: pll_96_dac1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_96_dac1\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: pll_96_dac1\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212664405 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1582212664405 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1582212664411 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1582212664430 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1582212664430 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1582212664430 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1582212664430 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416 " "Node: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1582212664430 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416 " "Node: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1582212664430 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416 " "Node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1582212664430 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416 " "Node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1582212664430 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416 " "Node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1582212664430 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416 " "Node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1582212664430 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1582212664430 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1582212664430 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1582212664430 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1582212664609 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1582212664609 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.028 " "Worst-case setup slack is -2.028" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212664611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212664611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.028             -78.992 pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "   -2.028             -78.992 pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212664611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.945              -6.816 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "   -1.945              -6.816 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212664611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.856              -3.519 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[1\]  " "   -1.856              -3.519 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212664611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.068              -0.316 pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "   -0.068              -0.316 pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212664611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.280               0.000 pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "    0.280               0.000 pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212664611 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1582212664611 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.049 " "Worst-case hold slack is 0.049" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212664785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212664785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.049               0.000 pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "    0.049               0.000 pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212664785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.112               0.000 pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "    0.112               0.000 pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212664785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.157               0.000 pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "    0.157               0.000 pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212664785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.158               0.000 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[1\]  " "    0.158               0.000 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212664785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.245               0.000 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "    0.245               0.000 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212664785 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1582212664785 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.366 " "Worst-case recovery slack is 0.366" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212664845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212664845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.366               0.000 pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "    0.366               0.000 pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212664845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.911               0.000 pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "    0.911               0.000 pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212664845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.559               0.000 pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "    5.559               0.000 pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212664845 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1582212664845 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.219 " "Worst-case removal slack is 0.219" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212664902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212664902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.219               0.000 pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "    0.219               0.000 pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212664902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.314               0.000 pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "    0.314               0.000 pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212664902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.543               0.000 pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "    0.543               0.000 pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212664902 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1582212664902 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.418 " "Worst-case minimum pulse width slack is -0.418" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212664925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212664925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.418             -15.048 pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "   -0.418             -15.048 pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212664925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.165               0.000 pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "    0.165               0.000 pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212664925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk  " "    0.416               0.000 custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212664925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk  " "    0.416               0.000 custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212664925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk  " "    0.416               0.000 custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212664925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk  " "    0.416               0.000 custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212664925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk  " "    0.416               0.000 custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212664925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk  " "    0.416               0.000 custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212664925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk  " "    0.416               0.000 custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212664925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk  " "    0.416               0.000 custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212664925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.800               0.000 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk  " "    0.800               0.000 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212664925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.800               0.000 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk  " "    0.800               0.000 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212664925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.041               0.000 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "    1.041               0.000 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212664925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.297               0.000 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "    1.297               0.000 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212664925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.332               0.000 pll_0002:pll_1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "    1.332               0.000 pll_0002:pll_1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212664925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.357               0.000 REF3  " "    1.357               0.000 REF3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212664925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.074               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.074               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212664925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.074               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.074               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212664925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.074               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.074               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212664925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.074               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.074               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212664925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.074               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.074               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212664925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.074               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.074               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212664925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.074               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.074               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212664925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.074               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.074               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212664925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.208               0.000 pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "    3.208               0.000 pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212664925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.384               0.000 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[1\]  " "    3.384               0.000 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212664925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    4.000               0.000 eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212664925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    4.000               0.000 eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212664925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.161               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.161               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212664925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.161               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.161               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212664925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.161               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.161               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212664925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.161               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.161               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212664925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.161               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.161               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212664925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.161               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.161               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212664925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.161               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.161               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212664925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.161               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.161               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212664925 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1582212664925 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1048 synchronizer chains. " "Report Metastability: Found 1048 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1582212665298 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1582212665298 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1048 " "Number of Synchronizer Chains Found: 1048" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1582212665298 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 1 Registers " "Shortest Synchronizer Chain: 1 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1582212665298 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.565 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.565" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1582212665298 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 1.526 ns " "Worst Case Available Settling Time: 1.526 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1582212665298 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1582212665298 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1582212665298 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 258.7 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 258.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1582212665298 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1582212665298 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 330.5 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 330.5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1582212665298 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1582212665298 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1582212665310 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\] eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk " "Specified master clock: pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\] not found on or feeding the specified source node: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1582212666664 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1582212666664 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212666664 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212666664 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212666664 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Reason: Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212666664 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Reason: Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212666664 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Reason: Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212666664 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_refclk_to_cdr " "The master clock for this clock assignment could not be derived.  Clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_refclk_to_cdr was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\] eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot " "Specified master clock: pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\] not found on or feeding the specified source node: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1582212666664 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1582212666664 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|outclk_wire\[0\] dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk " "Specified master clock: pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|outclk_wire\[0\] not found on or feeding the specified source node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1582212666664 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1582212666664 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|outclk_wire\[0\] dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk " "Specified master clock: pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|outclk_wire\[0\] not found on or feeding the specified source node: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1582212666664 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1582212666664 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212666665 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212666665 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212666665 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212666665 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212666665 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212666665 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212666665 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212666665 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212666665 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212666665 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212666665 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212666665 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb " "Ignoring clock spec: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk Reason: Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212666666 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb " "Ignoring clock spec: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Reason: Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212666666 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212666666 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb " "Ignoring clock spec: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212666666 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|outclk_wire\[0\] dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk " "Specified master clock: pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|outclk_wire\[0\] not found on or feeding the specified source node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1582212666666 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1582212666666 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212666666 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb " "Ignoring clock spec: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212666666 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb " "Ignoring clock spec: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212666666 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb " "Ignoring clock spec: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212666666 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\] eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk " "Specified master clock: pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\] not found on or feeding the specified source node: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1582212666666 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1582212666666 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212666666 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212666667 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212666667 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Reason: Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212666667 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Reason: Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212666667 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Reason: Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212666667 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212666667 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212666667 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212666667 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212666667 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212666667 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212666667 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212666667 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212666668 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212666668 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212666668 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_refclk_to_cdr " "The master clock for this clock assignment could not be derived.  Clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_refclk_to_cdr was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\] eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot " "Specified master clock: pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\] not found on or feeding the specified source node: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1582212666668 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1582212666668 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb " "Ignoring clock spec: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk Reason: Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212666668 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb " "Ignoring clock spec: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Reason: Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1582212666668 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141 " "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout " "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141 " "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout " "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141 " "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout " "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141 " "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout " "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout " "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk " "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout " "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk " "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout " "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk " "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout " "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk " "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21 " "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA158 " "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA158" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout " "Cell: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk " "Cell: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21 " "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA158 " "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA158" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout " "Cell: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk " "Cell: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pll_125_eth0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: pll_125_eth0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_125_eth0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: pll_125_eth0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pll_1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_0002:pll_1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: pll_1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_0002:pll_1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pll_96_dac1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: pll_96_dac1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_96_dac1\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: pll_96_dac1\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1582212666804 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1582212666804 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1582212666811 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1582212666829 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1582212666829 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1582212666829 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1582212666829 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416 " "Node: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1582212666829 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416 " "Node: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1582212666829 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416 " "Node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1582212666829 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416 " "Node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1582212666829 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416 " "Node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1582212666829 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416 " "Node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1582212666829 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1582212666829 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1582212666829 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1582212666829 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1582212666999 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1582212666999 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.518 " "Worst-case setup slack is -1.518" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212667001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212667001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.518              -5.314 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "   -1.518              -5.314 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212667001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.517             -37.465 pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "   -1.517             -37.465 pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212667001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.423              -2.682 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[1\]  " "   -1.423              -2.682 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212667001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "    0.033               0.000 pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212667001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.412               0.000 pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "    0.412               0.000 pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212667001 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1582212667001 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.091 " "Worst-case hold slack is -0.091" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212667168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212667168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.091              -0.189 pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "   -0.091              -0.189 pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212667168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.063               0.000 pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "    0.063               0.000 pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212667168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.106               0.000 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[1\]  " "    0.106               0.000 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212667168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.120               0.000 pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "    0.120               0.000 pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212667168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "    0.166               0.000 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212667168 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1582212667168 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.530 " "Worst-case recovery slack is 0.530" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212667224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212667224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.530               0.000 pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "    0.530               0.000 pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212667224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.079               0.000 pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "    1.079               0.000 pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212667224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.880               0.000 pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "    5.880               0.000 pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212667224 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1582212667224 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.155 " "Worst-case removal slack is 0.155" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212667282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212667282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.155               0.000 pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "    0.155               0.000 pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212667282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.281               0.000 pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "    0.281               0.000 pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212667282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.489               0.000 pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "    0.489               0.000 pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212667282 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1582212667282 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.418 " "Worst-case minimum pulse width slack is -0.418" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212667305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212667305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.418             -15.048 pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "   -0.418             -15.048 pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212667305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.165               0.000 pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "    0.165               0.000 pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212667305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk  " "    0.416               0.000 custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212667305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk  " "    0.416               0.000 custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212667305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk  " "    0.416               0.000 custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212667305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk  " "    0.416               0.000 custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212667305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk  " "    0.416               0.000 custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212667305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk  " "    0.416               0.000 custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212667305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk  " "    0.416               0.000 custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212667305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk  " "    0.416               0.000 custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212667305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.800               0.000 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk  " "    0.800               0.000 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212667305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.800               0.000 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk  " "    0.800               0.000 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212667305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.041               0.000 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "    1.041               0.000 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212667305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.300               0.000 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "    1.300               0.000 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212667305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.332               0.000 pll_0002:pll_1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "    1.332               0.000 pll_0002:pll_1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212667305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.357               0.000 REF3  " "    1.357               0.000 REF3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212667305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.076               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.076               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212667305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.076               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.076               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212667305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.076               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.076               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212667305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.076               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.076               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212667305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.076               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.076               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212667305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.076               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.076               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212667305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.076               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.076               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212667305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.076               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.076               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212667305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.207               0.000 pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "    3.207               0.000 pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212667305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.379               0.000 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[1\]  " "    3.379               0.000 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212667305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    4.000               0.000 eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212667305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    4.000               0.000 eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212667305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.163               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.163               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212667305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.163               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.163               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212667305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.163               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.163               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212667305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.163               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.163               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212667305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.163               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.163               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212667305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.163               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.163               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212667305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.163               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.163               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212667305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.163               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.163               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582212667305 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1582212667305 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1048 synchronizer chains. " "Report Metastability: Found 1048 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1582212667682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1582212667682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1048 " "Number of Synchronizer Chains Found: 1048" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1582212667682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 1 Registers " "Shortest Synchronizer Chain: 1 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1582212667682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.565 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.565" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1582212667682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 1.629 ns " "Worst Case Available Settling Time: 1.629 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1582212667682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1582212667682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1582212667682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 49.5 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 49.5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1582212667682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1582212667682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 330.5 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 330.5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1582212667682 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1582212667682 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1582212670202 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1582212670221 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 740 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 740 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1865 " "Peak virtual memory: 1865 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1582212670759 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 20 18:31:10 2020 " "Processing ended: Thu Feb 20 18:31:10 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1582212670759 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:04 " "Elapsed time: 00:01:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1582212670759 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:41 " "Total CPU time (on all processors): 00:01:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1582212670759 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1582212670759 ""}
