{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1561315038195 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1561315038196 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 23 20:37:18 2019 " "Processing started: Sun Jun 23 20:37:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1561315038196 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561315038196 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mega65-r2-max10 -c mega65-r2-max10 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mega65-r2-max10 -c mega65-r2-max10" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561315038196 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1561315038383 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1561315038383 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "intclock.qsys " "Elaborating Platform Designer system entity \"intclock.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561315049242 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.23.20:37:34 Progress: Loading mega65-r2-max10/intclock.qsys " "2019.06.23.20:37:34 Progress: Loading mega65-r2-max10/intclock.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561315054069 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.23.20:37:34 Progress: Reading input file " "2019.06.23.20:37:34 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561315054434 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.23.20:37:34 Progress: Adding int_osc_0 \[altera_int_osc 18.1\] " "2019.06.23.20:37:34 Progress: Adding int_osc_0 \[altera_int_osc 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561315054526 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.23.20:37:35 Progress: Parameterizing module int_osc_0 " "2019.06.23.20:37:35 Progress: Parameterizing module int_osc_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561315055545 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.23.20:37:35 Progress: Building connections " "2019.06.23.20:37:35 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561315055547 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.23.20:37:35 Progress: Parameterizing connections " "2019.06.23.20:37:35 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561315055548 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.23.20:37:35 Progress: Validating " "2019.06.23.20:37:35 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561315055568 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.23.20:37:35 Progress: Done reading input file " "2019.06.23.20:37:35 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561315055654 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Intclock: Generating intclock \"intclock\" for QUARTUS_SYNTH " "Intclock: Generating intclock \"intclock\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561315056792 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Int_osc_0: Generating top-level entity altera_int_osc. " "Int_osc_0: Generating top-level entity altera_int_osc." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561315057002 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Int_osc_0: \"intclock\" instantiated altera_int_osc \"int_osc_0\" " "Int_osc_0: \"intclock\" instantiated altera_int_osc \"int_osc_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561315057006 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Intclock: Done \"intclock\" with 2 modules, 3 files " "Intclock: Done \"intclock\" with 2 modules, 3 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561315057006 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "intclock.qsys " "Finished elaborating Platform Designer system entity \"intclock.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561315057788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-simple " "Found design unit 1: top-simple" {  } { { "top.vhd" "" { Text "/home/paul/Projects/mega65/mega65-r2-max10/top.vhd" 81 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561315058235 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "/home/paul/Projects/mega65/mega65-r2-max10/top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561315058235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561315058235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intclock/intclock.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intclock/intclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 intclock " "Found entity 1: intclock" {  } { { "db/ip/intclock/intclock.v" "" { Text "/home/paul/Projects/mega65/mega65-r2-max10/db/ip/intclock/intclock.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561315058236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561315058236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intclock/submodules/altera_int_osc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intclock/submodules/altera_int_osc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_int_osc " "Found entity 1: altera_int_osc" {  } { { "db/ip/intclock/submodules/altera_int_osc.v" "" { Text "/home/paul/Projects/mega65/mega65-r2-max10/db/ip/intclock/submodules/altera_int_osc.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561315058237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561315058237 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1561315058283 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "fpga_prog_b top.vhd(36) " "VHDL Signal Declaration warning at top.vhd(36): used explicit default value for signal \"fpga_prog_b\" because signal was never assigned a value" {  } { { "top.vhd" "" { Text "/home/paul/Projects/mega65/mega65-r2-max10/top.vhd" 36 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1561315058284 "|top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "fpga_init top.vhd(37) " "VHDL Signal Declaration warning at top.vhd(37): used explicit default value for signal \"fpga_init\" because signal was never assigned a value" {  } { { "top.vhd" "" { Text "/home/paul/Projects/mega65/mega65-r2-max10/top.vhd" 37 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1561315058284 "|top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "vdac_psave_n top.vhd(76) " "VHDL Signal Declaration warning at top.vhd(76): used explicit default value for signal \"vdac_psave_n\" because signal was never assigned a value" {  } { { "top.vhd" "" { Text "/home/paul/Projects/mega65/mega65-r2-max10/top.vhd" 76 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1561315058284 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clkout top.vhd(90) " "Verilog HDL or VHDL warning at top.vhd(90): object \"clkout\" assigned a value but never read" {  } { { "top.vhd" "" { Text "/home/paul/Projects/mega65/mega65-r2-max10/top.vhd" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1561315058284 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intclock intclock:u0 " "Elaborating entity \"intclock\" for hierarchy \"intclock:u0\"" {  } { { "top.vhd" "u0" { Text "/home/paul/Projects/mega65/mega65-r2-max10/top.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561315058285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_int_osc intclock:u0\|altera_int_osc:int_osc_0 " "Elaborating entity \"altera_int_osc\" for hierarchy \"intclock:u0\|altera_int_osc:int_osc_0\"" {  } { { "db/ip/intclock/intclock.v" "int_osc_0" { Text "/home/paul/Projects/mega65/mega65-r2-max10/db/ip/intclock/intclock.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561315058286 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dbg_uart_rx VCC " "Pin \"dbg_uart_rx\" is stuck at VCC" {  } { { "top.vhd" "" { Text "/home/paul/Projects/mega65/mega65-r2-max10/top.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561315058648 "|top|dbg_uart_rx"} { "Warning" "WMLS_MLS_STUCK_PIN" "vdac_psave_n VCC " "Pin \"vdac_psave_n\" is stuck at VCC" {  } { { "top.vhd" "" { Text "/home/paul/Projects/mega65/mega65-r2-max10/top.vhd" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561315058648 "|top|vdac_psave_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1561315058648 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1561315058734 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561315058734 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dbg_uart_tx " "No output dependent on input pin \"dbg_uart_tx\"" {  } { { "top.vhd" "" { Text "/home/paul/Projects/mega65/mega65-r2-max10/top.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561315058762 "|top|dbg_uart_tx"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_done " "No output dependent on input pin \"fpga_done\"" {  } { { "top.vhd" "" { Text "/home/paul/Projects/mega65/mega65-r2-max10/top.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561315058762 "|top|fpga_done"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "en_5v_joy_en " "No output dependent on input pin \"en_5v_joy_en\"" {  } { { "top.vhd" "" { Text "/home/paul/Projects/mega65/mega65-r2-max10/top.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561315058762 "|top|en_5v_joy_en"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1561315058762 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "35 " "Implemented 35 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1561315058763 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1561315058763 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1561315058763 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "963 " "Peak virtual memory: 963 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561315058769 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 23 20:37:38 2019 " "Processing ended: Sun Jun 23 20:37:38 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561315058769 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561315058769 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561315058769 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1561315058769 ""}
