ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccexMuIL.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32wlxx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/stm32wlxx_hal_msp.c"
  18              		.section	.text.HAL_MspInit,"ax",%progbits
  19              		.align	1
  20              		.global	HAL_MspInit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	HAL_MspInit:
  26              	.LFB851:
   1:Core/Src/stm32wlxx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32wlxx_hal_msp.c **** /**
   3:Core/Src/stm32wlxx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32wlxx_hal_msp.c ****   * @file         stm32wlxx_hal_msp.c
   5:Core/Src/stm32wlxx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32wlxx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32wlxx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32wlxx_hal_msp.c ****   * @attention
   9:Core/Src/stm32wlxx_hal_msp.c ****   *
  10:Core/Src/stm32wlxx_hal_msp.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/stm32wlxx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32wlxx_hal_msp.c ****   *
  13:Core/Src/stm32wlxx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32wlxx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32wlxx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32wlxx_hal_msp.c ****   *
  17:Core/Src/stm32wlxx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32wlxx_hal_msp.c ****   */
  19:Core/Src/stm32wlxx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32wlxx_hal_msp.c **** 
  21:Core/Src/stm32wlxx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32wlxx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32wlxx_hal_msp.c **** 
  24:Core/Src/stm32wlxx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32wlxx_hal_msp.c **** 
  26:Core/Src/stm32wlxx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32wlxx_hal_msp.c **** 
  28:Core/Src/stm32wlxx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32wlxx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32wlxx_hal_msp.c **** 
  31:Core/Src/stm32wlxx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32wlxx_hal_msp.c **** 
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccexMuIL.s 			page 2


  33:Core/Src/stm32wlxx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32wlxx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32wlxx_hal_msp.c **** 
  36:Core/Src/stm32wlxx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32wlxx_hal_msp.c **** 
  38:Core/Src/stm32wlxx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32wlxx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32wlxx_hal_msp.c **** 
  41:Core/Src/stm32wlxx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32wlxx_hal_msp.c **** 
  43:Core/Src/stm32wlxx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32wlxx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32wlxx_hal_msp.c **** 
  46:Core/Src/stm32wlxx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32wlxx_hal_msp.c **** 
  48:Core/Src/stm32wlxx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32wlxx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32wlxx_hal_msp.c **** 
  51:Core/Src/stm32wlxx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32wlxx_hal_msp.c **** 
  53:Core/Src/stm32wlxx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32wlxx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32wlxx_hal_msp.c **** 
  56:Core/Src/stm32wlxx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32wlxx_hal_msp.c **** 
  58:Core/Src/stm32wlxx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32wlxx_hal_msp.c **** 
  60:Core/Src/stm32wlxx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32wlxx_hal_msp.c **** /**
  62:Core/Src/stm32wlxx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32wlxx_hal_msp.c ****   */
  64:Core/Src/stm32wlxx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32wlxx_hal_msp.c **** {
  27              		.loc 1 65 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  66:Core/Src/stm32wlxx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32wlxx_hal_msp.c **** 
  68:Core/Src/stm32wlxx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32wlxx_hal_msp.c **** 
  70:Core/Src/stm32wlxx_hal_msp.c ****   /* System interrupt init*/
  71:Core/Src/stm32wlxx_hal_msp.c **** 
  72:Core/Src/stm32wlxx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  73:Core/Src/stm32wlxx_hal_msp.c **** 
  74:Core/Src/stm32wlxx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  75:Core/Src/stm32wlxx_hal_msp.c **** }
  32              		.loc 1 75 1 view .LVU1
  33 0000 7047     		bx	lr
  34              		.cfi_endproc
  35              	.LFE851:
  37              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  38              		.align	1
  39              		.global	HAL_ADC_MspInit
  40              		.syntax unified
  41              		.thumb
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccexMuIL.s 			page 3


  42              		.thumb_func
  44              	HAL_ADC_MspInit:
  45              	.LVL0:
  46              	.LFB852:
  76:Core/Src/stm32wlxx_hal_msp.c **** 
  77:Core/Src/stm32wlxx_hal_msp.c **** /**
  78:Core/Src/stm32wlxx_hal_msp.c **** * @brief ADC MSP Initialization
  79:Core/Src/stm32wlxx_hal_msp.c **** * This function configures the hardware resources used in this example
  80:Core/Src/stm32wlxx_hal_msp.c **** * @param hadc: ADC handle pointer
  81:Core/Src/stm32wlxx_hal_msp.c **** * @retval None
  82:Core/Src/stm32wlxx_hal_msp.c **** */
  83:Core/Src/stm32wlxx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  84:Core/Src/stm32wlxx_hal_msp.c **** {
  47              		.loc 1 84 1 view -0
  48              		.cfi_startproc
  49              		@ args = 0, pretend = 0, frame = 32
  50              		@ frame_needed = 0, uses_anonymous_args = 0
  51              		.loc 1 84 1 is_stmt 0 view .LVU3
  52 0000 00B5     		push	{lr}
  53              		.cfi_def_cfa_offset 4
  54              		.cfi_offset 14, -4
  55 0002 89B0     		sub	sp, sp, #36
  56              		.cfi_def_cfa_offset 40
  85:Core/Src/stm32wlxx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  57              		.loc 1 85 3 is_stmt 1 view .LVU4
  58              		.loc 1 85 20 is_stmt 0 view .LVU5
  59 0004 0023     		movs	r3, #0
  60 0006 0393     		str	r3, [sp, #12]
  61 0008 0493     		str	r3, [sp, #16]
  62 000a 0593     		str	r3, [sp, #20]
  63 000c 0693     		str	r3, [sp, #24]
  64 000e 0793     		str	r3, [sp, #28]
  86:Core/Src/stm32wlxx_hal_msp.c ****   if(hadc->Instance==ADC)
  65              		.loc 1 86 3 is_stmt 1 view .LVU6
  66              		.loc 1 86 10 is_stmt 0 view .LVU7
  67 0010 0268     		ldr	r2, [r0]
  68              		.loc 1 86 5 view .LVU8
  69 0012 124B     		ldr	r3, .L6
  70 0014 9A42     		cmp	r2, r3
  71 0016 02D0     		beq	.L5
  72              	.LVL1:
  73              	.L2:
  87:Core/Src/stm32wlxx_hal_msp.c ****   {
  88:Core/Src/stm32wlxx_hal_msp.c ****   /* USER CODE BEGIN ADC_MspInit 0 */
  89:Core/Src/stm32wlxx_hal_msp.c **** 
  90:Core/Src/stm32wlxx_hal_msp.c ****   /* USER CODE END ADC_MspInit 0 */
  91:Core/Src/stm32wlxx_hal_msp.c ****     /* Peripheral clock enable */
  92:Core/Src/stm32wlxx_hal_msp.c ****     __HAL_RCC_ADC_CLK_ENABLE();
  93:Core/Src/stm32wlxx_hal_msp.c **** 
  94:Core/Src/stm32wlxx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
  95:Core/Src/stm32wlxx_hal_msp.c ****     /**ADC GPIO Configuration
  96:Core/Src/stm32wlxx_hal_msp.c ****     PB3     ------> ADC_IN2
  97:Core/Src/stm32wlxx_hal_msp.c ****     PB4     ------> ADC_IN3
  98:Core/Src/stm32wlxx_hal_msp.c ****     PB13     ------> ADC_IN0
  99:Core/Src/stm32wlxx_hal_msp.c ****     */
 100:Core/Src/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Pin = SiPM_Temp_Pin|SiPM_Signal_Pin|Bat_Monitor_Pin;
 101:Core/Src/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccexMuIL.s 			page 4


 102:Core/Src/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 103:Core/Src/stm32wlxx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 104:Core/Src/stm32wlxx_hal_msp.c **** 
 105:Core/Src/stm32wlxx_hal_msp.c ****   /* USER CODE BEGIN ADC_MspInit 1 */
 106:Core/Src/stm32wlxx_hal_msp.c **** 
 107:Core/Src/stm32wlxx_hal_msp.c ****   /* USER CODE END ADC_MspInit 1 */
 108:Core/Src/stm32wlxx_hal_msp.c ****   }
 109:Core/Src/stm32wlxx_hal_msp.c **** 
 110:Core/Src/stm32wlxx_hal_msp.c **** }
  74              		.loc 1 110 1 view .LVU9
  75 0018 09B0     		add	sp, sp, #36
  76              		.cfi_remember_state
  77              		.cfi_def_cfa_offset 4
  78              		@ sp needed
  79 001a 5DF804FB 		ldr	pc, [sp], #4
  80              	.LVL2:
  81              	.L5:
  82              		.cfi_restore_state
  92:Core/Src/stm32wlxx_hal_msp.c **** 
  83              		.loc 1 92 5 is_stmt 1 view .LVU10
  84              	.LBB32:
  85              	.LBI32:
  86              		.file 2 "Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h"
   1:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
   2:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   ******************************************************************************
   3:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @file    stm32wlxx_ll_bus.h
   4:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @author  MCD Application Team
   5:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief   Header file of BUS LL module.
   6:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   ******************************************************************************
   7:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @attention
   8:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *
   9:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * Copyright (c) 2020 STMicroelectronics.
  10:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * All rights reserved.
  11:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *
  12:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * in the root directory of this software component.
  14:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *
  16:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   ******************************************************************************
  17:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   @verbatim
  18:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****                       ##### RCC Limitations #####
  19:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   ==============================================================================
  20:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****     [..]
  21:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****       A delay between an RCC peripheral clock enable and the effective peripheral
  22:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****       enabling should be taken into account in order to manage the peripheral read/write
  23:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****       from/to registers.w<
  24:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****       (+) This delay depends on the peripheral mapping.
  25:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****         (++) AHB & APB peripherals, 1 dummy read is necessary
  26:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
  27:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****     [..]
  28:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****       Workarounds:
  29:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****       (#) For AHB & APB peripherals, a dummy read to the peripheral register has been
  30:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****           inserted in each LL_{BUS}_GRP{x}_EnableClock() function.
  31:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
  32:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   @endverbatim
  33:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   ******************************************************************************
  34:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccexMuIL.s 			page 5


  35:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
  36:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  37:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #ifndef __STM32WLxx_LL_BUS_H
  38:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define __STM32WLxx_LL_BUS_H
  39:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
  40:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #ifdef __cplusplus
  41:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** extern "C" {
  42:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #endif
  43:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
  44:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /* Includes ------------------------------------------------------------------*/
  45:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #include "stm32wlxx.h"
  46:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
  47:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /** @addtogroup STM32WLxx_LL_Driver
  48:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @{
  49:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
  50:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
  51:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #if defined(RCC)
  52:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
  53:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL BUS
  54:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @{
  55:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
  56:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
  57:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /* Private types -------------------------------------------------------------*/
  58:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /* Private variables ---------------------------------------------------------*/
  59:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
  60:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /* Private constants ---------------------------------------------------------*/
  61:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
  62:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /* Private macros ------------------------------------------------------------*/
  63:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
  64:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /* Exported types ------------------------------------------------------------*/
  65:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
  66:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /* Exported constants --------------------------------------------------------*/
  67:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_Exported_Constants BUS Exported Constants
  68:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @{
  69:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
  70:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
  71:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB1_GRP1_PERIPH  AHB1 GRP1 PERIPH
  72:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @{
  73:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
  74:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_ALL            (0xFFFFFFFFU)
  75:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMA1           RCC_AHB1ENR_DMA1EN
  76:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMA2           RCC_AHB1ENR_DMA2EN
  77:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMAMUX1        RCC_AHB1ENR_DMAMUX1EN
  78:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_CRC            RCC_AHB1ENR_CRCEN
  79:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
  80:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @}
  81:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
  82:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
  83:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB2_GRP1_PERIPH  AHB2 GRP1 PERIPH
  84:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @{
  85:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
  86:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_ALL            (0xFFFFFFFFU)
  87:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOA          RCC_AHB2ENR_GPIOAEN
  88:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOB          RCC_AHB2ENR_GPIOBEN
  89:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOC          RCC_AHB2ENR_GPIOCEN
  90:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOH          RCC_AHB2ENR_GPIOHEN
  91:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccexMuIL.s 			page 6


  92:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @}
  93:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
  94:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
  95:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB3_GRP1_PERIPH  AHB3 GRP1 PERIPH
  96:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @{
  97:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
  98:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_ALL            (0xFFFFFFFFU)
  99:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_PKA            RCC_AHB3ENR_PKAEN
 100:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_AES            RCC_AHB3ENR_AESEN
 101:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_RNG            RCC_AHB3ENR_RNGEN
 102:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_HSEM           RCC_AHB3ENR_HSEMEN
 103:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #if defined(DUAL_CORE)
 104:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_IPCC           RCC_AHB3ENR_IPCCEN
 105:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #endif /* DUAL_CORE */
 106:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_SRAM1          RCC_AHB3SMENR_SRAM1SMEN
 107:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_SRAM2          RCC_AHB3SMENR_SRAM2SMEN
 108:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_FLASH          RCC_AHB3ENR_FLASHEN
 109:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 110:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @}
 111:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 112:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 113:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB1_GRP1_PERIPH  APB1 GRP1 PERIPH
 114:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @{
 115:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 116:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_ALL            (0xFFFFFFFFU)
 117:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM2           RCC_APB1ENR1_TIM2EN
 118:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_RTCAPB         RCC_APB1ENR1_RTCAPBEN
 119:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_WWDG           RCC_APB1ENR1_WWDGEN
 120:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_SPI2           RCC_APB1ENR1_SPI2EN
 121:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USART2         RCC_APB1ENR1_USART2EN
 122:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C1           RCC_APB1ENR1_I2C1EN
 123:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C2           RCC_APB1ENR1_I2C2EN
 124:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C3           RCC_APB1ENR1_I2C3EN
 125:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_DAC            RCC_APB1ENR1_DACEN
 126:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_LPTIM1         RCC_APB1ENR1_LPTIM1EN
 127:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 128:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @}
 129:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 130:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 131:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 132:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB1_GRP2_PERIPH  APB1 GRP2 PERIPH
 133:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @{
 134:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 135:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_ALL            (0xFFFFFFFFU)
 136:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_LPUART1        RCC_APB1ENR2_LPUART1EN
 137:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_LPTIM2         RCC_APB1ENR2_LPTIM2EN
 138:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_LPTIM3         RCC_APB1ENR2_LPTIM3EN
 139:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 140:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @}
 141:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 142:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 143:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB2_GRP1_PERIPH  APB2 GRP1 PERIPH
 144:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @{
 145:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 146:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_ALL            (0xFFFFFFFFU)
 147:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_ADC            RCC_APB2ENR_ADCEN
 148:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM1           RCC_APB2ENR_TIM1EN
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccexMuIL.s 			page 7


 149:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SPI1           RCC_APB2ENR_SPI1EN
 150:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_USART1         RCC_APB2ENR_USART1EN
 151:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM16          RCC_APB2ENR_TIM16EN
 152:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM17          RCC_APB2ENR_TIM17EN
 153:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 154:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @}
 155:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 156:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 157:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB3_GRP1_PERIPH  APB3 GRP1 PERIPH
 158:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @{
 159:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 160:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB3_GRP1_PERIPH_ALL            (0xFFFFFFFFU)
 161:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB3_GRP1_PERIPH_SUBGHZSPI      RCC_APB3ENR_SUBGHZSPIEN
 162:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 163:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @}
 164:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 165:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 166:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #if defined(DUAL_CORE)
 167:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EC_C2_AHB1_GRP1_PERIPH  C2 AHB1 GRP1 PERIPH
 168:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @{
 169:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 170:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_AHB1_GRP1_PERIPH_DMA1         RCC_C2AHB1ENR_DMA1EN
 171:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_AHB1_GRP1_PERIPH_DMA2         RCC_C2AHB1ENR_DMA2EN
 172:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_AHB1_GRP1_PERIPH_DMAMUX1      RCC_C2AHB1ENR_DMAMUX1EN
 173:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_AHB1_GRP1_PERIPH_CRC          RCC_C2AHB1ENR_CRCEN
 174:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 175:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @}
 176:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 177:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 178:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 179:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EC_C2_AHB2_GRP1_PERIPH  C2 AHB2 GRP1 PERIPH
 180:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @{
 181:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 182:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_AHB2_GRP1_PERIPH_GPIOA        RCC_C2AHB2ENR_GPIOAEN
 183:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_AHB2_GRP1_PERIPH_GPIOB        RCC_C2AHB2ENR_GPIOBEN
 184:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_AHB2_GRP1_PERIPH_GPIOC        RCC_C2AHB2ENR_GPIOCEN
 185:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_AHB2_GRP1_PERIPH_GPIOH        RCC_C2AHB2ENR_GPIOHEN
 186:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 187:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @}
 188:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 189:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 190:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 191:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EC_C2_AHB3_GRP1_PERIPH  C2 AHB3 GRP1 PERIPH
 192:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @{
 193:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 194:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_AHB3_GRP1_PERIPH_PKA          RCC_C2AHB3ENR_PKAEN
 195:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_AHB3_GRP1_PERIPH_AES          RCC_C2AHB3ENR_AESEN
 196:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_AHB3_GRP1_PERIPH_RNG          RCC_C2AHB3ENR_RNGEN
 197:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_AHB3_GRP1_PERIPH_HSEM         RCC_C2AHB3ENR_HSEMEN
 198:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_AHB3_GRP1_PERIPH_IPCC         RCC_C2AHB3ENR_IPCCEN
 199:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_AHB3_GRP1_PERIPH_FLASH        RCC_C2AHB3ENR_FLASHEN
 200:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_AHB3_GRP1_PERIPH_SRAM1        RCC_C2AHB3SMENR_SRAM1SMEN
 201:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_AHB3_GRP1_PERIPH_SRAM2        RCC_C2AHB3SMENR_SRAM2SMEN
 202:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 203:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @}
 204:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 205:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccexMuIL.s 			page 8


 206:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 207:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EC_C2_APB1_GRP1_PERIPH  C2 APB1 GRP1 PERIPH
 208:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @{
 209:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 210:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB1_GRP1_PERIPH_TIM2         RCC_C2APB1ENR1_TIM2EN
 211:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB1_GRP1_PERIPH_RTCAPB       RCC_C2APB1ENR1_RTCAPBEN
 212:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB1_GRP1_PERIPH_SPI2         RCC_C2APB1ENR1_SPI2EN
 213:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB1_GRP1_PERIPH_USART2       RCC_C2APB1ENR1_USART2EN
 214:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB1_GRP1_PERIPH_I2C1         RCC_C2APB1ENR1_I2C1EN
 215:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB1_GRP1_PERIPH_I2C2         RCC_C2APB1ENR1_I2C2EN
 216:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB1_GRP1_PERIPH_I2C3         RCC_C2APB1ENR1_I2C3EN
 217:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB1_GRP1_PERIPH_DAC          RCC_C2APB1ENR1_DACEN
 218:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB1_GRP1_PERIPH_LPTIM1       RCC_C2APB1ENR1_LPTIM1EN
 219:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 220:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @}
 221:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 222:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 223:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 224:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EC_C2_APB1_GRP2_PERIPH  C2 APB1 GRP2 PERIPH
 225:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @{
 226:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 227:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB1_GRP2_PERIPH_LPUART1      RCC_C2APB1ENR2_LPUART1EN
 228:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB1_GRP2_PERIPH_LPTIM2       RCC_C2APB1ENR2_LPTIM2EN
 229:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB1_GRP2_PERIPH_LPTIM3       RCC_C2APB1ENR2_LPTIM3EN
 230:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 231:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @}
 232:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 233:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 234:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 235:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EC_C2_APB2_GRP1_PERIPH  C2 APB2 GRP1 PERIPH
 236:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @{
 237:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 238:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB2_GRP1_PERIPH_ADC          RCC_C2APB2ENR_ADCEN
 239:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB2_GRP1_PERIPH_TIM1         RCC_C2APB2ENR_TIM1EN
 240:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB2_GRP1_PERIPH_SPI1         RCC_C2APB2ENR_SPI1EN
 241:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB2_GRP1_PERIPH_USART1       RCC_C2APB2ENR_USART1EN
 242:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB2_GRP1_PERIPH_TIM16        RCC_C2APB2ENR_TIM16EN
 243:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB2_GRP1_PERIPH_TIM17        RCC_C2APB2ENR_TIM17EN
 244:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 245:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @}
 246:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 247:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 248:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 249:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EC_C2_APB3_GRP1_PERIPH  C2 APB3 GRP1 PERIPH
 250:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @{
 251:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 252:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB3_GRP1_PERIPH_SUBGHZSPI    RCC_C2APB3ENR_SUBGHZSPIEN
 253:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 254:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @}
 255:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 256:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #endif /* DUAL_CORE */
 257:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 258:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 259:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @}
 260:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 261:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 262:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /* Exported macro ------------------------------------------------------------*/
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccexMuIL.s 			page 9


 263:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 264:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /* Exported functions --------------------------------------------------------*/
 265:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 266:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_Exported_Functions BUS Exported Functions
 267:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @{
 268:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 269:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 270:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EF_AHB1 AHB1
 271:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @{
 272:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 273:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 274:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 275:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Enable AHB1 peripherals clock.
 276:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB1ENR      DMA1EN        LL_AHB1_GRP1_EnableClock\n
 277:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1ENR      DMA2EN        LL_AHB1_GRP1_EnableClock\n
 278:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1ENR      DMAMUX1EN     LL_AHB1_GRP1_EnableClock\n
 279:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1ENR      CRCEN         LL_AHB1_GRP1_EnableClock\n
 280:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 281:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 282:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 283:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 284:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 285:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 286:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 287:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
 288:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
 289:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   __IO uint32_t tmpreg;
 290:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->AHB1ENR, Periphs);
 291:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 292:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 293:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 294:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 295:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 296:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 297:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Check if AHB1 peripheral clock is enabled or not
 298:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB1ENR      DMA1EN        LL_AHB1_GRP1_IsEnabledClock\n
 299:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1ENR      DMA2EN        LL_AHB1_GRP1_IsEnabledClock\n
 300:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1ENR      DMAMUX1EN     LL_AHB1_GRP1_IsEnabledClock\n
 301:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1ENR      CRCEN         LL_AHB1_GRP1_IsEnabledClock\n
 302:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 303:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 304:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 305:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 306:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 307:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval uint32_t
 308:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 309:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB1_GRP1_IsEnabledClock(uint32_t Periphs)
 310:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
 311:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   return ((READ_BIT(RCC->AHB1ENR, Periphs) == (Periphs)) ? 1UL : 0UL);
 312:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 313:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 314:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 315:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Disable AHB1 peripherals clock.
 316:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB1ENR      DMA1EN        LL_AHB1_GRP1_DisableClock\n
 317:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1ENR      DMA2EN        LL_AHB1_GRP1_DisableClock\n
 318:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1ENR      DMAMUX1EN     LL_AHB1_GRP1_DisableClock\n
 319:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1ENR      CRCEN         LL_AHB1_GRP1_DisableClock\n
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccexMuIL.s 			page 10


 320:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 321:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 322:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 323:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 324:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 325:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 326:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 327:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_DisableClock(uint32_t Periphs)
 328:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
 329:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   CLEAR_BIT(RCC->AHB1ENR, Periphs);
 330:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 331:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 332:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 333:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Force AHB1 peripherals reset.
 334:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB1RSTR     DMA1RST       LL_AHB1_GRP1_ForceReset\n
 335:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1RSTR     DMA2RST       LL_AHB1_GRP1_ForceReset\n
 336:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1RSTR     DMAMUX1RST    LL_AHB1_GRP1_ForceReset\n
 337:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1RSTR     CRCRST        LL_AHB1_GRP1_ForceReset\n
 338:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 339:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ALL
 340:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 341:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 342:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 343:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 344:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 345:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 346:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_ForceReset(uint32_t Periphs)
 347:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
 348:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->AHB1RSTR, Periphs);
 349:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 350:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 351:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 352:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Release AHB1 peripherals reset.
 353:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB1RSTR     DMA1RST       LL_AHB1_GRP1_ReleaseReset\n
 354:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1RSTR     DMA2RST       LL_AHB1_GRP1_ReleaseReset\n
 355:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1RSTR     DMAMUX1RST     LL_AHB1_GRP1_ReleaseReset\n
 356:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1RSTR     CRCRST        LL_AHB1_GRP1_ReleaseReset\n
 357:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 358:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ALL
 359:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 360:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 361:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 362:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 363:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 364:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 365:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_ReleaseReset(uint32_t Periphs)
 366:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
 367:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   CLEAR_BIT(RCC->AHB1RSTR, Periphs);
 368:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 369:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 370:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 371:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Enable AHB1 peripherals clock during Low Power (Sleep) mode.
 372:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB1SMENR    DMA1SMEN      LL_AHB1_GRP1_EnableClockSleep\n
 373:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1SMENR    DMA2SMEN      LL_AHB1_GRP1_EnableClockSleep\n
 374:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1SMENR    DMAMUX1SMEN   LL_AHB1_GRP1_EnableClockSleep\n
 375:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1SMENR    CRCSMEN       LL_AHB1_GRP1_EnableClockSleep\n
 376:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccexMuIL.s 			page 11


 377:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 378:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 379:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 380:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 381:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 382:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 383:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_EnableClockSleep(uint32_t Periphs)
 384:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
 385:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   __IO uint32_t tmpreg;
 386:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->AHB1SMENR, Periphs);
 387:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 388:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB1SMENR, Periphs);
 389:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 390:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 391:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 392:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 393:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Check if AHB1 peripheral clock is enabled by the clock gating during CPU1 CSleep mode
 394:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB1SMENR    DMA1SMEN      LL_AHB1_GRP1_IsEnabledClockSleep\n
 395:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1SMENR    DMA2SMEN      LL_AHB1_GRP1_IsEnabledClockSleep\n
 396:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1SMENR    DMAMUX1SMEN   LL_AHB1_GRP1_IsEnabledClockSleep\n
 397:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1SMENR    CRCSMEN       LL_AHB1_GRP1_IsEnabledClockSleep
 398:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 399:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 400:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 401:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 402:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 403:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval uint32_t
 404:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 405:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB1_GRP1_IsEnabledClockSleep(uint32_t Periphs)
 406:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
 407:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   return ((READ_BIT(RCC->AHB1SMENR, Periphs) == (Periphs)) ? 1UL : 0UL);
 408:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 409:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 410:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 411:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Disable AHB1 peripherals clock during Low Power (Sleep) mode.
 412:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB1SMENR    DMA1SMEN      LL_AHB1_GRP1_DisableClockSleep\n
 413:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1SMENR    DMA2SMEN      LL_AHB1_GRP1_DisableClockSleep\n
 414:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1SMENR    DMAMUX1SMEN   LL_AHB1_GRP1_DisableClockSleep\n
 415:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1SMENR    CRCSMEN       LL_AHB1_GRP1_DisableClockSleep\n
 416:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 417:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 418:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 419:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 420:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 421:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 422:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 423:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_DisableClockSleep(uint32_t Periphs)
 424:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
 425:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   CLEAR_BIT(RCC->AHB1SMENR, Periphs);
 426:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 427:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 428:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 429:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @}
 430:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 431:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 432:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EF_AHB2 AHB2
 433:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @{
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccexMuIL.s 			page 12


 434:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 435:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 436:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 437:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Enable AHB2 peripherals clock.
 438:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB2ENR      GPIOAEN       LL_AHB2_GRP1_EnableClock\n
 439:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB2ENR      GPIOBEN       LL_AHB2_GRP1_EnableClock\n
 440:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB2ENR      GPIOCEN       LL_AHB2_GRP1_EnableClock\n
 441:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB2ENR      GPIOHEN       LL_AHB2_GRP1_EnableClock\n
 442:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 443:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 444:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 445:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 446:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
 447:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 448:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 449:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
 450:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
 451:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   __IO uint32_t tmpreg;
 452:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->AHB2ENR, Periphs);
 453:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 454:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 455:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 456:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 457:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 458:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 459:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Check if AHB2 peripheral clock is enabled or not
 460:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB2ENR      GPIOAEN       LL_AHB2_GRP1_IsEnabledClock\n
 461:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB2ENR      GPIOBEN       LL_AHB2_GRP1_IsEnabledClock\n
 462:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB2ENR      GPIOCEN       LL_AHB2_GRP1_IsEnabledClock\n
 463:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB2ENR      GPIOHEN       LL_AHB2_GRP1_IsEnabledClock\n
 464:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 465:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 466:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 467:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 468:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
 469:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval uint32_t
 470:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 471:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB2_GRP1_IsEnabledClock(uint32_t Periphs)
 472:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
 473:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   return ((READ_BIT(RCC->AHB2ENR, Periphs) == (Periphs)) ? 1UL : 0UL);
 474:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 475:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 476:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 477:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Disable AHB2 peripherals clock.
 478:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB2ENR      GPIOAEN       LL_AHB2_GRP1_DisableClock\n
 479:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB2ENR      GPIOBEN       LL_AHB2_GRP1_DisableClock\n
 480:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB2ENR      GPIOCEN       LL_AHB2_GRP1_DisableClock\n
 481:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB2ENR      GPIOHEN       LL_AHB2_GRP1_DisableClock\n
 482:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 483:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 484:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 485:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 486:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
 487:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 488:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 489:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_DisableClock(uint32_t Periphs)
 490:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccexMuIL.s 			page 13


 491:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   CLEAR_BIT(RCC->AHB2ENR, Periphs);
 492:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 493:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 494:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 495:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Force AHB2 peripherals reset.
 496:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB2RSTR     GPIOARST      LL_AHB2_GRP1_ForceReset\n
 497:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB2RSTR     GPIOBRST      LL_AHB2_GRP1_ForceReset\n
 498:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB2RSTR     GPIOCRST      LL_AHB2_GRP1_ForceReset\n
 499:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB2RSTR     GPIOHRST      LL_AHB2_GRP1_ForceReset
 500:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 501:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ALL
 502:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 503:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 504:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 505:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
 506:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 507:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 508:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_ForceReset(uint32_t Periphs)
 509:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
 510:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->AHB2RSTR, Periphs);
 511:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 512:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 513:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 514:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Release AHB2 peripherals reset.
 515:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB2RSTR     GPIOARST      LL_AHB2_GRP1_ReleaseReset\n
 516:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB2RSTR     GPIOBRST      LL_AHB2_GRP1_ReleaseReset\n
 517:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB2RSTR     GPIOCRST      LL_AHB2_GRP1_ReleaseReset\n
 518:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB2RSTR     GPIOHRST      LL_AHB2_GRP1_ReleaseReset\n
 519:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 520:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ALL
 521:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 522:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 523:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 524:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
 525:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 526:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 527:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_ReleaseReset(uint32_t Periphs)
 528:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
 529:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   CLEAR_BIT(RCC->AHB2RSTR, Periphs);
 530:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 531:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 532:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 533:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Enable AHB2 peripherals clock during Low Power (Sleep) mode.
 534:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB2SMENR    GPIOASMEN     LL_AHB2_GRP1_EnableClockSleep\n
 535:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB2SMENR    GPIOBSMEN     LL_AHB2_GRP1_EnableClockSleep\n
 536:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB2SMENR    GPIOCSMEN     LL_AHB2_GRP1_EnableClockSleep\n
 537:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB2SMENR    GPIOHSMEN     LL_AHB2_GRP1_EnableClockSleep\n
 538:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 539:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 540:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 541:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 542:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
 543:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 544:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 545:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_EnableClockSleep(uint32_t Periphs)
 546:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
 547:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   __IO uint32_t tmpreg;
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccexMuIL.s 			page 14


 548:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->AHB2SMENR, Periphs);
 549:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 550:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB2SMENR, Periphs);
 551:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 552:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 553:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 554:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 555:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Check if AHB2 peripheral clock is enabled by the clock gating during CPU1 CSleep mode
 556:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB2SMENR    GPIOASMEN     LL_AHB2_GRP1_IsEnabledClockSleep\n
 557:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB2SMENR    GPIOBSMEN     LL_AHB2_GRP1_IsEnabledClockSleep\n
 558:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB2SMENR    GPIOCSMEN     LL_AHB2_GRP1_IsEnabledClockSleep\n
 559:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB2SMENR    GPIOHSMEN     LL_AHB2_GRP1_IsEnabledClockSleep
 560:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 561:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 562:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 563:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 564:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
 565:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval uint32_t
 566:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 567:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB2_GRP1_IsEnabledClockSleep(uint32_t Periphs)
 568:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
 569:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   return ((READ_BIT(RCC->AHB2SMENR, Periphs) == (Periphs)) ? 1UL : 0UL);
 570:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 571:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 572:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 573:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Disable AHB2 peripherals clock during Low Power (Sleep) mode.
 574:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB2SMENR    GPIOASMEN     LL_AHB2_GRP1_DisableClockSleep\n
 575:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB2SMENR    GPIOBSMEN     LL_AHB2_GRP1_DisableClockSleep\n
 576:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB2SMENR    GPIOCSMEN     LL_AHB2_GRP1_DisableClockSleep\n
 577:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB2SMENR    GPIOHSMEN     LL_AHB2_GRP1_DisableClockSleep\n
 578:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 579:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 580:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 581:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 582:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
 583:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 584:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 585:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_DisableClockSleep(uint32_t Periphs)
 586:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
 587:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   CLEAR_BIT(RCC->AHB2SMENR, Periphs);
 588:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 589:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 590:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 591:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @}
 592:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 593:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 594:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EF_AHB3 AHB3
 595:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @{
 596:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 597:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 598:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #if defined(DUAL_CORE) /* Switch added for Documentation generation purpose to exclude IPCC in else
 599:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 600:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Enable AHB3 peripherals clock.
 601:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB3ENR      PKAEN         LL_AHB3_GRP1_EnableClock\n
 602:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3ENR      AESEN         LL_AHB3_GRP1_EnableClock\n
 603:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3ENR      RNGEN         LL_AHB3_GRP1_EnableClock\n
 604:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3ENR      HSEMEN        LL_AHB3_GRP1_EnableClock\n
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccexMuIL.s 			page 15


 605:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3ENR      IPCCEN        LL_AHB3_GRP1_EnableClock\n
 606:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3ENR      FLASHEN       LL_AHB3_GRP1_EnableClock
 607:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 608:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_PKA
 609:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_AES
 610:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RNG
 611:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_HSEM
 612:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_IPCC
 613:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FLASH
 614:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 615:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 616:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 617:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #else
 618:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 619:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Enable AHB3 peripherals clock.
 620:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB3ENR      PKAEN         LL_AHB3_GRP1_EnableClock\n
 621:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3ENR      AESEN         LL_AHB3_GRP1_EnableClock\n
 622:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3ENR      RNGEN         LL_AHB3_GRP1_EnableClock\n
 623:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3ENR      HSEMEN        LL_AHB3_GRP1_EnableClock\n
 624:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3ENR      FLASHEN       LL_AHB3_GRP1_EnableClock
 625:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 626:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_PKA
 627:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_AES
 628:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RNG
 629:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_HSEM
 630:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FLASH
 631:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 632:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 633:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #endif /* DUAL_CORE */
 634:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_EnableClock(uint32_t Periphs)
 635:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
 636:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   __IO uint32_t tmpreg;
 637:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->AHB3ENR, Periphs);
 638:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 639:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 640:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 641:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 642:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 643:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #if defined(DUAL_CORE) /* Switch added for Documentation generation purpose to exclude IPCC in else
 644:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 645:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Check if AHB3 peripheral clock is enabled or not
 646:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB3ENR      PKAEN         LL_AHB3_GRP1_IsEnabledClock\n
 647:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3ENR      AESEN         LL_AHB3_GRP1_IsEnabledClock\n
 648:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3ENR      RNGEN         LL_AHB3_GRP1_IsEnabledClock\n
 649:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3ENR      HSEMEN        LL_AHB3_GRP1_IsEnabledClock\n
 650:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3ENR      IPCCEN        LL_AHB3_GRP1_IsEnabledClock\n
 651:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3ENR      FLASHEN       LL_AHB3_GRP1_IsEnabledClock
 652:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 653:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_PKA
 654:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_AES
 655:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RNG
 656:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_HSEM
 657:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_IPCC
 658:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FLASH
 659:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval uint32_t
 660:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 661:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #else
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccexMuIL.s 			page 16


 662:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 663:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Check if AHB3 peripheral clock is enabled or not
 664:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB3ENR      PKAEN         LL_AHB3_GRP1_IsEnabledClock\n
 665:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3ENR      AESEN         LL_AHB3_GRP1_IsEnabledClock\n
 666:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3ENR      RNGEN         LL_AHB3_GRP1_IsEnabledClock\n
 667:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3ENR      HSEMEN        LL_AHB3_GRP1_IsEnabledClock\n
 668:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3ENR      FLASHEN       LL_AHB3_GRP1_IsEnabledClock
 669:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 670:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_PKA
 671:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_AES
 672:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RNG
 673:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_HSEM
 674:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FLASH
 675:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval uint32_t
 676:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 677:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 678:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #endif /* DUAL_CORE */
 679:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB3_GRP1_IsEnabledClock(uint32_t Periphs)
 680:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
 681:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   return ((READ_BIT(RCC->AHB3ENR, Periphs) == (Periphs)) ? 1UL : 0UL);
 682:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 683:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 684:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #if defined(DUAL_CORE) /* Switch added for Documentation generation purpose to exclude IPCC in else
 685:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 686:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Disable AHB3 peripherals clock.
 687:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB3ENR      PKAEN         LL_AHB3_GRP1_DisableClock\n
 688:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3ENR      AESEN         LL_AHB3_GRP1_DisableClock\n
 689:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3ENR      RNGEN         LL_AHB3_GRP1_DisableClock\n
 690:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3ENR      HSEMEN        LL_AHB3_GRP1_DisableClock\n
 691:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3ENR      IPCCEN        LL_AHB3_GRP1_DisableClock\n
 692:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3ENR      FLASHEN       LL_AHB3_GRP1_DisableClock
 693:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 694:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_PKA
 695:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_AES
 696:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RNG
 697:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_HSEM
 698:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_IPCC
 699:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FLASH
 700:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 701:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 702:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 703:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #else
 704:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 705:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Disable AHB3 peripherals clock.
 706:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB3ENR      PKAEN         LL_AHB3_GRP1_DisableClock\n
 707:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3ENR      AESEN         LL_AHB3_GRP1_DisableClock\n
 708:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3ENR      RNGEN         LL_AHB3_GRP1_DisableClock\n
 709:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3ENR      HSEMEN        LL_AHB3_GRP1_DisableClock\n
 710:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3ENR      FLASHEN       LL_AHB3_GRP1_DisableClock
 711:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 712:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_PKA
 713:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_AES
 714:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RNG
 715:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_HSEM
 716:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FLASH
 717:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 718:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccexMuIL.s 			page 17


 719:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #endif /* DUAL_CORE */
 720:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_DisableClock(uint32_t Periphs)
 721:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
 722:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   CLEAR_BIT(RCC->AHB3ENR, Periphs);
 723:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 724:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 725:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #if defined(DUAL_CORE) /* Switch added for Documentation generation purpose to exclude IPCC in else
 726:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 727:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Force AHB3 peripherals reset.
 728:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB3RSTR     PKARST        LL_AHB3_GRP1_ForceReset\n
 729:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3RSTR     AESRST        LL_AHB3_GRP1_ForceReset\n
 730:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3RSTR     RNGRST        LL_AHB3_GRP1_ForceReset\n
 731:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3RSTR     HSEMRST       LL_AHB3_GRP1_ForceReset\n
 732:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3RSTR     IPCCRST       LL_AHB3_GRP1_ForceReset\n
 733:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3RSTR     FLASHRST      LL_AHB3_GRP1_ForceReset
 734:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 735:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_ALL
 736:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_AES
 737:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_PKA
 738:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RNG
 739:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_HSEM
 740:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_IPCC
 741:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FLASH
 742:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 743:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 744:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #else
 745:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 746:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Force AHB3 peripherals reset.
 747:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB3RSTR     PKARST        LL_AHB3_GRP1_ForceReset\n
 748:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3RSTR     AESRST        LL_AHB3_GRP1_ForceReset\n
 749:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3RSTR     RNGRST        LL_AHB3_GRP1_ForceReset\n
 750:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3RSTR     HSEMRST       LL_AHB3_GRP1_ForceReset\n
 751:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3RSTR     FLASHRST      LL_AHB3_GRP1_ForceReset
 752:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 753:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_ALL
 754:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_AES
 755:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_PKA
 756:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RNG
 757:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_HSEM
 758:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FLASH
 759:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 760:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 761:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 762:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #endif /* DUAL_CORE */
 763:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_ForceReset(uint32_t Periphs)
 764:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
 765:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->AHB3RSTR, Periphs);
 766:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 767:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 768:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #if defined(DUAL_CORE) /* Switch added for Documentation generation purpose to exclude IPCC in else
 769:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 770:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Release AHB3 peripherals reset.
 771:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB3RSTR     PKARST        LL_AHB3_GRP1_ReleaseReset\n
 772:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3RSTR     AESRST        LL_AHB3_GRP1_ReleaseReset\n
 773:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3RSTR     RNGRST        LL_AHB3_GRP1_ReleaseReset\n
 774:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3RSTR     HSEMRST       LL_AHB3_GRP1_ReleaseReset\n
 775:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3RSTR     IPCCRST       LL_AHB3_GRP1_ReleaseReset\n
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccexMuIL.s 			page 18


 776:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3RSTR     FLASHRST      LL_AHB3_GRP1_ReleaseReset
 777:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 778:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_ALL
 779:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_PKA
 780:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_AES
 781:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RNG
 782:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_HSEM
 783:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_IPCC
 784:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FLASH
 785:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 786:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 787:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #else
 788:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 789:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Release AHB3 peripherals reset.
 790:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB3RSTR     PKARST        LL_AHB3_GRP1_ReleaseReset\n
 791:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3RSTR     AESRST        LL_AHB3_GRP1_ReleaseReset\n
 792:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3RSTR     RNGRST        LL_AHB3_GRP1_ReleaseReset\n
 793:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3RSTR     HSEMRST       LL_AHB3_GRP1_ReleaseReset\n
 794:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3RSTR     FLASHRST      LL_AHB3_GRP1_ReleaseReset
 795:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 796:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_ALL
 797:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_PKA
 798:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_AES
 799:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RNG
 800:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_HSEM
 801:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FLASH
 802:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 803:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 804:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 805:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #endif /* DUAL_CORE */
 806:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_ReleaseReset(uint32_t Periphs)
 807:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
 808:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   CLEAR_BIT(RCC->AHB3RSTR, Periphs);
 809:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 810:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 811:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 812:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Enable AHB3 peripherals clock during Low Power (Sleep) mode.
 813:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB3SMENR    PKASMEN       LL_AHB3_GRP1_EnableClockSleep\n
 814:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3SMENR    AESSMEN       LL_AHB3_GRP1_EnableClockSleep\n
 815:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3SMENR    RNGSMEN       LL_AHB3_GRP1_EnableClockSleep\n
 816:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1SMENR    SRAM1SMEN     LL_AHB1_GRP1_EnableClockSleep\n
 817:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3SMENR    SRAM2SMEN     LL_AHB3_GRP1_EnableClockSleep\n
 818:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3SMENR    FLASHSMEN     LL_AHB3_GRP1_EnableClockSleep
 819:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 820:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_PKA
 821:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_AES
 822:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RNG
 823:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_SRAM1
 824:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_SRAM2
 825:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FLASH
 826:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 827:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 828:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_EnableClockSleep(uint32_t Periphs)
 829:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
 830:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   __IO uint32_t tmpreg;
 831:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->AHB3SMENR, Periphs);
 832:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccexMuIL.s 			page 19


 833:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB3SMENR, Periphs);
 834:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 835:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 836:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 837:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 838:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Check if AHB3 peripheral clock is enabled by the clock gating during CPU1 CSleep mode
 839:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB3SMENR    PKASMEN       LL_AHB3_GRP1_IsEnabledClockSleep\n
 840:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3SMENR    AESSMEN       LL_AHB3_GRP1_IsEnabledClockSleep\n
 841:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3SMENR    RNGSMEN       LL_AHB3_GRP1_IsEnabledClockSleep\n
 842:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1SMENR    SRAM1SMEN     LL_AHB3_GRP1_IsEnabledClockSleep\n
 843:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3SMENR    SRAM2SMEN     LL_AHB3_GRP1_IsEnabledClockSleep\n
 844:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3SMENR    FLASHSMEN     LL_AHB3_GRP1_IsEnabledClockSleep
 845:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 846:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_PKA
 847:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_AES
 848:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RNG
 849:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_SRAM1
 850:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_SRAM2
 851:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FLASH
 852:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 853:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 854:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB3_GRP1_IsEnabledClockSleep(uint32_t Periphs)
 855:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
 856:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   return ((READ_BIT(RCC->AHB3SMENR, Periphs) == (Periphs)) ? 1UL : 0UL);
 857:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 858:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 859:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 860:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Disable AHB3 peripherals clock during Low Power (Sleep) mode.
 861:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB3SMENR    PKASMEN       LL_AHB3_GRP1_DisableClockSleep\n
 862:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3SMENR    AESSMEN       LL_AHB3_GRP1_DisableClockSleep\n
 863:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3SMENR    RNGSMEN       LL_AHB3_GRP1_DisableClockSleep\n
 864:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3SMENR    SRAM1SMEN     LL_AHB3_GRP1_DisableClockSleep\n
 865:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3SMENR    SRAM2SMEN     LL_AHB3_GRP1_DisableClockSleep\n
 866:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3SMENR    FLASHSMEN     LL_AHB3_GRP1_DisableClockSleep
 867:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 868:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_PKA
 869:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_AES
 870:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RNG
 871:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_SRAM1
 872:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_SRAM2
 873:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FLASH
 874:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 875:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 876:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_DisableClockSleep(uint32_t Periphs)
 877:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
 878:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   CLEAR_BIT(RCC->AHB3SMENR, Periphs);
 879:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 880:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 881:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 882:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @}
 883:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 884:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 885:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EF_APB1 APB1
 886:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @{
 887:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 888:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 889:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccexMuIL.s 			page 20


 890:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Enable APB1 peripherals clock.
 891:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll APB1ENR1     TIM2EN        LL_APB1_GRP1_EnableClock\n
 892:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR1     RTCAPBEN      LL_APB1_GRP1_EnableClock\n
 893:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR1     WWDGEN        LL_APB1_GRP1_EnableClock\n
 894:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR1     SPI2EN        LL_APB1_GRP1_EnableClock\n
 895:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR1     USART2EN      LL_APB1_GRP1_EnableClock\n
 896:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR1     I2C1EN        LL_APB1_GRP1_EnableClock\n
 897:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR1     I2C2EN        LL_APB1_GRP1_EnableClock\n
 898:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR1     I2C3EN        LL_APB1_GRP1_EnableClock\n
 899:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR1     DACEN         LL_APB1_GRP1_EnableClock\n
 900:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR1     LPTIM1EN      LL_APB1_GRP1_EnableClock
 901:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 902:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
 903:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_RTCAPB
 904:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
 905:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
 906:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
 907:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
 908:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
 909:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3
 910:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC
 911:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
 912:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 913:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 914:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
 915:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
 916:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   __IO uint32_t tmpreg;
 917:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->APB1ENR1, Periphs);
 918:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 919:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 920:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 921:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 922:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 923:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 924:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Enable APB1 peripherals clock.
 925:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll APB1ENR2     LPUART1EN     LL_APB1_GRP2_EnableClock\n
 926:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR2     LPTIM2EN      LL_APB1_GRP2_EnableClock
 927:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR2     LPTIM3EN      LL_APB1_GRP2_EnableClock
 928:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 929:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPUART1
 930:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM2
 931:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM3
 932:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 933:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 934:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 935:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs)
 936:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
 937:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   __IO uint32_t tmpreg;
 938:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->APB1ENR2, Periphs);
 939:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 940:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 941:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 942:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 943:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 944:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 945:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Check if APB1 peripheral clock is enabled or not
 946:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll APB1ENR1     TIM2EN        LL_APB1_GRP1_IsEnabledClock\n
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccexMuIL.s 			page 21


 947:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR1     RTCAPBEN      LL_APB1_GRP1_IsEnabledClock\n
 948:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR1     WWDGEN        LL_APB1_GRP1_IsEnabledClock\n
 949:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR1     SPI2EN        LL_APB1_GRP1_IsEnabledClock\n
 950:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR1     USART2EN      LL_APB1_GRP1_IsEnabledClock\n
 951:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR1     I2C1EN        LL_APB1_GRP1_IsEnabledClock\n
 952:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR1     I2C2EN        LL_APB1_GRP1_IsEnabledClock\n
 953:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR1     I2C3EN        LL_APB1_GRP1_IsEnabledClock\n
 954:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR1     DACEN         LL_APB1_GRP1_IsEnabledClock\n
 955:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR1     LPTIM1EN      LL_APB1_GRP1_IsEnabledClock
 956:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 957:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 958:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
 959:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_RTCAPB
 960:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
 961:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
 962:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
 963:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
 964:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
 965:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3
 966:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC
 967:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
 968:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 969:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval uint32_t
 970:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 971:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE uint32_t LL_APB1_GRP1_IsEnabledClock(uint32_t Periphs)
 972:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
 973:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   return ((READ_BIT(RCC->APB1ENR1, Periphs) == (Periphs)) ? 1UL : 0UL);
 974:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 975:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 976:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 977:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Check if APB1 peripheral clock is enabled or not
 978:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll APB1ENR2     LPUART1EN     LL_APB1_GRP2_IsEnabledClock\n
 979:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR2     LPTIM2EN      LL_APB1_GRP2_IsEnabledClock
 980:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR2     LPTIM3EN      LL_APB1_GRP2_IsEnabledClock
 981:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 982:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPUART1
 983:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM2
 984:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM3
 985:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval uint32_t
 986:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 987:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE uint32_t LL_APB1_GRP2_IsEnabledClock(uint32_t Periphs)
 988:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
 989:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   return ((READ_BIT(RCC->APB1ENR2, Periphs) == (Periphs)) ? 1UL : 0UL);
 990:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 991:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 992:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 993:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Disable APB1 peripherals clock.
 994:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll APB1ENR1     TIM2EN        LL_APB1_GRP1_DisableClock\n
 995:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR1     RTCAPBEN      LL_APB1_GRP1_DisableClock\n
 996:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR1     SPI2EN        LL_APB1_GRP1_DisableClock\n
 997:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR1     USART2EN      LL_APB1_GRP1_DisableClock\n
 998:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR1     I2C1EN        LL_APB1_GRP1_DisableClock\n
 999:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR1     I2C2EN        LL_APB1_GRP1_DisableClock\n
1000:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR1     I2C3EN        LL_APB1_GRP1_DisableClock\n
1001:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR1     DACEN         LL_APB1_GRP1_DisableClock\n
1002:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR1     LPTIM1EN      LL_APB1_GRP1_DisableClock
1003:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccexMuIL.s 			page 22


1004:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1005:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
1006:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_RTCAPB
1007:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
1008:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
1009:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
1010:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
1011:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
1012:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3
1013:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC
1014:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
1015:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
1016:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
1017:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
1018:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_DisableClock(uint32_t Periphs)
1019:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
1020:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   CLEAR_BIT(RCC->APB1ENR1, Periphs);
1021:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
1022:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
1023:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
1024:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Disable APB1 peripherals clock.
1025:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll APB1ENR2     LPUART1EN     LL_APB1_GRP2_DisableClock\n
1026:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR2     LPTIM2EN      LL_APB1_GRP2_DisableClock
1027:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR2     LPTIM3EN      LL_APB1_GRP2_DisableClock
1028:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1029:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPUART1
1030:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM2
1031:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM3
1032:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
1033:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
1034:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP2_DisableClock(uint32_t Periphs)
1035:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
1036:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   CLEAR_BIT(RCC->APB1ENR2, Periphs);
1037:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
1038:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
1039:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
1040:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Force APB1 peripherals reset.
1041:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll APB1RSTR1    TIM2RST       LL_APB1_GRP1_ForceReset\n
1042:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1RSTR1    SPI2RST       LL_APB1_GRP1_ForceReset\n
1043:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1RSTR1    USART2RST     LL_APB1_GRP1_ForceReset\n
1044:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1RSTR1    I2C1RST       LL_APB1_GRP1_ForceReset\n
1045:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1RSTR1    I2C2RST       LL_APB1_GRP1_ForceReset\n
1046:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1RSTR1    I2C3RST       LL_APB1_GRP1_ForceReset\n
1047:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1RSTR1    DACRST        LL_APB1_GRP1_ForceReset\n
1048:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1RSTR1    LPTIM1RST     LL_APB1_GRP1_ForceReset
1049:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1050:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_ALL
1051:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
1052:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
1053:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
1054:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
1055:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
1056:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3
1057:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC
1058:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
1059:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
1060:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccexMuIL.s 			page 23


1061:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
1062:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_ForceReset(uint32_t Periphs)
1063:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
1064:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->APB1RSTR1, Periphs);
1065:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
1066:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
1067:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
1068:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Force APB1 peripherals reset.
1069:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll APB1RSTR2    LPUART1RST    LL_APB1_GRP2_ForceReset\n
1070:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1RSTR2    LPTIM2RST     LL_APB1_GRP2_ForceReset
1071:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1RSTR2    LPTIM3RST     LL_APB1_GRP2_ForceReset
1072:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1073:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_ALL
1074:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPUART1
1075:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM2
1076:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM3
1077:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
1078:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
1079:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP2_ForceReset(uint32_t Periphs)
1080:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
1081:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->APB1RSTR2, Periphs);
1082:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
1083:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
1084:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
1085:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Release APB1 peripherals reset.
1086:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll APB1RSTR1    TIM2RST       LL_APB1_GRP1_ReleaseReset\n
1087:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1RSTR1    SPI2RST       LL_APB1_GRP1_ReleaseReset\n
1088:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1RSTR1    DACRST        LL_APB1_GRP1_ReleaseReset\n
1089:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1RSTR1    I2C1RST       LL_APB1_GRP1_ReleaseReset\n
1090:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1RSTR1    I2C2RST       LL_APB1_GRP1_ReleaseReset\n
1091:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1RSTR1    I2C3RST       LL_APB1_GRP1_ReleaseReset\n
1092:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1RSTR1    DACRST        LL_APB1_GRP1_ReleaseReset\n
1093:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1RSTR1    LPTIM1RST     LL_APB1_GRP1_ReleaseReset
1094:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1095:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_ALL
1096:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
1097:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
1098:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
1099:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
1100:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
1101:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3
1102:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC
1103:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
1104:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
1105:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
1106:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
1107:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_ReleaseReset(uint32_t Periphs)
1108:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
1109:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   CLEAR_BIT(RCC->APB1RSTR1, Periphs);
1110:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
1111:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
1112:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
1113:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Release APB1 peripherals reset.
1114:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll APB1RSTR2    LPUART1RST    LL_APB1_GRP2_ReleaseReset\n
1115:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1RSTR2    LPTIM2RST     LL_APB1_GRP2_ReleaseReset
1116:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1RSTR2    LPTIM3RST     LL_APB1_GRP2_ReleaseReset
1117:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccexMuIL.s 			page 24


1118:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_ALL
1119:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPUART1
1120:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM2
1121:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM3
1122:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
1123:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
1124:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP2_ReleaseReset(uint32_t Periphs)
1125:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
1126:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   CLEAR_BIT(RCC->APB1RSTR2, Periphs);
1127:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
1128:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
1129:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
1130:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Enable APB1 peripherals clock during Low Power (Sleep) mode.
1131:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll APB1SMENR1   TIM2SMEN      LL_APB1_GRP1_EnableClockSleep\n
1132:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1SMENR1   RTCAPBSMEN    LL_APB1_GRP1_EnableClockSleep\n
1133:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1SMENR1   WWDGSMEN      LL_APB1_GRP1_EnableClockSleep\n
1134:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1SMENR1   SPI2SMEN      LL_APB1_GRP1_EnableClockSleep\n
1135:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1SMENR1   USART2SMEN    LL_APB1_GRP1_EnableClockSleep\n
1136:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1SMENR1   I2C1SMEN      LL_APB1_GRP1_EnableClockSleep\n
1137:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1SMENR1   I2C2SMEN      LL_APB1_GRP1_EnableClockSleep\n
1138:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1SMENR1   I2C3SMEN      LL_APB1_GRP1_EnableClockSleep\n
1139:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1SMENR1   DACSMEN       LL_APB1_GRP1_EnableClockSleep\n
1140:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1SMENR1   LPTIM1SMEN    LL_APB1_GRP1_EnableClockSleep
1141:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1142:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
1143:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_RTCAPB
1144:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
1145:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
1146:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
1147:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
1148:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
1149:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3
1150:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC
1151:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
1152:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
1153:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
1154:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
1155:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_EnableClockSleep(uint32_t Periphs)
1156:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
1157:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   __IO uint32_t tmpreg;
1158:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->APB1SMENR1, Periphs);
1159:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
1160:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   tmpreg = READ_BIT(RCC->APB1SMENR1, Periphs);
1161:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   (void)tmpreg;
1162:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
1163:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
1164:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
1165:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Enable APB1 peripherals clock during Low Power (Sleep) mode.
1166:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll APB1SMENR2   LPUART1SMEN   LL_APB1_GRP2_EnableClockSleep\n
1167:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1SMENR2   LPTIM2SMEN    LL_APB1_GRP2_EnableClockSleep
1168:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1SMENR2   LPTIM3SMEN    LL_APB1_GRP2_EnableClockSleep
1169:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1170:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPUART1
1171:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM2
1172:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM3
1173:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
1174:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccexMuIL.s 			page 25


1175:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP2_EnableClockSleep(uint32_t Periphs)
1176:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
1177:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   __IO uint32_t tmpreg;
1178:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->APB1SMENR2, Periphs);
1179:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
1180:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   tmpreg = READ_BIT(RCC->APB1SMENR2, Periphs);
1181:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   (void)tmpreg;
1182:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
1183:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
1184:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
1185:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Check if APB1 clock is enabled by the clock gating during CPU1 CSleep mode
1186:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll APB1SMENR1   TIM2SMEN      LL_APB1_GRP1_IsEnabledClockSleep\n
1187:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1SMENR1   RTCAPBSMEN    LL_APB1_GRP1_IsEnabledClockSleep\n
1188:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1SMENR1   WWDGSMEN      LL_APB1_GRP1_IsEnabledClockSleep\n
1189:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1SMENR1   SPI2SMEN      LL_APB1_GRP1_IsEnabledClockSleep\n
1190:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1SMENR1   USART2SMEN    LL_APB1_GRP1_IsEnabledClockSleep\n
1191:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1SMENR1   I2C1SMEN      LL_APB1_GRP1_IsEnabledClockSleep\n
1192:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1SMENR1   I2C2SMEN      LL_APB1_GRP1_IsEnabledClockSleep\n
1193:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1SMENR1   I2C3SMEN      LL_APB1_GRP1_IsEnabledClockSleep\n
1194:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1SMENR1   DACSMEN       LL_APB1_GRP1_IsEnabledClockSleep\n
1195:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1SMENR1   LPTIM1SMEN    LL_APB1_GRP1_IsEnabledClockSleep
1196:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1197:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
1198:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_RTCAPB
1199:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
1200:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
1201:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
1202:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
1203:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
1204:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3
1205:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC
1206:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
1207:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
1208:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
1209:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
1210:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE uint32_t LL_APB1_GRP1_IsEnabledClockSleep(uint32_t Periphs)
1211:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
1212:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   return ((READ_BIT(RCC->APB1SMENR1, Periphs) == (Periphs)) ? 1UL : 0UL);
1213:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
1214:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
1215:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
1216:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Check if APB1 clock is enabled by the clock gating during CPU1 CSleep mode
1217:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll APB1SMENR2   LPUART1SMEN   LL_APB1_GRP2_IsEnabledClockSleep\n
1218:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1SMENR2   LPTIM2SMEN    LL_APB1_GRP2_IsEnabledClockSleep\n
1219:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1SMENR2   LPTIM3SMEN    LL_APB1_GRP2_IsEnabledClockSleep
1220:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1221:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPUART1
1222:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM2
1223:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM3
1224:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
1225:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
1226:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE uint32_t LL_APB1_GRP2_IsEnabledClockSleep(uint32_t Periphs)
1227:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
1228:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   return ((READ_BIT(RCC->APB1SMENR2, Periphs) == (Periphs)) ? 1UL : 0UL);
1229:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
1230:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
1231:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccexMuIL.s 			page 26


1232:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Disable APB1 peripherals clock during Low Power (Sleep) mode.
1233:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll APB1SMENR1   TIM2SMEN      LL_APB1_GRP1_DisableClockSleep\n
1234:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1SMENR1   RTCAPBSMEN    LL_APB1_GRP1_DisableClockSleep\n
1235:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1SMENR1   WWDGSMEN      LL_APB1_GRP1_DisableClockSleep\n
1236:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1SMENR1   SPI2SMEN      LL_APB1_GRP1_DisableClockSleep\n
1237:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1SMENR1   USART2SMEN    LL_APB1_GRP1_DisableClockSleep\n
1238:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1SMENR1   I2C1SMEN      LL_APB1_GRP1_DisableClockSleep\n
1239:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1SMENR1   I2C2SMEN      LL_APB1_GRP1_DisableClockSleep\n
1240:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1SMENR1   I2C3SMEN      LL_APB1_GRP1_DisableClockSleep\n
1241:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1SMENR1   DACSMEN       LL_APB1_GRP1_DisableClockSleep\n
1242:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1SMENR1   LPTIM1SMEN    LL_APB1_GRP1_DisableClockSleep
1243:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1244:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
1245:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_RTCAPB
1246:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
1247:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
1248:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
1249:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
1250:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
1251:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3
1252:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC
1253:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
1254:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
1255:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
1256:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
1257:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_DisableClockSleep(uint32_t Periphs)
1258:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
1259:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   CLEAR_BIT(RCC->APB1SMENR1, Periphs);
1260:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
1261:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
1262:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
1263:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Disable APB1 peripherals clock during Low Power (Sleep) mode.
1264:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll APB1SMENR2   LPUART1SMEN   LL_APB1_GRP2_DisableClockSleep\n
1265:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1SMENR2   LPTIM2SMEN    LL_APB1_GRP2_DisableClockSleep
1266:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1SMENR2   LPTIM3SMEN    LL_APB1_GRP2_DisableClockSleep
1267:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1268:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPUART1
1269:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM2
1270:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM3
1271:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
1272:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
1273:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP2_DisableClockSleep(uint32_t Periphs)
1274:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
1275:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   CLEAR_BIT(RCC->APB1SMENR2, Periphs);
1276:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
1277:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
1278:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
1279:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @}
1280:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
1281:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
1282:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EF_APB2 APB2
1283:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @{
1284:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
1285:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
1286:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
1287:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Enable APB2 peripherals clock.
1288:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll APB2ENR      ADCEN         LL_APB2_GRP1_EnableClock\n
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccexMuIL.s 			page 27


1289:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB2ENR      TIM1EN        LL_APB2_GRP1_EnableClock\n
1290:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB2ENR      SPI1EN        LL_APB2_GRP1_EnableClock\n
1291:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB2ENR      USART1EN      LL_APB2_GRP1_EnableClock\n
1292:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB2ENR      TIM16EN       LL_APB2_GRP1_EnableClock\n
1293:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB2ENR      TIM17EN       LL_APB2_GRP1_EnableClock\n
1294:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1295:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_ADC
1296:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM1
1297:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI1
1298:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_USART1
1299:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
1300:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
1301:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
1302:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
1303:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
  87              		.loc 2 1303 22 view .LVU11
  88              	.LBB33:
1304:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
1305:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   __IO uint32_t tmpreg;
  89              		.loc 2 1305 3 view .LVU12
1306:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->APB2ENR, Periphs);
  90              		.loc 2 1306 3 view .LVU13
  91 001e 4FF0B043 		mov	r3, #1476395008
  92 0022 1A6E     		ldr	r2, [r3, #96]
  93 0024 42F40072 		orr	r2, r2, #512
  94 0028 1A66     		str	r2, [r3, #96]
1307:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
1308:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
  95              		.loc 2 1308 3 view .LVU14
  96              		.loc 2 1308 12 is_stmt 0 view .LVU15
  97 002a 1A6E     		ldr	r2, [r3, #96]
  98 002c 02F40072 		and	r2, r2, #512
  99              		.loc 2 1308 10 view .LVU16
 100 0030 0292     		str	r2, [sp, #8]
1309:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 101              		.loc 2 1309 3 is_stmt 1 view .LVU17
 102 0032 029A     		ldr	r2, [sp, #8]
 103              	.LVL3:
 104              		.loc 2 1309 3 is_stmt 0 view .LVU18
 105              	.LBE33:
 106              	.LBE32:
  94:Core/Src/stm32wlxx_hal_msp.c ****     /**ADC GPIO Configuration
 107              		.loc 1 94 5 is_stmt 1 view .LVU19
 108              	.LBB34:
 109              	.LBI34:
 449:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
 110              		.loc 2 449 22 view .LVU20
 111              	.LBB35:
 451:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->AHB2ENR, Periphs);
 112              		.loc 2 451 3 view .LVU21
 452:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 113              		.loc 2 452 3 view .LVU22
 114 0034 DA6C     		ldr	r2, [r3, #76]
 115 0036 42F00202 		orr	r2, r2, #2
 116 003a DA64     		str	r2, [r3, #76]
 454:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 117              		.loc 2 454 3 view .LVU23
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccexMuIL.s 			page 28


 454:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 118              		.loc 2 454 12 is_stmt 0 view .LVU24
 119 003c DB6C     		ldr	r3, [r3, #76]
 120 003e 03F00203 		and	r3, r3, #2
 454:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 121              		.loc 2 454 10 view .LVU25
 122 0042 0193     		str	r3, [sp, #4]
 455:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 123              		.loc 2 455 3 is_stmt 1 view .LVU26
 124 0044 019B     		ldr	r3, [sp, #4]
 125              	.LVL4:
 455:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 126              		.loc 2 455 3 is_stmt 0 view .LVU27
 127              	.LBE35:
 128              	.LBE34:
 100:Core/Src/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 129              		.loc 1 100 5 is_stmt 1 view .LVU28
 100:Core/Src/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 130              		.loc 1 100 25 is_stmt 0 view .LVU29
 131 0046 42F21803 		movw	r3, #8216
 132 004a 0393     		str	r3, [sp, #12]
 101:Core/Src/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 133              		.loc 1 101 5 is_stmt 1 view .LVU30
 101:Core/Src/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 134              		.loc 1 101 26 is_stmt 0 view .LVU31
 135 004c 0323     		movs	r3, #3
 136 004e 0493     		str	r3, [sp, #16]
 102:Core/Src/stm32wlxx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 137              		.loc 1 102 5 is_stmt 1 view .LVU32
 103:Core/Src/stm32wlxx_hal_msp.c **** 
 138              		.loc 1 103 5 view .LVU33
 139 0050 03A9     		add	r1, sp, #12
 140 0052 0348     		ldr	r0, .L6+4
 141              	.LVL5:
 103:Core/Src/stm32wlxx_hal_msp.c **** 
 142              		.loc 1 103 5 is_stmt 0 view .LVU34
 143 0054 FFF7FEFF 		bl	HAL_GPIO_Init
 144              	.LVL6:
 145              		.loc 1 110 1 view .LVU35
 146 0058 DEE7     		b	.L2
 147              	.L7:
 148 005a 00BF     		.align	2
 149              	.L6:
 150 005c 00240140 		.word	1073816576
 151 0060 00040048 		.word	1207960576
 152              		.cfi_endproc
 153              	.LFE852:
 155              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 156              		.align	1
 157              		.global	HAL_ADC_MspDeInit
 158              		.syntax unified
 159              		.thumb
 160              		.thumb_func
 162              	HAL_ADC_MspDeInit:
 163              	.LVL7:
 164              	.LFB853:
 111:Core/Src/stm32wlxx_hal_msp.c **** 
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccexMuIL.s 			page 29


 112:Core/Src/stm32wlxx_hal_msp.c **** /**
 113:Core/Src/stm32wlxx_hal_msp.c **** * @brief ADC MSP De-Initialization
 114:Core/Src/stm32wlxx_hal_msp.c **** * This function freeze the hardware resources used in this example
 115:Core/Src/stm32wlxx_hal_msp.c **** * @param hadc: ADC handle pointer
 116:Core/Src/stm32wlxx_hal_msp.c **** * @retval None
 117:Core/Src/stm32wlxx_hal_msp.c **** */
 118:Core/Src/stm32wlxx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 119:Core/Src/stm32wlxx_hal_msp.c **** {
 165              		.loc 1 119 1 is_stmt 1 view -0
 166              		.cfi_startproc
 167              		@ args = 0, pretend = 0, frame = 0
 168              		@ frame_needed = 0, uses_anonymous_args = 0
 169              		.loc 1 119 1 is_stmt 0 view .LVU37
 170 0000 08B5     		push	{r3, lr}
 171              		.cfi_def_cfa_offset 8
 172              		.cfi_offset 3, -8
 173              		.cfi_offset 14, -4
 120:Core/Src/stm32wlxx_hal_msp.c ****   if(hadc->Instance==ADC)
 174              		.loc 1 120 3 is_stmt 1 view .LVU38
 175              		.loc 1 120 10 is_stmt 0 view .LVU39
 176 0002 0268     		ldr	r2, [r0]
 177              		.loc 1 120 5 view .LVU40
 178 0004 074B     		ldr	r3, .L12
 179 0006 9A42     		cmp	r2, r3
 180 0008 00D0     		beq	.L11
 181              	.LVL8:
 182              	.L8:
 121:Core/Src/stm32wlxx_hal_msp.c ****   {
 122:Core/Src/stm32wlxx_hal_msp.c ****   /* USER CODE BEGIN ADC_MspDeInit 0 */
 123:Core/Src/stm32wlxx_hal_msp.c **** 
 124:Core/Src/stm32wlxx_hal_msp.c ****   /* USER CODE END ADC_MspDeInit 0 */
 125:Core/Src/stm32wlxx_hal_msp.c ****     /* Peripheral clock disable */
 126:Core/Src/stm32wlxx_hal_msp.c ****     __HAL_RCC_ADC_CLK_DISABLE();
 127:Core/Src/stm32wlxx_hal_msp.c **** 
 128:Core/Src/stm32wlxx_hal_msp.c ****     /**ADC GPIO Configuration
 129:Core/Src/stm32wlxx_hal_msp.c ****     PB3     ------> ADC_IN2
 130:Core/Src/stm32wlxx_hal_msp.c ****     PB4     ------> ADC_IN3
 131:Core/Src/stm32wlxx_hal_msp.c ****     PB13     ------> ADC_IN0
 132:Core/Src/stm32wlxx_hal_msp.c ****     */
 133:Core/Src/stm32wlxx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, SiPM_Temp_Pin|SiPM_Signal_Pin|Bat_Monitor_Pin);
 134:Core/Src/stm32wlxx_hal_msp.c **** 
 135:Core/Src/stm32wlxx_hal_msp.c ****   /* USER CODE BEGIN ADC_MspDeInit 1 */
 136:Core/Src/stm32wlxx_hal_msp.c **** 
 137:Core/Src/stm32wlxx_hal_msp.c ****   /* USER CODE END ADC_MspDeInit 1 */
 138:Core/Src/stm32wlxx_hal_msp.c ****   }
 139:Core/Src/stm32wlxx_hal_msp.c **** 
 140:Core/Src/stm32wlxx_hal_msp.c **** }
 183              		.loc 1 140 1 view .LVU41
 184 000a 08BD     		pop	{r3, pc}
 185              	.LVL9:
 186              	.L11:
 126:Core/Src/stm32wlxx_hal_msp.c **** 
 187              		.loc 1 126 5 is_stmt 1 view .LVU42
 188              	.LBB36:
 189              	.LBI36:
1310:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
1311:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccexMuIL.s 			page 30


1312:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
1313:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Check if APB2 peripheral clock is enabled or not
1314:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll APB2ENR      ADCEN         LL_APB2_GRP1_IsEnabledClock\n
1315:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB2ENR      TIM1EN        LL_APB2_GRP1_IsEnabledClock\n
1316:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB2ENR      SPI1EN        LL_APB2_GRP1_IsEnabledClock\n
1317:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB2ENR      USART1EN      LL_APB2_GRP1_IsEnabledClock\n
1318:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB2ENR      TIM16EN       LL_APB2_GRP1_IsEnabledClock\n
1319:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB2ENR      TIM17EN       LL_APB2_GRP1_IsEnabledClock\n
1320:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1321:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_ADC
1322:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM1
1323:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI1
1324:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_USART1
1325:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
1326:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
1327:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval uint32_t
1328:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
1329:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE uint32_t LL_APB2_GRP1_IsEnabledClock(uint32_t Periphs)
1330:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
1331:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   return ((READ_BIT(RCC->APB2ENR, Periphs) == (Periphs)) ? 1UL : 0UL);
1332:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
1333:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
1334:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
1335:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Disable APB2 peripherals clock.
1336:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll APB2ENR      ADCEN         LL_APB2_GRP1_DisableClock\n
1337:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB2ENR      TIM1EN        LL_APB2_GRP1_DisableClock\n
1338:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB2ENR      SPI1EN        LL_APB2_GRP1_DisableClock\n
1339:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB2ENR      USART1EN      LL_APB2_GRP1_DisableClock\n
1340:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB2ENR      TIM16EN       LL_APB2_GRP1_DisableClock\n
1341:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB2ENR      TIM17EN       LL_APB2_GRP1_DisableClock\n
1342:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1343:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_ADC
1344:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM1
1345:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI1
1346:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_USART1
1347:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
1348:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
1349:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
1350:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
1351:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_APB2_GRP1_DisableClock(uint32_t Periphs)
 190              		.loc 2 1351 22 view .LVU43
 191              	.LBB37:
1352:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
1353:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   CLEAR_BIT(RCC->APB2ENR, Periphs);
 192              		.loc 2 1353 3 view .LVU44
 193 000c 4FF0B042 		mov	r2, #1476395008
 194 0010 136E     		ldr	r3, [r2, #96]
 195 0012 23F40073 		bic	r3, r3, #512
 196 0016 1366     		str	r3, [r2, #96]
 197              	.LVL10:
 198              		.loc 2 1353 3 is_stmt 0 view .LVU45
 199              	.LBE37:
 200              	.LBE36:
 133:Core/Src/stm32wlxx_hal_msp.c **** 
 201              		.loc 1 133 5 is_stmt 1 view .LVU46
 202 0018 42F21801 		movw	r1, #8216
 203 001c 0248     		ldr	r0, .L12+4
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccexMuIL.s 			page 31


 204              	.LVL11:
 133:Core/Src/stm32wlxx_hal_msp.c **** 
 205              		.loc 1 133 5 is_stmt 0 view .LVU47
 206 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 207              	.LVL12:
 208              		.loc 1 140 1 view .LVU48
 209 0022 F2E7     		b	.L8
 210              	.L13:
 211              		.align	2
 212              	.L12:
 213 0024 00240140 		.word	1073816576
 214 0028 00040048 		.word	1207960576
 215              		.cfi_endproc
 216              	.LFE853:
 218              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
 219              		.align	1
 220              		.global	HAL_I2C_MspInit
 221              		.syntax unified
 222              		.thumb
 223              		.thumb_func
 225              	HAL_I2C_MspInit:
 226              	.LVL13:
 227              	.LFB854:
 141:Core/Src/stm32wlxx_hal_msp.c **** 
 142:Core/Src/stm32wlxx_hal_msp.c **** /**
 143:Core/Src/stm32wlxx_hal_msp.c **** * @brief I2C MSP Initialization
 144:Core/Src/stm32wlxx_hal_msp.c **** * This function configures the hardware resources used in this example
 145:Core/Src/stm32wlxx_hal_msp.c **** * @param hi2c: I2C handle pointer
 146:Core/Src/stm32wlxx_hal_msp.c **** * @retval None
 147:Core/Src/stm32wlxx_hal_msp.c **** */
 148:Core/Src/stm32wlxx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
 149:Core/Src/stm32wlxx_hal_msp.c **** {
 228              		.loc 1 149 1 is_stmt 1 view -0
 229              		.cfi_startproc
 230              		@ args = 0, pretend = 0, frame = 88
 231              		@ frame_needed = 0, uses_anonymous_args = 0
 232              		.loc 1 149 1 is_stmt 0 view .LVU50
 233 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 234              		.cfi_def_cfa_offset 24
 235              		.cfi_offset 4, -24
 236              		.cfi_offset 5, -20
 237              		.cfi_offset 6, -16
 238              		.cfi_offset 7, -12
 239              		.cfi_offset 8, -8
 240              		.cfi_offset 14, -4
 241 0004 96B0     		sub	sp, sp, #88
 242              		.cfi_def_cfa_offset 112
 243 0006 0446     		mov	r4, r0
 150:Core/Src/stm32wlxx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 244              		.loc 1 150 3 is_stmt 1 view .LVU51
 245              		.loc 1 150 20 is_stmt 0 view .LVU52
 246 0008 0021     		movs	r1, #0
 247 000a 1191     		str	r1, [sp, #68]
 248 000c 1291     		str	r1, [sp, #72]
 249 000e 1391     		str	r1, [sp, #76]
 250 0010 1491     		str	r1, [sp, #80]
 251 0012 1591     		str	r1, [sp, #84]
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccexMuIL.s 			page 32


 151:Core/Src/stm32wlxx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 252              		.loc 1 151 3 is_stmt 1 view .LVU53
 253              		.loc 1 151 28 is_stmt 0 view .LVU54
 254 0014 3822     		movs	r2, #56
 255 0016 03A8     		add	r0, sp, #12
 256              	.LVL14:
 257              		.loc 1 151 28 view .LVU55
 258 0018 FFF7FEFF 		bl	memset
 259              	.LVL15:
 152:Core/Src/stm32wlxx_hal_msp.c ****   if(hi2c->Instance==I2C2)
 260              		.loc 1 152 3 is_stmt 1 view .LVU56
 261              		.loc 1 152 10 is_stmt 0 view .LVU57
 262 001c 2268     		ldr	r2, [r4]
 263              		.loc 1 152 5 view .LVU58
 264 001e 254B     		ldr	r3, .L20
 265 0020 9A42     		cmp	r2, r3
 266 0022 02D0     		beq	.L18
 267              	.LVL16:
 268              	.L14:
 153:Core/Src/stm32wlxx_hal_msp.c ****   {
 154:Core/Src/stm32wlxx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 0 */
 155:Core/Src/stm32wlxx_hal_msp.c **** 
 156:Core/Src/stm32wlxx_hal_msp.c ****   /* USER CODE END I2C2_MspInit 0 */
 157:Core/Src/stm32wlxx_hal_msp.c **** 
 158:Core/Src/stm32wlxx_hal_msp.c ****   /** Initializes the peripherals clocks
 159:Core/Src/stm32wlxx_hal_msp.c ****   */
 160:Core/Src/stm32wlxx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 161:Core/Src/stm32wlxx_hal_msp.c ****     PeriphClkInitStruct.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 162:Core/Src/stm32wlxx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 163:Core/Src/stm32wlxx_hal_msp.c ****     {
 164:Core/Src/stm32wlxx_hal_msp.c ****       Error_Handler();
 165:Core/Src/stm32wlxx_hal_msp.c ****     }
 166:Core/Src/stm32wlxx_hal_msp.c **** 
 167:Core/Src/stm32wlxx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 168:Core/Src/stm32wlxx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 169:Core/Src/stm32wlxx_hal_msp.c ****     /**I2C2 GPIO Configuration
 170:Core/Src/stm32wlxx_hal_msp.c ****     PA15     ------> I2C2_SDA
 171:Core/Src/stm32wlxx_hal_msp.c ****     PB15     ------> I2C2_SCL
 172:Core/Src/stm32wlxx_hal_msp.c ****     */
 173:Core/Src/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_15;
 174:Core/Src/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 175:Core/Src/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 176:Core/Src/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 177:Core/Src/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 178:Core/Src/stm32wlxx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 179:Core/Src/stm32wlxx_hal_msp.c **** 
 180:Core/Src/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_15;
 181:Core/Src/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 182:Core/Src/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 183:Core/Src/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 184:Core/Src/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 185:Core/Src/stm32wlxx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 186:Core/Src/stm32wlxx_hal_msp.c **** 
 187:Core/Src/stm32wlxx_hal_msp.c ****     /* Peripheral clock enable */
 188:Core/Src/stm32wlxx_hal_msp.c ****     __HAL_RCC_I2C2_CLK_ENABLE();
 189:Core/Src/stm32wlxx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 190:Core/Src/stm32wlxx_hal_msp.c **** 
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccexMuIL.s 			page 33


 191:Core/Src/stm32wlxx_hal_msp.c ****   /* USER CODE END I2C2_MspInit 1 */
 192:Core/Src/stm32wlxx_hal_msp.c ****   }
 193:Core/Src/stm32wlxx_hal_msp.c **** 
 194:Core/Src/stm32wlxx_hal_msp.c **** }
 269              		.loc 1 194 1 view .LVU59
 270 0024 16B0     		add	sp, sp, #88
 271              		.cfi_remember_state
 272              		.cfi_def_cfa_offset 24
 273              		@ sp needed
 274 0026 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 275              	.LVL17:
 276              	.L18:
 277              		.cfi_restore_state
 160:Core/Src/stm32wlxx_hal_msp.c ****     PeriphClkInitStruct.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 278              		.loc 1 160 5 is_stmt 1 view .LVU60
 160:Core/Src/stm32wlxx_hal_msp.c ****     PeriphClkInitStruct.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 279              		.loc 1 160 46 is_stmt 0 view .LVU61
 280 002a 8023     		movs	r3, #128
 281 002c 0393     		str	r3, [sp, #12]
 161:Core/Src/stm32wlxx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 282              		.loc 1 161 5 is_stmt 1 view .LVU62
 161:Core/Src/stm32wlxx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 283              		.loc 1 161 44 is_stmt 0 view .LVU63
 284 002e 4FF44023 		mov	r3, #786432
 285 0032 0993     		str	r3, [sp, #36]
 162:Core/Src/stm32wlxx_hal_msp.c ****     {
 286              		.loc 1 162 5 is_stmt 1 view .LVU64
 162:Core/Src/stm32wlxx_hal_msp.c ****     {
 287              		.loc 1 162 9 is_stmt 0 view .LVU65
 288 0034 03A8     		add	r0, sp, #12
 289 0036 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 290              	.LVL18:
 162:Core/Src/stm32wlxx_hal_msp.c ****     {
 291              		.loc 1 162 8 view .LVU66
 292 003a 0028     		cmp	r0, #0
 293 003c 37D1     		bne	.L19
 294              	.L16:
 167:Core/Src/stm32wlxx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 295              		.loc 1 167 5 is_stmt 1 view .LVU67
 296              	.LVL19:
 297              	.LBB38:
 298              	.LBI38:
 449:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
 299              		.loc 2 449 22 view .LVU68
 300              	.LBB39:
 451:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->AHB2ENR, Periphs);
 301              		.loc 2 451 3 view .LVU69
 452:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 302              		.loc 2 452 3 view .LVU70
 303 003e 4FF0B044 		mov	r4, #1476395008
 304              	.LVL20:
 452:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 305              		.loc 2 452 3 is_stmt 0 view .LVU71
 306 0042 E36C     		ldr	r3, [r4, #76]
 307 0044 43F00103 		orr	r3, r3, #1
 308 0048 E364     		str	r3, [r4, #76]
 454:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   (void)tmpreg;
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccexMuIL.s 			page 34


 309              		.loc 2 454 3 is_stmt 1 view .LVU72
 454:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 310              		.loc 2 454 12 is_stmt 0 view .LVU73
 311 004a E36C     		ldr	r3, [r4, #76]
 312 004c 03F00103 		and	r3, r3, #1
 454:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 313              		.loc 2 454 10 view .LVU74
 314 0050 0293     		str	r3, [sp, #8]
 455:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 315              		.loc 2 455 3 is_stmt 1 view .LVU75
 316 0052 029B     		ldr	r3, [sp, #8]
 317              	.LVL21:
 455:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 318              		.loc 2 455 3 is_stmt 0 view .LVU76
 319              	.LBE39:
 320              	.LBE38:
 168:Core/Src/stm32wlxx_hal_msp.c ****     /**I2C2 GPIO Configuration
 321              		.loc 1 168 5 is_stmt 1 view .LVU77
 322              	.LBB40:
 323              	.LBI40:
 449:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
 324              		.loc 2 449 22 view .LVU78
 325              	.LBB41:
 451:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->AHB2ENR, Periphs);
 326              		.loc 2 451 3 view .LVU79
 452:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 327              		.loc 2 452 3 view .LVU80
 328 0054 E36C     		ldr	r3, [r4, #76]
 329 0056 43F00203 		orr	r3, r3, #2
 330 005a E364     		str	r3, [r4, #76]
 454:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 331              		.loc 2 454 3 view .LVU81
 454:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 332              		.loc 2 454 12 is_stmt 0 view .LVU82
 333 005c E36C     		ldr	r3, [r4, #76]
 334 005e 03F00203 		and	r3, r3, #2
 454:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 335              		.loc 2 454 10 view .LVU83
 336 0062 0193     		str	r3, [sp, #4]
 455:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 337              		.loc 2 455 3 is_stmt 1 view .LVU84
 338 0064 019B     		ldr	r3, [sp, #4]
 339              	.LVL22:
 455:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 340              		.loc 2 455 3 is_stmt 0 view .LVU85
 341              	.LBE41:
 342              	.LBE40:
 173:Core/Src/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 343              		.loc 1 173 5 is_stmt 1 view .LVU86
 173:Core/Src/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 344              		.loc 1 173 25 is_stmt 0 view .LVU87
 345 0066 4FF40048 		mov	r8, #32768
 346 006a CDF84480 		str	r8, [sp, #68]
 174:Core/Src/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 347              		.loc 1 174 5 is_stmt 1 view .LVU88
 174:Core/Src/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 348              		.loc 1 174 26 is_stmt 0 view .LVU89
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccexMuIL.s 			page 35


 349 006e 1227     		movs	r7, #18
 350 0070 1297     		str	r7, [sp, #72]
 175:Core/Src/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 351              		.loc 1 175 5 is_stmt 1 view .LVU90
 175:Core/Src/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 352              		.loc 1 175 26 is_stmt 0 view .LVU91
 353 0072 0025     		movs	r5, #0
 354 0074 1395     		str	r5, [sp, #76]
 176:Core/Src/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 355              		.loc 1 176 5 is_stmt 1 view .LVU92
 176:Core/Src/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 356              		.loc 1 176 27 is_stmt 0 view .LVU93
 357 0076 1495     		str	r5, [sp, #80]
 177:Core/Src/stm32wlxx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 358              		.loc 1 177 5 is_stmt 1 view .LVU94
 177:Core/Src/stm32wlxx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 359              		.loc 1 177 31 is_stmt 0 view .LVU95
 360 0078 0426     		movs	r6, #4
 361 007a 1596     		str	r6, [sp, #84]
 178:Core/Src/stm32wlxx_hal_msp.c **** 
 362              		.loc 1 178 5 is_stmt 1 view .LVU96
 363 007c 11A9     		add	r1, sp, #68
 364 007e 4FF09040 		mov	r0, #1207959552
 365 0082 FFF7FEFF 		bl	HAL_GPIO_Init
 366              	.LVL23:
 180:Core/Src/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 367              		.loc 1 180 5 view .LVU97
 180:Core/Src/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 368              		.loc 1 180 25 is_stmt 0 view .LVU98
 369 0086 CDF84480 		str	r8, [sp, #68]
 181:Core/Src/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 370              		.loc 1 181 5 is_stmt 1 view .LVU99
 181:Core/Src/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 371              		.loc 1 181 26 is_stmt 0 view .LVU100
 372 008a 1297     		str	r7, [sp, #72]
 182:Core/Src/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 373              		.loc 1 182 5 is_stmt 1 view .LVU101
 182:Core/Src/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 374              		.loc 1 182 26 is_stmt 0 view .LVU102
 375 008c 1395     		str	r5, [sp, #76]
 183:Core/Src/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 376              		.loc 1 183 5 is_stmt 1 view .LVU103
 183:Core/Src/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 377              		.loc 1 183 27 is_stmt 0 view .LVU104
 378 008e 1495     		str	r5, [sp, #80]
 184:Core/Src/stm32wlxx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 379              		.loc 1 184 5 is_stmt 1 view .LVU105
 184:Core/Src/stm32wlxx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 380              		.loc 1 184 31 is_stmt 0 view .LVU106
 381 0090 1596     		str	r6, [sp, #84]
 185:Core/Src/stm32wlxx_hal_msp.c **** 
 382              		.loc 1 185 5 is_stmt 1 view .LVU107
 383 0092 11A9     		add	r1, sp, #68
 384 0094 0848     		ldr	r0, .L20+4
 385 0096 FFF7FEFF 		bl	HAL_GPIO_Init
 386              	.LVL24:
 188:Core/Src/stm32wlxx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccexMuIL.s 			page 36


 387              		.loc 1 188 5 view .LVU108
 388              	.LBB42:
 389              	.LBI42:
 914:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
 390              		.loc 2 914 22 view .LVU109
 391              	.LBB43:
 916:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->APB1ENR1, Periphs);
 392              		.loc 2 916 3 view .LVU110
 917:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 393              		.loc 2 917 3 view .LVU111
 394 009a A36D     		ldr	r3, [r4, #88]
 395 009c 43F48003 		orr	r3, r3, #4194304
 396 00a0 A365     		str	r3, [r4, #88]
 919:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 397              		.loc 2 919 3 view .LVU112
 919:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 398              		.loc 2 919 12 is_stmt 0 view .LVU113
 399 00a2 A36D     		ldr	r3, [r4, #88]
 400 00a4 03F48003 		and	r3, r3, #4194304
 919:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 401              		.loc 2 919 10 view .LVU114
 402 00a8 0093     		str	r3, [sp]
 920:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 403              		.loc 2 920 3 is_stmt 1 view .LVU115
 404 00aa 009B     		ldr	r3, [sp]
 405              	.LVL25:
 920:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 406              		.loc 2 920 3 is_stmt 0 view .LVU116
 407              	.LBE43:
 408              	.LBE42:
 409              		.loc 1 194 1 view .LVU117
 410 00ac BAE7     		b	.L14
 411              	.LVL26:
 412              	.L19:
 164:Core/Src/stm32wlxx_hal_msp.c ****     }
 413              		.loc 1 164 7 is_stmt 1 view .LVU118
 414 00ae FFF7FEFF 		bl	Error_Handler
 415              	.LVL27:
 416 00b2 C4E7     		b	.L16
 417              	.L21:
 418              		.align	2
 419              	.L20:
 420 00b4 00580040 		.word	1073764352
 421 00b8 00040048 		.word	1207960576
 422              		.cfi_endproc
 423              	.LFE854:
 425              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 426              		.align	1
 427              		.global	HAL_I2C_MspDeInit
 428              		.syntax unified
 429              		.thumb
 430              		.thumb_func
 432              	HAL_I2C_MspDeInit:
 433              	.LVL28:
 434              	.LFB855:
 195:Core/Src/stm32wlxx_hal_msp.c **** 
 196:Core/Src/stm32wlxx_hal_msp.c **** /**
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccexMuIL.s 			page 37


 197:Core/Src/stm32wlxx_hal_msp.c **** * @brief I2C MSP De-Initialization
 198:Core/Src/stm32wlxx_hal_msp.c **** * This function freeze the hardware resources used in this example
 199:Core/Src/stm32wlxx_hal_msp.c **** * @param hi2c: I2C handle pointer
 200:Core/Src/stm32wlxx_hal_msp.c **** * @retval None
 201:Core/Src/stm32wlxx_hal_msp.c **** */
 202:Core/Src/stm32wlxx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
 203:Core/Src/stm32wlxx_hal_msp.c **** {
 435              		.loc 1 203 1 view -0
 436              		.cfi_startproc
 437              		@ args = 0, pretend = 0, frame = 0
 438              		@ frame_needed = 0, uses_anonymous_args = 0
 439              		.loc 1 203 1 is_stmt 0 view .LVU120
 440 0000 08B5     		push	{r3, lr}
 441              		.cfi_def_cfa_offset 8
 442              		.cfi_offset 3, -8
 443              		.cfi_offset 14, -4
 204:Core/Src/stm32wlxx_hal_msp.c ****   if(hi2c->Instance==I2C2)
 444              		.loc 1 204 3 is_stmt 1 view .LVU121
 445              		.loc 1 204 10 is_stmt 0 view .LVU122
 446 0002 0268     		ldr	r2, [r0]
 447              		.loc 1 204 5 view .LVU123
 448 0004 0A4B     		ldr	r3, .L26
 449 0006 9A42     		cmp	r2, r3
 450 0008 00D0     		beq	.L25
 451              	.LVL29:
 452              	.L22:
 205:Core/Src/stm32wlxx_hal_msp.c ****   {
 206:Core/Src/stm32wlxx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspDeInit 0 */
 207:Core/Src/stm32wlxx_hal_msp.c **** 
 208:Core/Src/stm32wlxx_hal_msp.c ****   /* USER CODE END I2C2_MspDeInit 0 */
 209:Core/Src/stm32wlxx_hal_msp.c ****     /* Peripheral clock disable */
 210:Core/Src/stm32wlxx_hal_msp.c ****     __HAL_RCC_I2C2_CLK_DISABLE();
 211:Core/Src/stm32wlxx_hal_msp.c **** 
 212:Core/Src/stm32wlxx_hal_msp.c ****     /**I2C2 GPIO Configuration
 213:Core/Src/stm32wlxx_hal_msp.c ****     PA15     ------> I2C2_SDA
 214:Core/Src/stm32wlxx_hal_msp.c ****     PB15     ------> I2C2_SCL
 215:Core/Src/stm32wlxx_hal_msp.c ****     */
 216:Core/Src/stm32wlxx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_15);
 217:Core/Src/stm32wlxx_hal_msp.c **** 
 218:Core/Src/stm32wlxx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_15);
 219:Core/Src/stm32wlxx_hal_msp.c **** 
 220:Core/Src/stm32wlxx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspDeInit 1 */
 221:Core/Src/stm32wlxx_hal_msp.c **** 
 222:Core/Src/stm32wlxx_hal_msp.c ****   /* USER CODE END I2C2_MspDeInit 1 */
 223:Core/Src/stm32wlxx_hal_msp.c ****   }
 224:Core/Src/stm32wlxx_hal_msp.c **** 
 225:Core/Src/stm32wlxx_hal_msp.c **** }
 453              		.loc 1 225 1 view .LVU124
 454 000a 08BD     		pop	{r3, pc}
 455              	.LVL30:
 456              	.L25:
 210:Core/Src/stm32wlxx_hal_msp.c **** 
 457              		.loc 1 210 5 is_stmt 1 view .LVU125
 458              	.LBB44:
 459              	.LBI44:
1018:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
 460              		.loc 2 1018 22 view .LVU126
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccexMuIL.s 			page 38


 461              	.LBB45:
1020:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 462              		.loc 2 1020 3 view .LVU127
 463 000c 4FF0B042 		mov	r2, #1476395008
 464 0010 936D     		ldr	r3, [r2, #88]
 465 0012 23F48003 		bic	r3, r3, #4194304
 466 0016 9365     		str	r3, [r2, #88]
 467              	.LVL31:
1020:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 468              		.loc 2 1020 3 is_stmt 0 view .LVU128
 469              	.LBE45:
 470              	.LBE44:
 216:Core/Src/stm32wlxx_hal_msp.c **** 
 471              		.loc 1 216 5 is_stmt 1 view .LVU129
 472 0018 4FF40041 		mov	r1, #32768
 473 001c 4FF09040 		mov	r0, #1207959552
 474              	.LVL32:
 216:Core/Src/stm32wlxx_hal_msp.c **** 
 475              		.loc 1 216 5 is_stmt 0 view .LVU130
 476 0020 FFF7FEFF 		bl	HAL_GPIO_DeInit
 477              	.LVL33:
 218:Core/Src/stm32wlxx_hal_msp.c **** 
 478              		.loc 1 218 5 is_stmt 1 view .LVU131
 479 0024 4FF40041 		mov	r1, #32768
 480 0028 0248     		ldr	r0, .L26+4
 481 002a FFF7FEFF 		bl	HAL_GPIO_DeInit
 482              	.LVL34:
 483              		.loc 1 225 1 is_stmt 0 view .LVU132
 484 002e ECE7     		b	.L22
 485              	.L27:
 486              		.align	2
 487              	.L26:
 488 0030 00580040 		.word	1073764352
 489 0034 00040048 		.word	1207960576
 490              		.cfi_endproc
 491              	.LFE855:
 493              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 494              		.align	1
 495              		.global	HAL_SPI_MspInit
 496              		.syntax unified
 497              		.thumb
 498              		.thumb_func
 500              	HAL_SPI_MspInit:
 501              	.LVL35:
 502              	.LFB856:
 226:Core/Src/stm32wlxx_hal_msp.c **** 
 227:Core/Src/stm32wlxx_hal_msp.c **** /**
 228:Core/Src/stm32wlxx_hal_msp.c **** * @brief SPI MSP Initialization
 229:Core/Src/stm32wlxx_hal_msp.c **** * This function configures the hardware resources used in this example
 230:Core/Src/stm32wlxx_hal_msp.c **** * @param hspi: SPI handle pointer
 231:Core/Src/stm32wlxx_hal_msp.c **** * @retval None
 232:Core/Src/stm32wlxx_hal_msp.c **** */
 233:Core/Src/stm32wlxx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
 234:Core/Src/stm32wlxx_hal_msp.c **** {
 503              		.loc 1 234 1 is_stmt 1 view -0
 504              		.cfi_startproc
 505              		@ args = 0, pretend = 0, frame = 96
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccexMuIL.s 			page 39


 506              		@ frame_needed = 0, uses_anonymous_args = 0
 507              		.loc 1 234 1 is_stmt 0 view .LVU134
 508 0000 70B5     		push	{r4, r5, r6, lr}
 509              		.cfi_def_cfa_offset 16
 510              		.cfi_offset 4, -16
 511              		.cfi_offset 5, -12
 512              		.cfi_offset 6, -8
 513              		.cfi_offset 14, -4
 514 0002 98B0     		sub	sp, sp, #96
 515              		.cfi_def_cfa_offset 112
 516 0004 0446     		mov	r4, r0
 235:Core/Src/stm32wlxx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 517              		.loc 1 235 3 is_stmt 1 view .LVU135
 518              		.loc 1 235 20 is_stmt 0 view .LVU136
 519 0006 0021     		movs	r1, #0
 520 0008 1391     		str	r1, [sp, #76]
 521 000a 1491     		str	r1, [sp, #80]
 522 000c 1591     		str	r1, [sp, #84]
 523 000e 1691     		str	r1, [sp, #88]
 524 0010 1791     		str	r1, [sp, #92]
 236:Core/Src/stm32wlxx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 525              		.loc 1 236 3 is_stmt 1 view .LVU137
 526              		.loc 1 236 28 is_stmt 0 view .LVU138
 527 0012 3822     		movs	r2, #56
 528 0014 05A8     		add	r0, sp, #20
 529              	.LVL36:
 530              		.loc 1 236 28 view .LVU139
 531 0016 FFF7FEFF 		bl	memset
 532              	.LVL37:
 237:Core/Src/stm32wlxx_hal_msp.c ****   if(hspi->Instance==SPI2)
 533              		.loc 1 237 3 is_stmt 1 view .LVU140
 534              		.loc 1 237 10 is_stmt 0 view .LVU141
 535 001a 2268     		ldr	r2, [r4]
 536              		.loc 1 237 5 view .LVU142
 537 001c 2E4B     		ldr	r3, .L34
 538 001e 9A42     		cmp	r2, r3
 539 0020 01D0     		beq	.L32
 540              	.LVL38:
 541              	.L28:
 238:Core/Src/stm32wlxx_hal_msp.c ****   {
 239:Core/Src/stm32wlxx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspInit 0 */
 240:Core/Src/stm32wlxx_hal_msp.c **** 
 241:Core/Src/stm32wlxx_hal_msp.c ****   /* USER CODE END SPI2_MspInit 0 */
 242:Core/Src/stm32wlxx_hal_msp.c **** 
 243:Core/Src/stm32wlxx_hal_msp.c ****   /** Initializes the peripherals clocks
 244:Core/Src/stm32wlxx_hal_msp.c ****   */
 245:Core/Src/stm32wlxx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S2;
 246:Core/Src/stm32wlxx_hal_msp.c ****     PeriphClkInitStruct.I2s2ClockSelection = RCC_I2S2CLKSOURCE_HSI;
 247:Core/Src/stm32wlxx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 248:Core/Src/stm32wlxx_hal_msp.c ****     {
 249:Core/Src/stm32wlxx_hal_msp.c ****       Error_Handler();
 250:Core/Src/stm32wlxx_hal_msp.c ****     }
 251:Core/Src/stm32wlxx_hal_msp.c **** 
 252:Core/Src/stm32wlxx_hal_msp.c ****     /* Peripheral clock enable */
 253:Core/Src/stm32wlxx_hal_msp.c ****     __HAL_RCC_SPI2_CLK_ENABLE();
 254:Core/Src/stm32wlxx_hal_msp.c **** 
 255:Core/Src/stm32wlxx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccexMuIL.s 			page 40


 256:Core/Src/stm32wlxx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 257:Core/Src/stm32wlxx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 258:Core/Src/stm32wlxx_hal_msp.c ****     /**SPI2 GPIO Configuration
 259:Core/Src/stm32wlxx_hal_msp.c ****     PB14     ------> SPI2_MISO
 260:Core/Src/stm32wlxx_hal_msp.c ****     PA9     ------> SPI2_SCK
 261:Core/Src/stm32wlxx_hal_msp.c ****     PC1     ------> SPI2_MOSI
 262:Core/Src/stm32wlxx_hal_msp.c ****     */
 263:Core/Src/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_14;
 264:Core/Src/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 265:Core/Src/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 266:Core/Src/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 267:Core/Src/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 268:Core/Src/stm32wlxx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 269:Core/Src/stm32wlxx_hal_msp.c **** 
 270:Core/Src/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9;
 271:Core/Src/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 272:Core/Src/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 273:Core/Src/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 274:Core/Src/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 275:Core/Src/stm32wlxx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 276:Core/Src/stm32wlxx_hal_msp.c **** 
 277:Core/Src/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_1;
 278:Core/Src/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 279:Core/Src/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 280:Core/Src/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 281:Core/Src/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_SPI2;
 282:Core/Src/stm32wlxx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 283:Core/Src/stm32wlxx_hal_msp.c **** 
 284:Core/Src/stm32wlxx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspInit 1 */
 285:Core/Src/stm32wlxx_hal_msp.c **** 
 286:Core/Src/stm32wlxx_hal_msp.c ****   /* USER CODE END SPI2_MspInit 1 */
 287:Core/Src/stm32wlxx_hal_msp.c ****   }
 288:Core/Src/stm32wlxx_hal_msp.c **** 
 289:Core/Src/stm32wlxx_hal_msp.c **** }
 542              		.loc 1 289 1 view .LVU143
 543 0022 18B0     		add	sp, sp, #96
 544              		.cfi_remember_state
 545              		.cfi_def_cfa_offset 16
 546              		@ sp needed
 547 0024 70BD     		pop	{r4, r5, r6, pc}
 548              	.LVL39:
 549              	.L32:
 550              		.cfi_restore_state
 245:Core/Src/stm32wlxx_hal_msp.c ****     PeriphClkInitStruct.I2s2ClockSelection = RCC_I2S2CLKSOURCE_HSI;
 551              		.loc 1 245 5 is_stmt 1 view .LVU144
 245:Core/Src/stm32wlxx_hal_msp.c ****     PeriphClkInitStruct.I2s2ClockSelection = RCC_I2S2CLKSOURCE_HSI;
 552              		.loc 1 245 46 is_stmt 0 view .LVU145
 553 0026 1023     		movs	r3, #16
 554 0028 0593     		str	r3, [sp, #20]
 246:Core/Src/stm32wlxx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 555              		.loc 1 246 5 is_stmt 1 view .LVU146
 246:Core/Src/stm32wlxx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 556              		.loc 1 246 44 is_stmt 0 view .LVU147
 557 002a 4FF40073 		mov	r3, #512
 558 002e 0893     		str	r3, [sp, #32]
 247:Core/Src/stm32wlxx_hal_msp.c ****     {
 559              		.loc 1 247 5 is_stmt 1 view .LVU148
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccexMuIL.s 			page 41


 247:Core/Src/stm32wlxx_hal_msp.c ****     {
 560              		.loc 1 247 9 is_stmt 0 view .LVU149
 561 0030 05A8     		add	r0, sp, #20
 562 0032 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 563              	.LVL40:
 247:Core/Src/stm32wlxx_hal_msp.c ****     {
 564              		.loc 1 247 8 view .LVU150
 565 0036 0028     		cmp	r0, #0
 566 0038 4AD1     		bne	.L33
 567              	.L30:
 253:Core/Src/stm32wlxx_hal_msp.c **** 
 568              		.loc 1 253 5 is_stmt 1 view .LVU151
 569              	.LVL41:
 570              	.LBB46:
 571              	.LBI46:
 914:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
 572              		.loc 2 914 22 view .LVU152
 573              	.LBB47:
 916:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->APB1ENR1, Periphs);
 574              		.loc 2 916 3 view .LVU153
 917:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 575              		.loc 2 917 3 view .LVU154
 576 003a 4FF0B043 		mov	r3, #1476395008
 577 003e 9A6D     		ldr	r2, [r3, #88]
 578 0040 42F48042 		orr	r2, r2, #16384
 579 0044 9A65     		str	r2, [r3, #88]
 919:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 580              		.loc 2 919 3 view .LVU155
 919:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 581              		.loc 2 919 12 is_stmt 0 view .LVU156
 582 0046 9A6D     		ldr	r2, [r3, #88]
 583 0048 02F48042 		and	r2, r2, #16384
 919:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 584              		.loc 2 919 10 view .LVU157
 585 004c 0492     		str	r2, [sp, #16]
 920:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 586              		.loc 2 920 3 is_stmt 1 view .LVU158
 587 004e 049A     		ldr	r2, [sp, #16]
 588              	.LVL42:
 920:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 589              		.loc 2 920 3 is_stmt 0 view .LVU159
 590              	.LBE47:
 591              	.LBE46:
 255:Core/Src/stm32wlxx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 592              		.loc 1 255 5 is_stmt 1 view .LVU160
 593              	.LBB48:
 594              	.LBI48:
 449:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
 595              		.loc 2 449 22 view .LVU161
 596              	.LBB49:
 451:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->AHB2ENR, Periphs);
 597              		.loc 2 451 3 view .LVU162
 452:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 598              		.loc 2 452 3 view .LVU163
 599 0050 DA6C     		ldr	r2, [r3, #76]
 600 0052 42F00202 		orr	r2, r2, #2
 601 0056 DA64     		str	r2, [r3, #76]
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccexMuIL.s 			page 42


 454:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 602              		.loc 2 454 3 view .LVU164
 454:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 603              		.loc 2 454 12 is_stmt 0 view .LVU165
 604 0058 DA6C     		ldr	r2, [r3, #76]
 605 005a 02F00202 		and	r2, r2, #2
 454:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 606              		.loc 2 454 10 view .LVU166
 607 005e 0392     		str	r2, [sp, #12]
 455:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 608              		.loc 2 455 3 is_stmt 1 view .LVU167
 609 0060 039A     		ldr	r2, [sp, #12]
 610              	.LVL43:
 455:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 611              		.loc 2 455 3 is_stmt 0 view .LVU168
 612              	.LBE49:
 613              	.LBE48:
 256:Core/Src/stm32wlxx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 614              		.loc 1 256 5 is_stmt 1 view .LVU169
 615              	.LBB50:
 616              	.LBI50:
 449:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
 617              		.loc 2 449 22 view .LVU170
 618              	.LBB51:
 451:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->AHB2ENR, Periphs);
 619              		.loc 2 451 3 view .LVU171
 452:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 620              		.loc 2 452 3 view .LVU172
 621 0062 DA6C     		ldr	r2, [r3, #76]
 622 0064 42F00102 		orr	r2, r2, #1
 623 0068 DA64     		str	r2, [r3, #76]
 454:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 624              		.loc 2 454 3 view .LVU173
 454:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 625              		.loc 2 454 12 is_stmt 0 view .LVU174
 626 006a DA6C     		ldr	r2, [r3, #76]
 627 006c 02F00102 		and	r2, r2, #1
 454:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 628              		.loc 2 454 10 view .LVU175
 629 0070 0292     		str	r2, [sp, #8]
 455:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 630              		.loc 2 455 3 is_stmt 1 view .LVU176
 631 0072 029A     		ldr	r2, [sp, #8]
 632              	.LVL44:
 455:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 633              		.loc 2 455 3 is_stmt 0 view .LVU177
 634              	.LBE51:
 635              	.LBE50:
 257:Core/Src/stm32wlxx_hal_msp.c ****     /**SPI2 GPIO Configuration
 636              		.loc 1 257 5 is_stmt 1 view .LVU178
 637              	.LBB52:
 638              	.LBI52:
 449:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
 639              		.loc 2 449 22 view .LVU179
 640              	.LBB53:
 451:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->AHB2ENR, Periphs);
 641              		.loc 2 451 3 view .LVU180
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccexMuIL.s 			page 43


 452:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 642              		.loc 2 452 3 view .LVU181
 643 0074 DA6C     		ldr	r2, [r3, #76]
 644 0076 42F00402 		orr	r2, r2, #4
 645 007a DA64     		str	r2, [r3, #76]
 454:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 646              		.loc 2 454 3 view .LVU182
 454:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 647              		.loc 2 454 12 is_stmt 0 view .LVU183
 648 007c DB6C     		ldr	r3, [r3, #76]
 649 007e 03F00403 		and	r3, r3, #4
 454:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 650              		.loc 2 454 10 view .LVU184
 651 0082 0193     		str	r3, [sp, #4]
 455:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 652              		.loc 2 455 3 is_stmt 1 view .LVU185
 653 0084 019B     		ldr	r3, [sp, #4]
 654              	.LVL45:
 455:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 655              		.loc 2 455 3 is_stmt 0 view .LVU186
 656              	.LBE53:
 657              	.LBE52:
 263:Core/Src/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 658              		.loc 1 263 5 is_stmt 1 view .LVU187
 263:Core/Src/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 659              		.loc 1 263 25 is_stmt 0 view .LVU188
 660 0086 4FF48043 		mov	r3, #16384
 661 008a 1393     		str	r3, [sp, #76]
 264:Core/Src/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 662              		.loc 1 264 5 is_stmt 1 view .LVU189
 264:Core/Src/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 663              		.loc 1 264 26 is_stmt 0 view .LVU190
 664 008c 0225     		movs	r5, #2
 665 008e 1495     		str	r5, [sp, #80]
 265:Core/Src/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 666              		.loc 1 265 5 is_stmt 1 view .LVU191
 265:Core/Src/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 667              		.loc 1 265 26 is_stmt 0 view .LVU192
 668 0090 0024     		movs	r4, #0
 669              	.LVL46:
 265:Core/Src/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 670              		.loc 1 265 26 view .LVU193
 671 0092 1594     		str	r4, [sp, #84]
 266:Core/Src/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 672              		.loc 1 266 5 is_stmt 1 view .LVU194
 266:Core/Src/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 673              		.loc 1 266 27 is_stmt 0 view .LVU195
 674 0094 1694     		str	r4, [sp, #88]
 267:Core/Src/stm32wlxx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 675              		.loc 1 267 5 is_stmt 1 view .LVU196
 267:Core/Src/stm32wlxx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 676              		.loc 1 267 31 is_stmt 0 view .LVU197
 677 0096 0526     		movs	r6, #5
 678 0098 1796     		str	r6, [sp, #92]
 268:Core/Src/stm32wlxx_hal_msp.c **** 
 679              		.loc 1 268 5 is_stmt 1 view .LVU198
 680 009a 13A9     		add	r1, sp, #76
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccexMuIL.s 			page 44


 681 009c 0F48     		ldr	r0, .L34+4
 682 009e FFF7FEFF 		bl	HAL_GPIO_Init
 683              	.LVL47:
 270:Core/Src/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 684              		.loc 1 270 5 view .LVU199
 270:Core/Src/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 685              		.loc 1 270 25 is_stmt 0 view .LVU200
 686 00a2 4FF40073 		mov	r3, #512
 687 00a6 1393     		str	r3, [sp, #76]
 271:Core/Src/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 688              		.loc 1 271 5 is_stmt 1 view .LVU201
 271:Core/Src/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 689              		.loc 1 271 26 is_stmt 0 view .LVU202
 690 00a8 1495     		str	r5, [sp, #80]
 272:Core/Src/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 691              		.loc 1 272 5 is_stmt 1 view .LVU203
 272:Core/Src/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 692              		.loc 1 272 26 is_stmt 0 view .LVU204
 693 00aa 1594     		str	r4, [sp, #84]
 273:Core/Src/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 694              		.loc 1 273 5 is_stmt 1 view .LVU205
 273:Core/Src/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 695              		.loc 1 273 27 is_stmt 0 view .LVU206
 696 00ac 1694     		str	r4, [sp, #88]
 274:Core/Src/stm32wlxx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 697              		.loc 1 274 5 is_stmt 1 view .LVU207
 274:Core/Src/stm32wlxx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 698              		.loc 1 274 31 is_stmt 0 view .LVU208
 699 00ae 1796     		str	r6, [sp, #92]
 275:Core/Src/stm32wlxx_hal_msp.c **** 
 700              		.loc 1 275 5 is_stmt 1 view .LVU209
 701 00b0 13A9     		add	r1, sp, #76
 702 00b2 4FF09040 		mov	r0, #1207959552
 703 00b6 FFF7FEFF 		bl	HAL_GPIO_Init
 704              	.LVL48:
 277:Core/Src/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 705              		.loc 1 277 5 view .LVU210
 277:Core/Src/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 706              		.loc 1 277 25 is_stmt 0 view .LVU211
 707 00ba 1395     		str	r5, [sp, #76]
 278:Core/Src/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 708              		.loc 1 278 5 is_stmt 1 view .LVU212
 278:Core/Src/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 709              		.loc 1 278 26 is_stmt 0 view .LVU213
 710 00bc 1495     		str	r5, [sp, #80]
 279:Core/Src/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 711              		.loc 1 279 5 is_stmt 1 view .LVU214
 279:Core/Src/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 712              		.loc 1 279 26 is_stmt 0 view .LVU215
 713 00be 1594     		str	r4, [sp, #84]
 280:Core/Src/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_SPI2;
 714              		.loc 1 280 5 is_stmt 1 view .LVU216
 280:Core/Src/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_SPI2;
 715              		.loc 1 280 27 is_stmt 0 view .LVU217
 716 00c0 1694     		str	r4, [sp, #88]
 281:Core/Src/stm32wlxx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 717              		.loc 1 281 5 is_stmt 1 view .LVU218
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccexMuIL.s 			page 45


 281:Core/Src/stm32wlxx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 718              		.loc 1 281 31 is_stmt 0 view .LVU219
 719 00c2 0323     		movs	r3, #3
 720 00c4 1793     		str	r3, [sp, #92]
 282:Core/Src/stm32wlxx_hal_msp.c **** 
 721              		.loc 1 282 5 is_stmt 1 view .LVU220
 722 00c6 13A9     		add	r1, sp, #76
 723 00c8 0548     		ldr	r0, .L34+8
 724 00ca FFF7FEFF 		bl	HAL_GPIO_Init
 725              	.LVL49:
 726              		.loc 1 289 1 is_stmt 0 view .LVU221
 727 00ce A8E7     		b	.L28
 728              	.LVL50:
 729              	.L33:
 249:Core/Src/stm32wlxx_hal_msp.c ****     }
 730              		.loc 1 249 7 is_stmt 1 view .LVU222
 731 00d0 FFF7FEFF 		bl	Error_Handler
 732              	.LVL51:
 733 00d4 B1E7     		b	.L30
 734              	.L35:
 735 00d6 00BF     		.align	2
 736              	.L34:
 737 00d8 00380040 		.word	1073756160
 738 00dc 00040048 		.word	1207960576
 739 00e0 00080048 		.word	1207961600
 740              		.cfi_endproc
 741              	.LFE856:
 743              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 744              		.align	1
 745              		.global	HAL_SPI_MspDeInit
 746              		.syntax unified
 747              		.thumb
 748              		.thumb_func
 750              	HAL_SPI_MspDeInit:
 751              	.LVL52:
 752              	.LFB857:
 290:Core/Src/stm32wlxx_hal_msp.c **** 
 291:Core/Src/stm32wlxx_hal_msp.c **** /**
 292:Core/Src/stm32wlxx_hal_msp.c **** * @brief SPI MSP De-Initialization
 293:Core/Src/stm32wlxx_hal_msp.c **** * This function freeze the hardware resources used in this example
 294:Core/Src/stm32wlxx_hal_msp.c **** * @param hspi: SPI handle pointer
 295:Core/Src/stm32wlxx_hal_msp.c **** * @retval None
 296:Core/Src/stm32wlxx_hal_msp.c **** */
 297:Core/Src/stm32wlxx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 298:Core/Src/stm32wlxx_hal_msp.c **** {
 753              		.loc 1 298 1 view -0
 754              		.cfi_startproc
 755              		@ args = 0, pretend = 0, frame = 0
 756              		@ frame_needed = 0, uses_anonymous_args = 0
 757              		.loc 1 298 1 is_stmt 0 view .LVU224
 758 0000 08B5     		push	{r3, lr}
 759              		.cfi_def_cfa_offset 8
 760              		.cfi_offset 3, -8
 761              		.cfi_offset 14, -4
 299:Core/Src/stm32wlxx_hal_msp.c ****   if(hspi->Instance==SPI2)
 762              		.loc 1 299 3 is_stmt 1 view .LVU225
 763              		.loc 1 299 10 is_stmt 0 view .LVU226
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccexMuIL.s 			page 46


 764 0002 0268     		ldr	r2, [r0]
 765              		.loc 1 299 5 view .LVU227
 766 0004 0C4B     		ldr	r3, .L40
 767 0006 9A42     		cmp	r2, r3
 768 0008 00D0     		beq	.L39
 769              	.LVL53:
 770              	.L36:
 300:Core/Src/stm32wlxx_hal_msp.c ****   {
 301:Core/Src/stm32wlxx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspDeInit 0 */
 302:Core/Src/stm32wlxx_hal_msp.c **** 
 303:Core/Src/stm32wlxx_hal_msp.c ****   /* USER CODE END SPI2_MspDeInit 0 */
 304:Core/Src/stm32wlxx_hal_msp.c ****     /* Peripheral clock disable */
 305:Core/Src/stm32wlxx_hal_msp.c ****     __HAL_RCC_SPI2_CLK_DISABLE();
 306:Core/Src/stm32wlxx_hal_msp.c **** 
 307:Core/Src/stm32wlxx_hal_msp.c ****     /**SPI2 GPIO Configuration
 308:Core/Src/stm32wlxx_hal_msp.c ****     PB14     ------> SPI2_MISO
 309:Core/Src/stm32wlxx_hal_msp.c ****     PA9     ------> SPI2_SCK
 310:Core/Src/stm32wlxx_hal_msp.c ****     PC1     ------> SPI2_MOSI
 311:Core/Src/stm32wlxx_hal_msp.c ****     */
 312:Core/Src/stm32wlxx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_14);
 313:Core/Src/stm32wlxx_hal_msp.c **** 
 314:Core/Src/stm32wlxx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9);
 315:Core/Src/stm32wlxx_hal_msp.c **** 
 316:Core/Src/stm32wlxx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_1);
 317:Core/Src/stm32wlxx_hal_msp.c **** 
 318:Core/Src/stm32wlxx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspDeInit 1 */
 319:Core/Src/stm32wlxx_hal_msp.c **** 
 320:Core/Src/stm32wlxx_hal_msp.c ****   /* USER CODE END SPI2_MspDeInit 1 */
 321:Core/Src/stm32wlxx_hal_msp.c ****   }
 322:Core/Src/stm32wlxx_hal_msp.c **** 
 323:Core/Src/stm32wlxx_hal_msp.c **** }
 771              		.loc 1 323 1 view .LVU228
 772 000a 08BD     		pop	{r3, pc}
 773              	.LVL54:
 774              	.L39:
 305:Core/Src/stm32wlxx_hal_msp.c **** 
 775              		.loc 1 305 5 is_stmt 1 view .LVU229
 776              	.LBB54:
 777              	.LBI54:
1018:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
 778              		.loc 2 1018 22 view .LVU230
 779              	.LBB55:
1020:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 780              		.loc 2 1020 3 view .LVU231
 781 000c 4FF0B042 		mov	r2, #1476395008
 782 0010 936D     		ldr	r3, [r2, #88]
 783 0012 23F48043 		bic	r3, r3, #16384
 784 0016 9365     		str	r3, [r2, #88]
 785              	.LVL55:
1020:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 786              		.loc 2 1020 3 is_stmt 0 view .LVU232
 787              	.LBE55:
 788              	.LBE54:
 312:Core/Src/stm32wlxx_hal_msp.c **** 
 789              		.loc 1 312 5 is_stmt 1 view .LVU233
 790 0018 4FF48041 		mov	r1, #16384
 791 001c 0748     		ldr	r0, .L40+4
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccexMuIL.s 			page 47


 792              	.LVL56:
 312:Core/Src/stm32wlxx_hal_msp.c **** 
 793              		.loc 1 312 5 is_stmt 0 view .LVU234
 794 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 795              	.LVL57:
 314:Core/Src/stm32wlxx_hal_msp.c **** 
 796              		.loc 1 314 5 is_stmt 1 view .LVU235
 797 0022 4FF40071 		mov	r1, #512
 798 0026 4FF09040 		mov	r0, #1207959552
 799 002a FFF7FEFF 		bl	HAL_GPIO_DeInit
 800              	.LVL58:
 316:Core/Src/stm32wlxx_hal_msp.c **** 
 801              		.loc 1 316 5 view .LVU236
 802 002e 0221     		movs	r1, #2
 803 0030 0348     		ldr	r0, .L40+8
 804 0032 FFF7FEFF 		bl	HAL_GPIO_DeInit
 805              	.LVL59:
 806              		.loc 1 323 1 is_stmt 0 view .LVU237
 807 0036 E8E7     		b	.L36
 808              	.L41:
 809              		.align	2
 810              	.L40:
 811 0038 00380040 		.word	1073756160
 812 003c 00040048 		.word	1207960576
 813 0040 00080048 		.word	1207961600
 814              		.cfi_endproc
 815              	.LFE857:
 817              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 818              		.align	1
 819              		.global	HAL_UART_MspInit
 820              		.syntax unified
 821              		.thumb
 822              		.thumb_func
 824              	HAL_UART_MspInit:
 825              	.LVL60:
 826              	.LFB858:
 324:Core/Src/stm32wlxx_hal_msp.c **** 
 325:Core/Src/stm32wlxx_hal_msp.c **** /**
 326:Core/Src/stm32wlxx_hal_msp.c **** * @brief UART MSP Initialization
 327:Core/Src/stm32wlxx_hal_msp.c **** * This function configures the hardware resources used in this example
 328:Core/Src/stm32wlxx_hal_msp.c **** * @param huart: UART handle pointer
 329:Core/Src/stm32wlxx_hal_msp.c **** * @retval None
 330:Core/Src/stm32wlxx_hal_msp.c **** */
 331:Core/Src/stm32wlxx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 332:Core/Src/stm32wlxx_hal_msp.c **** {
 827              		.loc 1 332 1 is_stmt 1 view -0
 828              		.cfi_startproc
 829              		@ args = 0, pretend = 0, frame = 88
 830              		@ frame_needed = 0, uses_anonymous_args = 0
 831              		.loc 1 332 1 is_stmt 0 view .LVU239
 832 0000 10B5     		push	{r4, lr}
 833              		.cfi_def_cfa_offset 8
 834              		.cfi_offset 4, -8
 835              		.cfi_offset 14, -4
 836 0002 96B0     		sub	sp, sp, #88
 837              		.cfi_def_cfa_offset 96
 838 0004 0446     		mov	r4, r0
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccexMuIL.s 			page 48


 333:Core/Src/stm32wlxx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 839              		.loc 1 333 3 is_stmt 1 view .LVU240
 840              		.loc 1 333 20 is_stmt 0 view .LVU241
 841 0006 0021     		movs	r1, #0
 842 0008 1191     		str	r1, [sp, #68]
 843 000a 1291     		str	r1, [sp, #72]
 844 000c 1391     		str	r1, [sp, #76]
 845 000e 1491     		str	r1, [sp, #80]
 846 0010 1591     		str	r1, [sp, #84]
 334:Core/Src/stm32wlxx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 847              		.loc 1 334 3 is_stmt 1 view .LVU242
 848              		.loc 1 334 28 is_stmt 0 view .LVU243
 849 0012 3822     		movs	r2, #56
 850 0014 03A8     		add	r0, sp, #12
 851              	.LVL61:
 852              		.loc 1 334 28 view .LVU244
 853 0016 FFF7FEFF 		bl	memset
 854              	.LVL62:
 335:Core/Src/stm32wlxx_hal_msp.c ****   if(huart->Instance==USART1)
 855              		.loc 1 335 3 is_stmt 1 view .LVU245
 856              		.loc 1 335 11 is_stmt 0 view .LVU246
 857 001a 2268     		ldr	r2, [r4]
 858              		.loc 1 335 5 view .LVU247
 859 001c 194B     		ldr	r3, .L48
 860 001e 9A42     		cmp	r2, r3
 861 0020 01D0     		beq	.L46
 862              	.L42:
 336:Core/Src/stm32wlxx_hal_msp.c ****   {
 337:Core/Src/stm32wlxx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 338:Core/Src/stm32wlxx_hal_msp.c **** 
 339:Core/Src/stm32wlxx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
 340:Core/Src/stm32wlxx_hal_msp.c **** 
 341:Core/Src/stm32wlxx_hal_msp.c ****   /** Initializes the peripherals clocks
 342:Core/Src/stm32wlxx_hal_msp.c ****   */
 343:Core/Src/stm32wlxx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 344:Core/Src/stm32wlxx_hal_msp.c ****     PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 345:Core/Src/stm32wlxx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 346:Core/Src/stm32wlxx_hal_msp.c ****     {
 347:Core/Src/stm32wlxx_hal_msp.c ****       Error_Handler();
 348:Core/Src/stm32wlxx_hal_msp.c ****     }
 349:Core/Src/stm32wlxx_hal_msp.c **** 
 350:Core/Src/stm32wlxx_hal_msp.c ****     /* Peripheral clock enable */
 351:Core/Src/stm32wlxx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 352:Core/Src/stm32wlxx_hal_msp.c **** 
 353:Core/Src/stm32wlxx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 354:Core/Src/stm32wlxx_hal_msp.c ****     /**USART1 GPIO Configuration
 355:Core/Src/stm32wlxx_hal_msp.c ****     PB7     ------> USART1_RX
 356:Core/Src/stm32wlxx_hal_msp.c ****     PB6     ------> USART1_TX
 357:Core/Src/stm32wlxx_hal_msp.c ****     */
 358:Core/Src/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 359:Core/Src/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 360:Core/Src/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 361:Core/Src/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 362:Core/Src/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 363:Core/Src/stm32wlxx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 364:Core/Src/stm32wlxx_hal_msp.c **** 
 365:Core/Src/stm32wlxx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccexMuIL.s 			page 49


 366:Core/Src/stm32wlxx_hal_msp.c **** 
 367:Core/Src/stm32wlxx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 368:Core/Src/stm32wlxx_hal_msp.c ****   }
 369:Core/Src/stm32wlxx_hal_msp.c **** 
 370:Core/Src/stm32wlxx_hal_msp.c **** }
 863              		.loc 1 370 1 view .LVU248
 864 0022 16B0     		add	sp, sp, #88
 865              		.cfi_remember_state
 866              		.cfi_def_cfa_offset 8
 867              		@ sp needed
 868 0024 10BD     		pop	{r4, pc}
 869              	.LVL63:
 870              	.L46:
 871              		.cfi_restore_state
 343:Core/Src/stm32wlxx_hal_msp.c ****     PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 872              		.loc 1 343 5 is_stmt 1 view .LVU249
 343:Core/Src/stm32wlxx_hal_msp.c ****     PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 873              		.loc 1 343 46 is_stmt 0 view .LVU250
 874 0026 0123     		movs	r3, #1
 875 0028 0393     		str	r3, [sp, #12]
 344:Core/Src/stm32wlxx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 876              		.loc 1 344 5 is_stmt 1 view .LVU251
 344:Core/Src/stm32wlxx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 877              		.loc 1 344 46 is_stmt 0 view .LVU252
 878 002a 4FF44033 		mov	r3, #196608
 879 002e 0493     		str	r3, [sp, #16]
 345:Core/Src/stm32wlxx_hal_msp.c ****     {
 880              		.loc 1 345 5 is_stmt 1 view .LVU253
 345:Core/Src/stm32wlxx_hal_msp.c ****     {
 881              		.loc 1 345 9 is_stmt 0 view .LVU254
 882 0030 03A8     		add	r0, sp, #12
 883 0032 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 884              	.LVL64:
 345:Core/Src/stm32wlxx_hal_msp.c ****     {
 885              		.loc 1 345 8 view .LVU255
 886 0036 08BB     		cbnz	r0, .L47
 887              	.L44:
 351:Core/Src/stm32wlxx_hal_msp.c **** 
 888              		.loc 1 351 5 is_stmt 1 view .LVU256
 889              	.LVL65:
 890              	.LBB56:
 891              	.LBI56:
1303:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
 892              		.loc 2 1303 22 view .LVU257
 893              	.LBB57:
1305:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->APB2ENR, Periphs);
 894              		.loc 2 1305 3 view .LVU258
1306:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 895              		.loc 2 1306 3 view .LVU259
 896 0038 4FF0B043 		mov	r3, #1476395008
 897 003c 1A6E     		ldr	r2, [r3, #96]
 898 003e 42F48042 		orr	r2, r2, #16384
 899 0042 1A66     		str	r2, [r3, #96]
1308:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 900              		.loc 2 1308 3 view .LVU260
1308:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 901              		.loc 2 1308 12 is_stmt 0 view .LVU261
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccexMuIL.s 			page 50


 902 0044 1A6E     		ldr	r2, [r3, #96]
 903 0046 02F48042 		and	r2, r2, #16384
1308:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 904              		.loc 2 1308 10 view .LVU262
 905 004a 0292     		str	r2, [sp, #8]
1309:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 906              		.loc 2 1309 3 is_stmt 1 view .LVU263
 907 004c 029A     		ldr	r2, [sp, #8]
 908              	.LVL66:
1309:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 909              		.loc 2 1309 3 is_stmt 0 view .LVU264
 910              	.LBE57:
 911              	.LBE56:
 353:Core/Src/stm32wlxx_hal_msp.c ****     /**USART1 GPIO Configuration
 912              		.loc 1 353 5 is_stmt 1 view .LVU265
 913              	.LBB58:
 914              	.LBI58:
 449:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
 915              		.loc 2 449 22 view .LVU266
 916              	.LBB59:
 451:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->AHB2ENR, Periphs);
 917              		.loc 2 451 3 view .LVU267
 452:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 918              		.loc 2 452 3 view .LVU268
 919 004e DA6C     		ldr	r2, [r3, #76]
 920 0050 42F00202 		orr	r2, r2, #2
 921 0054 DA64     		str	r2, [r3, #76]
 454:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 922              		.loc 2 454 3 view .LVU269
 454:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 923              		.loc 2 454 12 is_stmt 0 view .LVU270
 924 0056 DB6C     		ldr	r3, [r3, #76]
 925 0058 03F00203 		and	r3, r3, #2
 454:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 926              		.loc 2 454 10 view .LVU271
 927 005c 0193     		str	r3, [sp, #4]
 455:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 928              		.loc 2 455 3 is_stmt 1 view .LVU272
 929 005e 019B     		ldr	r3, [sp, #4]
 930              	.LVL67:
 455:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 931              		.loc 2 455 3 is_stmt 0 view .LVU273
 932              	.LBE59:
 933              	.LBE58:
 358:Core/Src/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 934              		.loc 1 358 5 is_stmt 1 view .LVU274
 358:Core/Src/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 935              		.loc 1 358 25 is_stmt 0 view .LVU275
 936 0060 C023     		movs	r3, #192
 937 0062 1193     		str	r3, [sp, #68]
 359:Core/Src/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 938              		.loc 1 359 5 is_stmt 1 view .LVU276
 359:Core/Src/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 939              		.loc 1 359 26 is_stmt 0 view .LVU277
 940 0064 0223     		movs	r3, #2
 941 0066 1293     		str	r3, [sp, #72]
 360:Core/Src/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccexMuIL.s 			page 51


 942              		.loc 1 360 5 is_stmt 1 view .LVU278
 360:Core/Src/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 943              		.loc 1 360 26 is_stmt 0 view .LVU279
 944 0068 0023     		movs	r3, #0
 945 006a 1393     		str	r3, [sp, #76]
 361:Core/Src/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 946              		.loc 1 361 5 is_stmt 1 view .LVU280
 361:Core/Src/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 947              		.loc 1 361 27 is_stmt 0 view .LVU281
 948 006c 1493     		str	r3, [sp, #80]
 362:Core/Src/stm32wlxx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 949              		.loc 1 362 5 is_stmt 1 view .LVU282
 362:Core/Src/stm32wlxx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 950              		.loc 1 362 31 is_stmt 0 view .LVU283
 951 006e 0723     		movs	r3, #7
 952 0070 1593     		str	r3, [sp, #84]
 363:Core/Src/stm32wlxx_hal_msp.c **** 
 953              		.loc 1 363 5 is_stmt 1 view .LVU284
 954 0072 11A9     		add	r1, sp, #68
 955 0074 0448     		ldr	r0, .L48+4
 956 0076 FFF7FEFF 		bl	HAL_GPIO_Init
 957              	.LVL68:
 958              		.loc 1 370 1 is_stmt 0 view .LVU285
 959 007a D2E7     		b	.L42
 960              	.L47:
 347:Core/Src/stm32wlxx_hal_msp.c ****     }
 961              		.loc 1 347 7 is_stmt 1 view .LVU286
 962 007c FFF7FEFF 		bl	Error_Handler
 963              	.LVL69:
 964 0080 DAE7     		b	.L44
 965              	.L49:
 966 0082 00BF     		.align	2
 967              	.L48:
 968 0084 00380140 		.word	1073821696
 969 0088 00040048 		.word	1207960576
 970              		.cfi_endproc
 971              	.LFE858:
 973              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 974              		.align	1
 975              		.global	HAL_UART_MspDeInit
 976              		.syntax unified
 977              		.thumb
 978              		.thumb_func
 980              	HAL_UART_MspDeInit:
 981              	.LVL70:
 982              	.LFB859:
 371:Core/Src/stm32wlxx_hal_msp.c **** 
 372:Core/Src/stm32wlxx_hal_msp.c **** /**
 373:Core/Src/stm32wlxx_hal_msp.c **** * @brief UART MSP De-Initialization
 374:Core/Src/stm32wlxx_hal_msp.c **** * This function freeze the hardware resources used in this example
 375:Core/Src/stm32wlxx_hal_msp.c **** * @param huart: UART handle pointer
 376:Core/Src/stm32wlxx_hal_msp.c **** * @retval None
 377:Core/Src/stm32wlxx_hal_msp.c **** */
 378:Core/Src/stm32wlxx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 379:Core/Src/stm32wlxx_hal_msp.c **** {
 983              		.loc 1 379 1 view -0
 984              		.cfi_startproc
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccexMuIL.s 			page 52


 985              		@ args = 0, pretend = 0, frame = 0
 986              		@ frame_needed = 0, uses_anonymous_args = 0
 987              		.loc 1 379 1 is_stmt 0 view .LVU288
 988 0000 08B5     		push	{r3, lr}
 989              		.cfi_def_cfa_offset 8
 990              		.cfi_offset 3, -8
 991              		.cfi_offset 14, -4
 380:Core/Src/stm32wlxx_hal_msp.c ****   if(huart->Instance==USART1)
 992              		.loc 1 380 3 is_stmt 1 view .LVU289
 993              		.loc 1 380 11 is_stmt 0 view .LVU290
 994 0002 0268     		ldr	r2, [r0]
 995              		.loc 1 380 5 view .LVU291
 996 0004 074B     		ldr	r3, .L54
 997 0006 9A42     		cmp	r2, r3
 998 0008 00D0     		beq	.L53
 999              	.LVL71:
 1000              	.L50:
 381:Core/Src/stm32wlxx_hal_msp.c ****   {
 382:Core/Src/stm32wlxx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 383:Core/Src/stm32wlxx_hal_msp.c **** 
 384:Core/Src/stm32wlxx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 385:Core/Src/stm32wlxx_hal_msp.c ****     /* Peripheral clock disable */
 386:Core/Src/stm32wlxx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 387:Core/Src/stm32wlxx_hal_msp.c **** 
 388:Core/Src/stm32wlxx_hal_msp.c ****     /**USART1 GPIO Configuration
 389:Core/Src/stm32wlxx_hal_msp.c ****     PB7     ------> USART1_RX
 390:Core/Src/stm32wlxx_hal_msp.c ****     PB6     ------> USART1_TX
 391:Core/Src/stm32wlxx_hal_msp.c ****     */
 392:Core/Src/stm32wlxx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7|GPIO_PIN_6);
 393:Core/Src/stm32wlxx_hal_msp.c **** 
 394:Core/Src/stm32wlxx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 395:Core/Src/stm32wlxx_hal_msp.c **** 
 396:Core/Src/stm32wlxx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 397:Core/Src/stm32wlxx_hal_msp.c ****   }
 398:Core/Src/stm32wlxx_hal_msp.c **** 
 399:Core/Src/stm32wlxx_hal_msp.c **** }
 1001              		.loc 1 399 1 view .LVU292
 1002 000a 08BD     		pop	{r3, pc}
 1003              	.LVL72:
 1004              	.L53:
 386:Core/Src/stm32wlxx_hal_msp.c **** 
 1005              		.loc 1 386 5 is_stmt 1 view .LVU293
 1006              	.LBB60:
 1007              	.LBI60:
1351:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
 1008              		.loc 2 1351 22 view .LVU294
 1009              	.LBB61:
 1010              		.loc 2 1353 3 view .LVU295
 1011 000c 4FF0B042 		mov	r2, #1476395008
 1012 0010 136E     		ldr	r3, [r2, #96]
 1013 0012 23F48043 		bic	r3, r3, #16384
 1014 0016 1366     		str	r3, [r2, #96]
 1015              	.LVL73:
 1016              		.loc 2 1353 3 is_stmt 0 view .LVU296
 1017              	.LBE61:
 1018              	.LBE60:
 392:Core/Src/stm32wlxx_hal_msp.c **** 
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccexMuIL.s 			page 53


 1019              		.loc 1 392 5 is_stmt 1 view .LVU297
 1020 0018 C021     		movs	r1, #192
 1021 001a 0348     		ldr	r0, .L54+4
 1022              	.LVL74:
 392:Core/Src/stm32wlxx_hal_msp.c **** 
 1023              		.loc 1 392 5 is_stmt 0 view .LVU298
 1024 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 1025              	.LVL75:
 1026              		.loc 1 399 1 view .LVU299
 1027 0020 F3E7     		b	.L50
 1028              	.L55:
 1029 0022 00BF     		.align	2
 1030              	.L54:
 1031 0024 00380140 		.word	1073821696
 1032 0028 00040048 		.word	1207960576
 1033              		.cfi_endproc
 1034              	.LFE859:
 1036              		.text
 1037              	.Letext0:
 1038              		.file 3 "c:\\users\\david.fobar\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode
 1039              		.file 4 "c:\\users\\david.fobar\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode
 1040              		.file 5 "Drivers/CMSIS/Device/ST/STM32WLxx/Include/stm32wle5xx.h"
 1041              		.file 6 "Drivers/CMSIS/Device/ST/STM32WLxx/Include/stm32wlxx.h"
 1042              		.file 7 "Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_hal_def.h"
 1043              		.file 8 "Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_hal_dma.h"
 1044              		.file 9 "Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_hal_adc.h"
 1045              		.file 10 "Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_hal_gpio.h"
 1046              		.file 11 "Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_hal_i2c.h"
 1047              		.file 12 "Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_hal_rcc_ex.h"
 1048              		.file 13 "Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_hal_spi.h"
 1049              		.file 14 "Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_hal_uart.h"
 1050              		.file 15 "Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_dma.h"
 1051              		.file 16 "Core/Inc/main.h"
 1052              		.file 17 "<built-in>"
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccexMuIL.s 			page 54


DEFINED SYMBOLS
                            *ABS*:00000000 stm32wlxx_hal_msp.c
C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccexMuIL.s:19     .text.HAL_MspInit:00000000 $t
C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccexMuIL.s:25     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccexMuIL.s:38     .text.HAL_ADC_MspInit:00000000 $t
C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccexMuIL.s:44     .text.HAL_ADC_MspInit:00000000 HAL_ADC_MspInit
C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccexMuIL.s:150    .text.HAL_ADC_MspInit:0000005c $d
C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccexMuIL.s:156    .text.HAL_ADC_MspDeInit:00000000 $t
C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccexMuIL.s:162    .text.HAL_ADC_MspDeInit:00000000 HAL_ADC_MspDeInit
C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccexMuIL.s:213    .text.HAL_ADC_MspDeInit:00000024 $d
C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccexMuIL.s:219    .text.HAL_I2C_MspInit:00000000 $t
C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccexMuIL.s:225    .text.HAL_I2C_MspInit:00000000 HAL_I2C_MspInit
C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccexMuIL.s:420    .text.HAL_I2C_MspInit:000000b4 $d
C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccexMuIL.s:426    .text.HAL_I2C_MspDeInit:00000000 $t
C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccexMuIL.s:432    .text.HAL_I2C_MspDeInit:00000000 HAL_I2C_MspDeInit
C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccexMuIL.s:488    .text.HAL_I2C_MspDeInit:00000030 $d
C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccexMuIL.s:494    .text.HAL_SPI_MspInit:00000000 $t
C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccexMuIL.s:500    .text.HAL_SPI_MspInit:00000000 HAL_SPI_MspInit
C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccexMuIL.s:737    .text.HAL_SPI_MspInit:000000d8 $d
C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccexMuIL.s:744    .text.HAL_SPI_MspDeInit:00000000 $t
C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccexMuIL.s:750    .text.HAL_SPI_MspDeInit:00000000 HAL_SPI_MspDeInit
C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccexMuIL.s:811    .text.HAL_SPI_MspDeInit:00000038 $d
C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccexMuIL.s:818    .text.HAL_UART_MspInit:00000000 $t
C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccexMuIL.s:824    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccexMuIL.s:968    .text.HAL_UART_MspInit:00000084 $d
C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccexMuIL.s:974    .text.HAL_UART_MspDeInit:00000000 $t
C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccexMuIL.s:980    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccexMuIL.s:1031   .text.HAL_UART_MspDeInit:00000024 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
memset
HAL_RCCEx_PeriphCLKConfig
Error_Handler
