Information: Updating design information... (UID-85)
Warning: Design 'PIM_ALU_SYN_top' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1000
Design : PIM_ALU_SYN_top
Version: M-2016.12-SP5-3
Date   : Fri Jul 10 06:07:51 2020
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss_1p08v_125c   Library: scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm
Wire Load Model Mode: top

  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.121      0.121 r
  U1026/Y (INVX12MTR)                                    0.028      0.149 f
  U10636/Y (CLKNAND2X16MTR)                              0.034      0.183 r
  U11009/Y (CLKNAND2X16MTR)                              0.042      0.226 f
  U10222/Y (INVX4MTR)                                    0.064      0.289 r
  U15580/Y (INVX2MTR)                                    0.050      0.340 f
  U16889/Y (OAI2BB1X2MTR)                                0.048      0.388 r
  U582/Y (NOR2X2MTR)                                     0.038      0.426 f
  U1086/Y (OAI21X2MTR)                                   0.106      0.532 r
  U11294/Y (INVX2MTR)                                    0.052      0.584 f
  U17227/Y (OAI21X2MTR)                                  0.081      0.666 r
  U9821/Y (XNOR2X1MTR)                                   0.087      0.752 r
  U11301/Y (NAND2BX2MTR)                                 0.074      0.826 f
  U13251/Y (CLKNAND2X2MTR)                               0.048      0.874 r
  U4332/Y (NAND2X1MTR)                                   0.063      0.937 f
  U16051/Y (CLKNAND2X2MTR)                               0.051      0.988 r
  U10254/Y (NAND2X2MTR)                                  0.046      1.034 f
  U16174/Y (NAND2X2MTR)                                  0.052      1.087 r
  U8018/Y (NAND2X4MTR)                                   0.042      1.129 f
  U16175/Y (CLKNAND2X4MTR)                               0.036      1.165 r
  U9124/Y (INVX2MTR)                                     0.036      1.201 f
  U15510/Y (AOI21X3MTR)                                  0.082      1.282 r
  U15511/Y (NAND4BX2MTR)                                 0.094      1.376 f
  U957/Y (NOR2X1MTR)                                     0.088      1.464 r
  U16096/Y (NOR2BX2MTR)                                  0.042      1.505 f
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/D (DFFRHQX4MTR)
                                                         0.000      1.505 f
  data arrival time                                                 1.505

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/CK (DFFRHQX4MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.095      1.505
  data required time                                                1.505
  --------------------------------------------------------------------------
  data required time                                                1.505
  data arrival time                                                -1.505
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_162_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U1237/Y (CLKNAND2X12MTR)                               0.034      0.297 r
  U9688/Y (NAND2X8MTR)                                   0.053      0.350 f
  U1882/Y (BUFX6MTR)                                     0.091      0.441 f
  U15257/Y (INVX4MTR)                                    0.048      0.489 r
  U15588/Y (OAI21X2MTR)                                  0.056      0.545 f
  U9469/Y (NOR2X3MTR)                                    0.119      0.664 r
  U9663/Y (NAND2X4MTR)                                   0.081      0.745 f
  U4391/Y (INVX2MTR)                                     0.048      0.793 r
  U8201/Y (CLKNAND2X4MTR)                                0.052      0.845 f
  U8128/Y (NOR2X4MTR)                                    0.072      0.917 r
  U434/Y (CLKNAND2X4MTR)                                 0.059      0.976 f
  U5366/Y (NOR2X1MTR)                                    0.092      1.067 r
  U16192/Y (NAND3X4MTR)                                  0.087      1.155 f
  U17785/Y (INVX2MTR)                                    0.075      1.230 r
  U7107/Y (CLKNAND2X2MTR)                                0.050      1.280 f
  U9102/Y (NAND4X2MTR)                                   0.071      1.351 r
  U15113/Y (AND2X1MTR)                                   0.088      1.439 r
  PIM_result_reg_162_/D (DFFRQX2MTR)                     0.000      1.439 r
  data arrival time                                                 1.439

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_162_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.161      1.439
  data required time                                                1.439
  --------------------------------------------------------------------------
  data required time                                                1.439
  data arrival time                                                -1.439
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 r
  U1363/Y (INVX4MTR)                                     0.042      0.171 f
  U7801/Y (INVX3MTR)                                     0.039      0.210 r
  U1333/Y (NAND2BX4MTR)                                  0.079      0.289 r
  U11450/Y (NAND2BX1MTR)                                 0.069      0.358 r
  U16439/Y (CLKNAND2X2MTR)                               0.042      0.400 f
  U10433/Y (NOR2X2MTR)                                   0.065      0.465 r
  U16440/Y (NAND4X4MTR)                                  0.095      0.561 f
  U3049/Y (INVX1MTR)                                     0.056      0.617 r
  U7904/Y (CLKNAND2X2MTR)                                0.057      0.674 f
  U4965/Y (NOR2X4MTR)                                    0.080      0.754 r
  U642/Y (OAI21X6MTR)                                    0.064      0.818 f
  U11184/Y (AOI21X4MTR)                                  0.093      0.911 r
  U1462/Y (OAI21X8MTR)                                   0.078      0.988 f
  U9389/Y (BUFX8MTR)                                     0.088      1.076 f
  U10547/Y (AOI21X3MTR)                                  0.071      1.147 r
  U11479/Y (XNOR2X2MTR)                                  0.080      1.227 r
  U9186/Y (NAND2X2MTR)                                   0.073      1.299 f
  U157/Y (NAND2BX4MTR)                                   0.053      1.352 r
  U9077/Y (OAI22X4MTR)                                   0.057      1.409 f
  U11489/Y (OAI22X2MTR)                                  0.061      1.471 r
  U0_BANK_TOP/vACC_0_reg_4__5_/D (DFFRHQX2MTR)           0.000      1.471 r
  data arrival time                                                 1.471

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_4__5_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.129      1.471
  data required time                                                1.471
  --------------------------------------------------------------------------
  data required time                                                1.471
  data arrival time                                                -1.471
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_34_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U1237/Y (CLKNAND2X12MTR)                               0.034      0.297 r
  U9688/Y (NAND2X8MTR)                                   0.053      0.350 f
  U1882/Y (BUFX6MTR)                                     0.091      0.441 f
  U15257/Y (INVX4MTR)                                    0.048      0.489 r
  U15588/Y (OAI21X2MTR)                                  0.056      0.545 f
  U9469/Y (NOR2X3MTR)                                    0.119      0.664 r
  U9663/Y (NAND2X4MTR)                                   0.081      0.745 f
  U4391/Y (INVX2MTR)                                     0.048      0.793 r
  U8201/Y (CLKNAND2X4MTR)                                0.052      0.845 f
  U8128/Y (NOR2X4MTR)                                    0.072      0.917 r
  U434/Y (CLKNAND2X4MTR)                                 0.059      0.976 f
  U5366/Y (NOR2X1MTR)                                    0.092      1.067 r
  U16192/Y (NAND3X4MTR)                                  0.087      1.155 f
  U17785/Y (INVX2MTR)                                    0.075      1.230 r
  U7107/Y (CLKNAND2X2MTR)                                0.050      1.280 f
  U9102/Y (NAND4X2MTR)                                   0.071      1.351 r
  U15166/Y (AND2X1MTR)                                   0.088      1.439 r
  PIM_result_reg_34_/D (DFFRQX2MTR)                      0.000      1.439 r
  data arrival time                                                 1.439

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_34_/CK (DFFRQX2MTR)                     0.000      1.600 r
  library setup time                                    -0.161      1.439
  data required time                                                1.439
  --------------------------------------------------------------------------
  data required time                                                1.439
  data arrival time                                                -1.439
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_290_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U1237/Y (CLKNAND2X12MTR)                               0.034      0.297 r
  U9688/Y (NAND2X8MTR)                                   0.053      0.350 f
  U1882/Y (BUFX6MTR)                                     0.091      0.441 f
  U15257/Y (INVX4MTR)                                    0.048      0.489 r
  U15588/Y (OAI21X2MTR)                                  0.056      0.545 f
  U9469/Y (NOR2X3MTR)                                    0.119      0.664 r
  U9663/Y (NAND2X4MTR)                                   0.081      0.745 f
  U4391/Y (INVX2MTR)                                     0.048      0.793 r
  U8201/Y (CLKNAND2X4MTR)                                0.052      0.845 f
  U8128/Y (NOR2X4MTR)                                    0.072      0.917 r
  U434/Y (CLKNAND2X4MTR)                                 0.059      0.976 f
  U5366/Y (NOR2X1MTR)                                    0.092      1.067 r
  U16192/Y (NAND3X4MTR)                                  0.087      1.155 f
  U17785/Y (INVX2MTR)                                    0.075      1.230 r
  U7107/Y (CLKNAND2X2MTR)                                0.050      1.280 f
  U9102/Y (NAND4X2MTR)                                   0.071      1.351 r
  U15059/Y (AND2X1MTR)                                   0.088      1.439 r
  PIM_result_reg_290_/D (DFFRQX2MTR)                     0.000      1.439 r
  data arrival time                                                 1.439

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_290_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.161      1.439
  data required time                                                1.439
  --------------------------------------------------------------------------
  data required time                                                1.439
  data arrival time                                                -1.439
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_418_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U1237/Y (CLKNAND2X12MTR)                               0.034      0.297 r
  U9688/Y (NAND2X8MTR)                                   0.053      0.350 f
  U1882/Y (BUFX6MTR)                                     0.091      0.441 f
  U15257/Y (INVX4MTR)                                    0.048      0.489 r
  U15588/Y (OAI21X2MTR)                                  0.056      0.545 f
  U9469/Y (NOR2X3MTR)                                    0.119      0.664 r
  U9663/Y (NAND2X4MTR)                                   0.081      0.745 f
  U4391/Y (INVX2MTR)                                     0.048      0.793 r
  U8201/Y (CLKNAND2X4MTR)                                0.052      0.845 f
  U8128/Y (NOR2X4MTR)                                    0.072      0.917 r
  U434/Y (CLKNAND2X4MTR)                                 0.059      0.976 f
  U5366/Y (NOR2X1MTR)                                    0.092      1.067 r
  U16192/Y (NAND3X4MTR)                                  0.087      1.155 f
  U17785/Y (INVX2MTR)                                    0.075      1.230 r
  U7107/Y (CLKNAND2X2MTR)                                0.050      1.280 f
  U9102/Y (NAND4X2MTR)                                   0.071      1.351 r
  U15005/Y (AND2X1MTR)                                   0.088      1.439 r
  PIM_result_reg_418_/D (DFFRQX2MTR)                     0.000      1.439 r
  data arrival time                                                 1.439

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_418_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.161      1.439
  data required time                                                1.439
  --------------------------------------------------------------------------
  data required time                                                1.439
  data arrival time                                                -1.439
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U9364/Y (BUFX3MTR)                                     0.099      0.236 r
  U3173/Y (INVX4MTR)                                     0.032      0.269 f
  U11463/Y (OAI22X2MTR)                                  0.081      0.349 r
  U9091/Y (OAI2BB1X2MTR)                                 0.117      0.466 r
  U6163/Y (NAND2X4MTR)                                   0.046      0.512 f
  U4099/Y (NOR2X3MTR)                                    0.060      0.572 r
  U11750/Y (AOI21X4MTR)                                  0.042      0.613 f
  U11745/Y (NAND2BX2MTR)                                 0.053      0.666 r
  U8500/Y (NAND3X4MTR)                                   0.054      0.721 f
  U9794/Y (OAI2B1X4MTR)                                  0.041      0.762 r
  U1929/Y (NAND2X2MTR)                                   0.063      0.825 f
  U8221/Y (NAND2X4MTR)                                   0.054      0.878 r
  U8129/Y (INVX2MTR)                                     0.042      0.920 f
  U11408/Y (OAI31X2MTR)                                  0.126      1.046 r
  U11096/Y (AOI2BB1X2MTR)                                0.053      1.100 f
  U11145/Y (XNOR2X2MTR)                                  0.077      1.177 f
  U11090/Y (OAI22X4MTR)                                  0.106      1.282 r
  U161/Y (NOR2X8MTR)                                     0.044      1.327 f
  U18944/Y (OAI222X2MTR)                                 0.109      1.436 r
  U0_BANK_TOP/vACC_1_reg_7__10_/D (DFFRHQX1MTR)          0.000      1.436 r
  data arrival time                                                 1.436

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_7__10_/CK (DFFRHQX1MTR)         0.000      1.600 r
  library setup time                                    -0.164      1.436
  data required time                                                1.436
  --------------------------------------------------------------------------
  data required time                                                1.436
  data arrival time                                                -1.436
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.133      0.133 r
  U8684/Y (INVX5MTR)                                     0.041      0.175 f
  U7425/Y (NAND2X1MTR)                                   0.038      0.213 r
  U1792/Y (INVX2MTR)                                     0.032      0.245 f
  U1794/Y (INVX2MTR)                                     0.054      0.298 r
  U13044/Y (OAI22X1MTR)                                  0.086      0.384 f
  U11951/Y (NOR2X1MTR)                                   0.072      0.457 r
  U11614/Y (CLKAND2X2MTR)                                0.103      0.559 r
  U1065/Y (NAND2X2MTR)                                   0.067      0.626 f
  U3048/Y (INVX2MTR)                                     0.046      0.672 r
  U2168/Y (NAND2X2MTR)                                   0.051      0.723 f
  U1662/Y (NAND2X2MTR)                                   0.043      0.767 r
  U11256/Y (NAND2X2MTR)                                  0.055      0.822 f
  U12006/Y (OAI2BB1X4MTR)                                0.101      0.922 f
  U11329/Y (NAND2X4MTR)                                  0.046      0.969 r
  U8047/Y (NAND2X6MTR)                                   0.060      1.029 f
  U7830/Y (AOI21X2MTR)                                   0.086      1.115 r
  U10505/Y (XNOR2X2MTR)                                  0.088      1.203 r
  U7825/Y (NOR2X3MTR)                                    0.053      1.256 f
  U1572/Y (INVX2MTR)                                     0.044      1.301 r
  U1514/Y (NAND2X3MTR)                                   0.046      1.347 f
  U11193/Y (OAI21X6MTR)                                  0.077      1.423 r
  U9046/Y (OAI21BX2MTR)                                  0.062      1.485 f
  U0_BANK_TOP/vACC_1_reg_4__7_/D (DFFRHQX2MTR)           0.000      1.485 f
  data arrival time                                                 1.485

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_4__7_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.115      1.485
  data required time                                                1.485
  --------------------------------------------------------------------------
  data required time                                                1.485
  data arrival time                                                -1.485
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U1026/Y (INVX12MTR)                                    0.031      0.144 r
  U10636/Y (CLKNAND2X16MTR)                              0.044      0.188 f
  U11009/Y (CLKNAND2X16MTR)                              0.039      0.227 r
  U10709/Y (NAND2X12MTR)                                 0.042      0.269 f
  U2141/Y (INVX20MTR)                                    0.047      0.316 r
  U11017/Y (INVX18MTR)                                   0.043      0.359 f
  U10668/Y (INVX20MTR)                                   0.041      0.400 r
  U13427/Y (NAND2X8MTR)                                  0.033      0.432 f
  U13417/Y (INVX4MTR)                                    0.035      0.467 r
  U3971/Y (NAND2X2MTR)                                   0.043      0.511 f
  U4438/Y (INVX3MTR)                                     0.041      0.552 r
  U5417/Y (OAI2BB1X2MTR)                                 0.091      0.643 r
  U16715/S (ADDFHX1MTR)                                  0.217      0.860 f
  U15780/Y (OR2X4MTR)                                    0.106      0.966 f
  U15759/Y (CLKNAND2X2MTR)                               0.038      1.004 r
  U1234/Y (NAND2X4MTR)                                   0.047      1.051 f
  U9143/Y (NOR2X4MTR)                                    0.094      1.145 r
  U15405/Y (OAI21X6MTR)                                  0.067      1.211 f
  U11349/Y (AOI21X8MTR)                                  0.084      1.295 r
  U6452/Y (XOR2X1MTR)                                    0.083      1.378 r
  U67/Y (NOR2BX1MTR)                                     0.099      1.477 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_7_/D (DFFRHQX2MTR)
                                                         0.000      1.477 r
  data arrival time                                                 1.477

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_7_/CK (DFFRHQX2MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.123      1.477
  data required time                                                1.477
  --------------------------------------------------------------------------
  data required time                                                1.477
  data arrival time                                                -1.477
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.115      0.115 f
  U1378/Y (INVX8MTR)                                     0.041      0.156 r
  U6954/Y (INVX6MTR)                                     0.039      0.195 f
  U1316/Y (NOR2X2MTR)                                    0.087      0.283 r
  U8450/Y (NAND2BX4MTR)                                  0.082      0.364 f
  U3124/Y (INVX2MTR)                                     0.060      0.425 r
  U4582/Y (AOI2BB1X2MTR)                                 0.114      0.538 r
  U5993/Y (NAND3X4MTR)                                   0.084      0.623 f
  U7944/Y (INVX2MTR)                                     0.045      0.668 r
  U7942/Y (NAND2X2MTR)                                   0.055      0.723 f
  U14281/Y (OAI2BB1X2MTR)                                0.109      0.833 f
  U5358/Y (NAND2X2MTR)                                   0.051      0.884 r
  U8051/Y (NAND2X4MTR)                                   0.045      0.929 f
  U4778/Y (NAND2X4MTR)                                   0.048      0.977 r
  U4267/Y (NAND2X8MTR)                                   0.053      1.031 f
  U7109/Y (NAND2BX4MTR)                                  0.043      1.074 r
  U9557/Y (NAND2X3MTR)                                   0.058      1.131 f
  U3703/Y (NAND3X8MTR)                                   0.064      1.195 r
  U1974/Y (NAND2X4MTR)                                   0.057      1.252 f
  U6307/Y (NAND2X2MTR)                                   0.058      1.310 r
  U6993/Y (NAND3X2MTR)                                   0.065      1.375 f
  U19798/Y (OAI211X2MTR)                                 0.048      1.423 r
  U0_BANK_TOP/vACC_2_reg_0__17_/D (DFFRQX2MTR)           0.000      1.423 r
  data arrival time                                                 1.423

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_0__17_/CK (DFFRQX2MTR)          0.000      1.600 r
  library setup time                                    -0.177      1.423
  data required time                                                1.423
  --------------------------------------------------------------------------
  data required time                                                1.423
  data arrival time                                                -1.423
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.116      0.116 f
  U9271/Y (NOR2X2MTR)                                    0.050      0.166 r
  U9316/Y (AND2X2MTR)                                    0.112      0.277 r
  U8906/Y (INVX2MTR)                                     0.040      0.317 f
  U5212/Y (INVX4MTR)                                     0.048      0.365 r
  U6909/Y (NOR3X2MTR)                                    0.039      0.404 f
  U2256/Y (NOR2X1MTR)                                    0.055      0.459 r
  U6745/Y (OAI21X2MTR)                                   0.053      0.512 f
  U9323/Y (AOI21X2MTR)                                   0.079      0.591 r
  U9083/Y (CLKNAND2X4MTR)                                0.066      0.657 f
  U1478/Y (NOR2X1MTR)                                    0.112      0.769 r
  U661/Y (NOR2X4MTR)                                     0.049      0.818 f
  U569/Y (AND2X4MTR)                                     0.088      0.906 f
  U3789/Y (NAND2X3MTR)                                   0.043      0.949 r
  U3766/Y (NAND2X6MTR)                                   0.057      1.006 f
  U6425/Y (AOI21X2MTR)                                   0.090      1.096 r
  U1502/Y (XNOR2X2MTR)                                   0.084      1.180 r
  U7110/Y (OAI2B1X2MTR)                                  0.077      1.257 f
  U7094/Y (AOI21X4MTR)                                   0.077      1.335 r
  U7912/Y (CLKNAND2X2MTR)                                0.065      1.399 f
  U7006/Y (NAND2X4MTR)                                   0.052      1.451 r
  U6300/Y (OAI2BB2X2MTR)                                 0.051      1.502 f
  U0_BANK_TOP/vACC_0_reg_2__2_/D (DFFRHQX4MTR)           0.000      1.502 f
  data arrival time                                                 1.502

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_2__2_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.098      1.502
  data required time                                                1.502
  --------------------------------------------------------------------------
  data required time                                                1.502
  data arrival time                                                -1.502
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U1026/Y (INVX12MTR)                                    0.031      0.144 r
  U10636/Y (CLKNAND2X16MTR)                              0.044      0.188 f
  U15348/Y (CLKNAND2X16MTR)                              0.054      0.242 r
  U1208/Y (BUFX8MTR)                                     0.077      0.319 r
  U1060/Y (CLKNAND2X2MTR)                                0.091      0.410 f
  U1159/Y (NOR2X4MTR)                                    0.093      0.503 r
  U782/Y (XNOR2X2MTR)                                    0.117      0.620 r
  U15972/Y (XNOR2X4MTR)                                  0.118      0.739 r
  U10538/Y (XNOR2X2MTR)                                  0.102      0.841 r
  U16022/Y (XNOR2X2MTR)                                  0.077      0.918 f
  U407/Y (OAI21X2MTR)                                    0.051      0.970 r
  U15973/Y (OAI2BB1X2MTR)                                0.077      1.047 f
  U7992/Y (NOR2X4MTR)                                    0.104      1.151 r
  U15497/Y (OAI21X6MTR)                                  0.066      1.217 f
  U11023/Y (AOI21X8MTR)                                  0.071      1.288 r
  U9071/Y (OAI21X2MTR)                                   0.065      1.352 f
  U16745/Y (XNOR2X2MTR)                                  0.074      1.426 f
  U10999/Y (NOR2X2MTR)                                   0.055      1.481 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_10_/D (DFFRHQX4MTR)
                                                         0.000      1.481 r
  data arrival time                                                 1.481

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_10_/CK (DFFRHQX4MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.118      1.482
  data required time                                                1.482
  --------------------------------------------------------------------------
  data required time                                                1.482
  data arrival time                                                -1.481
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U1026/Y (INVX12MTR)                                    0.031      0.144 r
  U10636/Y (CLKNAND2X16MTR)                              0.044      0.188 f
  U11009/Y (CLKNAND2X16MTR)                              0.039      0.227 r
  U10709/Y (NAND2X12MTR)                                 0.042      0.269 f
  U2141/Y (INVX20MTR)                                    0.047      0.316 r
  U11000/Y (INVX18MTR)                                   0.038      0.354 f
  U15778/Y (BUFX20MTR)                                   0.070      0.424 f
  U10400/Y (INVX8MTR)                                    0.027      0.451 r
  U11264/Y (NAND2X8MTR)                                  0.042      0.493 f
  U15929/Y (INVX4MTR)                                    0.044      0.537 r
  U15928/Y (XNOR2X8MTR)                                  0.069      0.606 r
  U15733/Y (XNOR2X8MTR)                                  0.102      0.707 r
  U16730/Y (OR2X2MTR)                                    0.106      0.813 r
  U16071/Y (OAI2BB1X4MTR)                                0.100      0.913 r
  U11330/Y (XOR2X8MTR)                                   0.076      0.989 r
  U15399/Y (XOR2X4MTR)                                   0.107      1.097 r
  U3750/Y (NOR2X2MTR)                                    0.060      1.157 f
  U15527/Y (NOR2X3MTR)                                   0.065      1.221 r
  U10402/Y (NAND2X2MTR)                                  0.069      1.290 f
  U11296/Y (OAI21X4MTR)                                  0.089      1.380 r
  U16897/Y (XNOR2X2MTR)                                  0.046      1.426 f
  U15483/Y (NOR2X2MTR)                                   0.055      1.481 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_10_/D (DFFRHQX4MTR)
                                                         0.000      1.481 r
  data arrival time                                                 1.481

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_10_/CK (DFFRHQX4MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.118      1.482
  data required time                                                1.482
  --------------------------------------------------------------------------
  data required time                                                1.482
  data arrival time                                                -1.481
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U1666/Y (INVX12MTR)                                    0.037      0.174 f
  U12245/Y (NAND3X12MTR)                                 0.051      0.225 r
  U12144/Y (INVX20MTR)                                   0.037      0.262 f
  U1723/Y (INVX12MTR)                                    0.034      0.296 r
  U14133/Y (INVX8MTR)                                    0.025      0.320 f
  U1673/Y (BUFX4MTR)                                     0.067      0.387 f
  U11419/Y (NAND2X2MTR)                                  0.032      0.419 r
  U10072/Y (OAI2B1X2MTR)                                 0.043      0.462 f
  U1179/Y (OAI21X2MTR)                                   0.084      0.546 r
  U10918/Y (NAND3X4MTR)                                  0.073      0.619 f
  U9815/Y (INVX4MTR)                                     0.049      0.667 r
  U10916/Y (NAND2X2MTR)                                  0.058      0.725 f
  U4392/Y (INVX2MTR)                                     0.042      0.767 r
  U11415/Y (AOI2BB1X4MTR)                                0.084      0.851 r
  U5350/Y (NAND2X4MTR)                                   0.055      0.906 f
  U531/Y (NAND2X4MTR)                                    0.049      0.955 r
  U5816/Y (NAND2X6MTR)                                   0.063      1.017 f
  U11066/Y (AOI21X4MTR)                                  0.079      1.097 r
  U11065/Y (XNOR2X2MTR)                                  0.075      1.171 r
  U10778/Y (OAI22X2MTR)                                  0.087      1.258 f
  U1489/Y (NOR2X4MTR)                                    0.083      1.341 r
  U15406/Y (BUFX2MTR)                                    0.094      1.435 r
  U15535/Y (OAI21BX2MTR)                                 0.051      1.486 f
  U0_BANK_TOP/vACC_0_reg_5__11_/D (DFFRHQX2MTR)          0.000      1.486 f
  data arrival time                                                 1.486

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_5__11_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.114      1.486
  data required time                                                1.486
  --------------------------------------------------------------------------
  data required time                                                1.486
  data arrival time                                                -1.486
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U1026/Y (INVX12MTR)                                    0.031      0.144 r
  U10636/Y (CLKNAND2X16MTR)                              0.044      0.188 f
  U11009/Y (CLKNAND2X16MTR)                              0.039      0.227 r
  U10709/Y (NAND2X12MTR)                                 0.042      0.269 f
  U2141/Y (INVX20MTR)                                    0.047      0.316 r
  U11017/Y (INVX18MTR)                                   0.043      0.359 f
  U10398/Y (INVX16MTR)                                   0.034      0.393 r
  U549/Y (INVX10MTR)                                     0.027      0.421 f
  U16135/Y (NOR2X8MTR)                                   0.048      0.468 r
  U10443/Y (INVX4MTR)                                    0.050      0.518 f
  U10597/Y (NOR2X6MTR)                                   0.059      0.576 r
  U11719/Y (XNOR2X2MTR)                                  0.080      0.657 r
  U10847/Y (XNOR2X2MTR)                                  0.105      0.762 r
  U11263/Y (OAI21X2MTR)                                  0.082      0.843 f
  U10142/Y (OAI2BB1X4MTR)                                0.066      0.910 r
  U10137/Y (XNOR2X8MTR)                                  0.078      0.988 r
  U10602/Y (XNOR2X8MTR)                                  0.097      1.085 r
  U10493/Y (NAND2X4MTR)                                  0.064      1.149 f
  U14253/Y (BUFX2MTR)                                    0.099      1.248 f
  U16909/Y (CLKNAND2X2MTR)                               0.040      1.287 r
  U88/Y (XOR2X1MTR)                                      0.063      1.350 r
  U16910/Y (NOR2BX2MTR)                                  0.106      1.456 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_5_/D (DFFRHQX1MTR)
                                                         0.000      1.456 r
  data arrival time                                                 1.456

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_5_/CK (DFFRHQX1MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.144      1.456
  data required time                                                1.456
  --------------------------------------------------------------------------
  data required time                                                1.456
  data arrival time                                                -1.456
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.142      0.142 r
  U8955/Y (INVX12MTR)                                    0.036      0.178 f
  U1710/Y (NAND3X8MTR)                                   0.053      0.231 r
  U1684/Y (INVX4MTR)                                     0.053      0.285 f
  U1683/Y (INVX6MTR)                                     0.049      0.333 r
  U11359/Y (NOR2X3MTR)                                   0.028      0.361 f
  U4154/Y (AOI21X2MTR)                                   0.061      0.422 r
  U4102/Y (NAND3X2MTR)                                   0.074      0.496 f
  U5590/Y (AND2X2MTR)                                    0.117      0.613 f
  U4531/Y (NAND2BX2MTR)                                  0.139      0.752 f
  U1573/Y (OAI21X2MTR)                                   0.135      0.887 r
  U3865/Y (INVX1MTR)                                     0.058      0.945 f
  U8124/Y (OAI21X2MTR)                                   0.087      1.033 r
  U7249/Y (AOI21X2MTR)                                   0.047      1.079 f
  U1432/Y (CLKNAND2X4MTR)                                0.058      1.138 r
  U1405/Y (NAND3X8MTR)                                   0.076      1.214 f
  U2164/Y (NAND2X2MTR)                                   0.079      1.293 r
  U10848/Y (NAND3X2MTR)                                  0.080      1.373 f
  U19132/Y (OAI211X2MTR)                                 0.049      1.422 r
  U0_BANK_TOP/vACC_1_reg_5__17_/D (DFFRQX2MTR)           0.000      1.422 r
  data arrival time                                                 1.422

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_5__17_/CK (DFFRQX2MTR)          0.000      1.600 r
  library setup time                                    -0.178      1.422
  data required time                                                1.422
  --------------------------------------------------------------------------
  data required time                                                1.422
  data arrival time                                                -1.422
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1710/Y (NAND3X8MTR)                                   0.112      0.263 f
  U1670/Y (INVX12MTR)                                    0.069      0.332 r
  U1685/Y (INVX4MTR)                                     0.045      0.376 f
  U1163/Y (NAND2BX2MTR)                                  0.099      0.475 f
  U10347/Y (OAI21X3MTR)                                  0.037      0.512 r
  U10334/Y (OAI21X2MTR)                                  0.064      0.577 f
  U3542/Y (CLKNAND2X2MTR)                                0.070      0.647 r
  U950/Y (CLKNAND2X2MTR)                                 0.064      0.710 f
  U3389/Y (CLKNAND2X2MTR)                                0.046      0.756 r
  U1581/Y (NAND2X2MTR)                                   0.055      0.812 f
  U703/Y (NAND2X2MTR)                                    0.053      0.864 r
  U5862/Y (CLKNAND2X4MTR)                                0.059      0.923 f
  U4797/Y (CLKNAND2X4MTR)                                0.045      0.968 r
  U1175/Y (NAND2X6MTR)                                   0.055      1.023 f
  U1173/Y (AOI21X1MTR)                                   0.090      1.113 r
  U955/Y (XNOR2X2MTR)                                    0.083      1.195 r
  U952/Y (NAND2X2MTR)                                    0.068      1.263 f
  U9108/Y (OAI2B1X4MTR)                                  0.054      1.317 r
  U11598/Y (NOR2X4MTR)                                   0.052      1.369 f
  U15678/Y (OAI21BX1MTR)                                 0.059      1.428 r
  U0_BANK_TOP/vACC_3_reg_7__12_/D (DFFRQX2MTR)           0.000      1.428 r
  data arrival time                                                 1.428

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_7__12_/CK (DFFRQX2MTR)          0.000      1.600 r
  library setup time                                    -0.172      1.428
  data required time                                                1.428
  --------------------------------------------------------------------------
  data required time                                                1.428
  data arrival time                                                -1.428
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 r
  U1363/Y (INVX4MTR)                                     0.042      0.171 f
  U7801/Y (INVX3MTR)                                     0.039      0.210 r
  U1333/Y (NAND2BX4MTR)                                  0.079      0.289 r
  U11450/Y (NAND2BX1MTR)                                 0.069      0.358 r
  U16439/Y (CLKNAND2X2MTR)                               0.042      0.400 f
  U10433/Y (NOR2X2MTR)                                   0.065      0.465 r
  U16440/Y (NAND4X4MTR)                                  0.095      0.561 f
  U3049/Y (INVX1MTR)                                     0.056      0.617 r
  U7904/Y (CLKNAND2X2MTR)                                0.057      0.674 f
  U4965/Y (NOR2X4MTR)                                    0.080      0.754 r
  U642/Y (OAI21X6MTR)                                    0.064      0.818 f
  U11184/Y (AOI21X4MTR)                                  0.093      0.911 r
  U1462/Y (OAI21X8MTR)                                   0.078      0.988 f
  U9389/Y (BUFX8MTR)                                     0.088      1.076 f
  U10547/Y (AOI21X3MTR)                                  0.071      1.147 r
  U11479/Y (XNOR2X2MTR)                                  0.080      1.227 r
  U9186/Y (NAND2X2MTR)                                   0.073      1.299 f
  U157/Y (NAND2BX4MTR)                                   0.053      1.352 r
  U9077/Y (OAI22X4MTR)                                   0.057      1.409 f
  U11487/Y (OAI22X2MTR)                                  0.061      1.470 r
  U0_BANK_TOP/vACC_1_reg_4__5_/D (DFFRHQX4MTR)           0.000      1.470 r
  data arrival time                                                 1.470

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_4__5_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.130      1.470
  data required time                                                1.470
  --------------------------------------------------------------------------
  data required time                                                1.470
  data arrival time                                                -1.470
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.118      0.118 r
  U10130/Y (INVX2MTR)                                    0.044      0.162 f
  U1847/Y (INVX4MTR)                                     0.059      0.221 r
  U16319/Y (NOR2X4MTR)                                   0.047      0.268 f
  U6233/Y (BUFX3MTR)                                     0.088      0.357 f
  U11964/Y (AOI22X1MTR)                                  0.062      0.419 r
  U11623/Y (NOR2BX2MTR)                                  0.112      0.531 r
  U6788/Y (NAND3X4MTR)                                   0.069      0.599 f
  U6061/Y (INVX2MTR)                                     0.061      0.660 r
  U6033/Y (INVX1MTR)                                     0.043      0.703 f
  U2932/Y (NAND2X2MTR)                                   0.063      0.766 r
  U1481/Y (NAND2X4MTR)                                   0.061      0.827 f
  U580/Y (INVX2MTR)                                      0.037      0.864 r
  U3798/Y (CLKNAND2X2MTR)                                0.054      0.918 f
  U1482/Y (OAI21X6MTR)                                   0.086      1.004 r
  U5829/Y (OAI2BB1X2MTR)                                 0.112      1.116 r
  U1644/Y (XNOR2X2MTR)                                   0.068      1.184 r
  U1643/Y (NAND2X2MTR)                                   0.081      1.265 f
  U6356/Y (CLKNAND2X2MTR)                                0.060      1.325 r
  U1642/Y (NOR2X3MTR)                                    0.041      1.366 f
  U2189/Y (OAI21BX1MTR)                                  0.057      1.423 r
  U0_BANK_TOP/vACC_3_reg_6__14_/D (DFFRQX4MTR)           0.000      1.423 r
  data arrival time                                                 1.423

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_6__14_/CK (DFFRQX4MTR)          0.000      1.600 r
  library setup time                                    -0.176      1.424
  data required time                                                1.424
  --------------------------------------------------------------------------
  data required time                                                1.424
  data arrival time                                                -1.423
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1710/Y (NAND3X8MTR)                                   0.112      0.263 f
  U1670/Y (INVX12MTR)                                    0.069      0.332 r
  U1276/Y (BUFX6MTR)                                     0.081      0.412 r
  U710/Y (NAND2X1MTR)                                    0.059      0.471 f
  U1132/Y (OAI2B11X2MTR)                                 0.052      0.523 r
  U1068/Y (OAI2B1X2MTR)                                  0.066      0.590 f
  U1454/Y (NAND2X2MTR)                                   0.063      0.653 r
  U808/Y (NOR2X2MTR)                                     0.050      0.703 f
  U2949/Y (NOR2X2MTR)                                    0.087      0.791 r
  U11880/Y (AND2X4MTR)                                   0.116      0.907 r
  U13100/Y (NAND2X4MTR)                                  0.050      0.957 f
  U9484/Y (NAND2X3MTR)                                   0.054      1.011 r
  U10559/Y (INVX2MTR)                                    0.038      1.050 f
  U400/Y (NOR2X4MTR)                                     0.058      1.108 r
  U316/Y (NOR2X4MTR)                                     0.030      1.138 f
  U281/Y (MXI2X2MTR)                                     0.077      1.215 r
  U11398/Y (AOI21X4MTR)                                  0.066      1.281 f
  U10532/Y (OAI2BB1X4MTR)                                0.061      1.342 r
  U10526/Y (MXI2X6MTR)                                   0.061      1.402 f
  U11432/Y (OAI2BB2X2MTR)                                0.074      1.477 r
  U0_BANK_TOP/vACC_0_reg_3__7_/D (DFFRHQX4MTR)           0.000      1.477 r
  data arrival time                                                 1.477

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_3__7_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.123      1.477
  data required time                                                1.477
  --------------------------------------------------------------------------
  data required time                                                1.477
  data arrival time                                                -1.477
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U1666/Y (INVX12MTR)                                    0.037      0.174 f
  U1661/Y (NAND3X12MTR)                                  0.045      0.220 r
  U11998/Y (INVX10MTR)                                   0.038      0.258 f
  U1620/Y (INVX12MTR)                                    0.036      0.294 r
  U1352/Y (INVX6MTR)                                     0.032      0.326 f
  U10863/Y (AOI22X1MTR)                                  0.080      0.405 r
  U1185/Y (NAND3X2MTR)                                   0.082      0.487 f
  U5586/Y (CLKNAND2X2MTR)                                0.051      0.539 r
  U5546/Y (NAND2X2MTR)                                   0.072      0.611 f
  U10963/Y (NOR2X2MTR)                                   0.093      0.704 r
  U770/Y (OAI21X2MTR)                                    0.077      0.782 f
  U1586/Y (NAND2X2MTR)                                   0.052      0.833 r
  U13138/Y (NAND2X4MTR)                                  0.048      0.881 f
  U13100/Y (NAND2X4MTR)                                  0.042      0.923 r
  U9617/Y (CLKNAND2X4MTR)                                0.065      0.988 f
  U10853/Y (AOI21X2MTR)                                  0.103      1.091 r
  U5599/Y (XNOR2X2MTR)                                   0.082      1.174 r
  U282/Y (OAI22X2MTR)                                    0.088      1.262 f
  U9070/Y (NOR2X4MTR)                                    0.085      1.347 r
  U8913/Y (NAND2X3MTR)                                   0.055      1.401 f
  U3685/Y (NAND2X4MTR)                                   0.048      1.449 r
  U11210/Y (OAI22X2MTR)                                  0.049      1.497 f
  U0_BANK_TOP/vACC_2_reg_3__5_/D (DFFRHQX4MTR)           0.000      1.497 f
  data arrival time                                                 1.497

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_3__5_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.102      1.498
  data required time                                                1.498
  --------------------------------------------------------------------------
  data required time                                                1.498
  data arrival time                                                -1.497
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U1026/Y (INVX12MTR)                                    0.031      0.144 r
  U10636/Y (CLKNAND2X16MTR)                              0.044      0.188 f
  U11009/Y (CLKNAND2X16MTR)                              0.039      0.227 r
  U10709/Y (NAND2X12MTR)                                 0.042      0.269 f
  U2141/Y (INVX20MTR)                                    0.047      0.316 r
  U11017/Y (INVX18MTR)                                   0.043      0.359 f
  U10536/Y (INVX14MTR)                                   0.037      0.396 r
  U1102/Y (INVX16MTR)                                    0.034      0.430 f
  U926/Y (NOR2X8MTR)                                     0.045      0.475 r
  U1145/Y (INVX3MTR)                                     0.039      0.514 f
  U2474/Y (NOR2X3MTR)                                    0.067      0.581 r
  U422/Y (XNOR2X1MTR)                                    0.093      0.674 r
  U10552/Y (XNOR2X2MTR)                                  0.109      0.783 r
  U11748/Y (CLKNAND2X2MTR)                               0.070      0.853 f
  U2283/Y (INVX1MTR)                                     0.056      0.909 r
  U11718/Y (AOI21X4MTR)                                  0.032      0.941 f
  U11607/Y (OAI21X2MTR)                                  0.111      1.052 r
  U3757/Y (AOI21X4MTR)                                   0.082      1.134 f
  U5320/Y (OAI21X6MTR)                                   0.092      1.226 r
  U11023/Y (AOI21X8MTR)                                  0.067      1.292 f
  U15971/Y (OAI2B1X2MTR)                                 0.083      1.376 r
  U87/Y (XNOR2X2MTR)                                     0.050      1.426 f
  U11249/Y (NOR2X2MTR)                                   0.055      1.481 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_9_/D (DFFRHQX4MTR)
                                                         0.000      1.481 r
  data arrival time                                                 1.481

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.118      1.482
  data required time                                                1.482
  --------------------------------------------------------------------------
  data required time                                                1.482
  data arrival time                                                -1.481
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_exp_align_reg_6_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/Q (DFFRHQX1MTR)
                                                         0.145      0.145 f
  U16482/Y (INVX1MTR)                                    0.043      0.189 r
  U16483/Y (NOR2X2MTR)                                   0.044      0.232 f
  U7800/Y (INVX2MTR)                                     0.050      0.282 r
  U8861/Y (INVX4MTR)                                     0.043      0.325 f
  U10156/Y (CLKNAND2X2MTR)                               0.038      0.364 r
  U11384/Y (CLKNAND2X2MTR)                               0.041      0.404 f
  U5125/Y (NAND3BX2MTR)                                  0.114      0.518 f
  U8682/Y (OR3X4MTR)                                     0.116      0.633 f
  U6090/Y (NOR2X2MTR)                                    0.057      0.691 r
  U11364/Y (AND2X4MTR)                                   0.111      0.801 r
  U4926/Y (NOR2X4MTR)                                    0.035      0.837 f
  U10925/Y (AOI21X4MTR)                                  0.108      0.945 r
  U10471/Y (OAI2B1X8MTR)                                 0.082      1.027 f
  U9172/Y (AOI21X6MTR)                                   0.079      1.106 r
  U1601/Y (XNOR2X2MTR)                                   0.079      1.185 r
  U6352/Y (OAI2BB2X4MTR)                                 0.129      1.314 r
  U7073/Y (NOR2X4MTR)                                    0.049      1.363 f
  U15539/Y (OAI21BX2MTR)                                 0.064      1.428 r
  U0_BANK_TOP/vACC_1_reg_7__11_/D (DFFRQX2MTR)           0.000      1.428 r
  data arrival time                                                 1.428

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_7__11_/CK (DFFRQX2MTR)          0.000      1.600 r
  library setup time                                    -0.172      1.428
  data required time                                                1.428
  --------------------------------------------------------------------------
  data required time                                                1.428
  data arrival time                                                -1.428
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.112      0.112 f
  U1389/Y (BUFX8MTR)                                     0.069      0.181 f
  U1314/Y (NAND2X2MTR)                                   0.057      0.239 r
  U16456/Y (OAI22X1MTR)                                  0.099      0.338 f
  U6198/Y (AOI21X1MTR)                                   0.071      0.409 r
  U5617/Y (CLKAND2X2MTR)                                 0.112      0.521 r
  U5597/Y (AND3X4MTR)                                    0.101      0.622 r
  U4080/Y (INVX2MTR)                                     0.034      0.656 f
  U4979/Y (NOR2X1MTR)                                    0.087      0.743 r
  U11216/Y (NOR2X2MTR)                                   0.049      0.792 f
  U7257/Y (NAND2X2MTR)                                   0.047      0.839 r
  U11234/Y (NAND2X4MTR)                                  0.054      0.893 f
  U9213/Y (NAND2X4MTR)                                   0.052      0.946 r
  U523/Y (NAND2X6MTR)                                    0.051      0.996 f
  U398/Y (AOI21X2MTR)                                    0.091      1.088 r
  U13668/Y (XNOR2X1MTR)                                  0.085      1.173 r
  U1430/Y (OAI2B2X2MTR)                                  0.092      1.265 f
  U7067/Y (NOR2X4MTR)                                    0.064      1.329 r
  U9065/Y (BUFX4MTR)                                     0.081      1.409 r
  U6782/Y (OAI21BX1MTR)                                  0.071      1.481 f
  U0_BANK_TOP/vACC_1_reg_5__12_/D (DFFRHQX2MTR)          0.000      1.481 f
  data arrival time                                                 1.481

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_5__12_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.119      1.481
  data required time                                                1.481
  --------------------------------------------------------------------------
  data required time                                                1.481
  data arrival time                                                -1.481
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U1026/Y (INVX12MTR)                                    0.031      0.144 r
  U10636/Y (CLKNAND2X16MTR)                              0.044      0.188 f
  U11009/Y (CLKNAND2X16MTR)                              0.039      0.227 r
  U10709/Y (NAND2X12MTR)                                 0.042      0.269 f
  U2141/Y (INVX20MTR)                                    0.047      0.316 r
  U11017/Y (INVX18MTR)                                   0.043      0.359 f
  U10668/Y (INVX20MTR)                                   0.041      0.400 r
  U12135/Y (NAND2BX4MTR)                                 0.053      0.453 f
  U795/Y (INVX4MTR)                                      0.056      0.509 r
  U10584/Y (XNOR2X8MTR)                                  0.076      0.585 r
  U10161/Y (XNOR2X8MTR)                                  0.093      0.678 r
  U16108/S (ADDFHX4MTR)                                  0.202      0.879 f
  U15728/Y (OAI21X2MTR)                                  0.085      0.964 r
  U15727/Y (OAI2BB1X2MTR)                                0.083      1.047 f
  U16220/Y (NOR2X3MTR)                                   0.092      1.139 r
  U15498/Y (NOR2X4MTR)                                   0.051      1.190 f
  U15370/Y (AOI21X8MTR)                                  0.089      1.279 r
  U16968/Y (XOR2X2MTR)                                   0.099      1.378 r
  U212/Y (NOR2BX1MTR)                                    0.098      1.476 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_7_/D (DFFRHQX2MTR)
                                                         0.000      1.476 r
  data arrival time                                                 1.476

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_7_/CK (DFFRHQX2MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.123      1.477
  data required time                                                1.477
  --------------------------------------------------------------------------
  data required time                                                1.477
  data arrival time                                                -1.476
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U1666/Y (INVX12MTR)                                    0.037      0.174 f
  U1661/Y (NAND3X12MTR)                                  0.045      0.220 r
  U8911/Y (BUFX10MTR)                                    0.080      0.299 r
  U10459/Y (NAND2BX4MTR)                                 0.067      0.366 r
  U10604/Y (AND2X4MTR)                                   0.087      0.453 r
  U8753/Y (NAND3X2MTR)                                   0.069      0.522 f
  U11750/Y (AOI21X4MTR)                                  0.103      0.625 r
  U1649/Y (BUFX6MTR)                                     0.083      0.708 r
  U819/Y (NAND2X5MTR)                                    0.046      0.754 f
  U11519/Y (AOI21X6MTR)                                  0.094      0.848 r
  U2330/Y (OAI21X6MTR)                                   0.066      0.914 f
  U1342/Y (NAND2X3MTR)                                   0.052      0.966 r
  U11116/Y (NAND2X6MTR)                                  0.056      1.021 f
  U11570/Y (OAI2BB1X2MTR)                                0.098      1.119 f
  U1483/Y (XNOR2X2MTR)                                   0.071      1.190 f
  U1510/Y (NAND2X2MTR)                                   0.041      1.231 r
  U6323/Y (NAND2X2MTR)                                   0.052      1.283 f
  U170/Y (NOR2X4MTR)                                     0.079      1.361 r
  U880/Y (NAND2X4MTR)                                    0.050      1.412 f
  U9025/Y (INVX4MTR)                                     0.043      1.454 r
  U1509/Y (OAI21BX2MTR)                                  0.049      1.503 f
  U0_BANK_TOP/vACC_3_reg_7__7_/D (DFFRHQX4MTR)           0.000      1.503 f
  data arrival time                                                 1.503

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_7__7_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.097      1.503
  data required time                                                1.503
  --------------------------------------------------------------------------
  data required time                                                1.503
  data arrival time                                                -1.503
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_0_/CK (DFFRQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_0_/Q (DFFRQX1MTR)
                                                         0.230      0.230 f
  U16419/Y (CLKNAND2X2MTR)                               0.051      0.281 r
  U3160/Y (INVX1MTR)                                     0.057      0.337 f
  U7709/Y (AOI22X2MTR)                                   0.091      0.428 r
  U3095/Y (AND2X2MTR)                                    0.116      0.544 r
  U6138/Y (NAND3X4MTR)                                   0.089      0.634 f
  U4563/Y (INVX2MTR)                                     0.058      0.692 r
  U5491/Y (NAND2X3MTR)                                   0.061      0.752 f
  U4405/Y (INVX2MTR)                                     0.040      0.792 r
  U4890/Y (AOI21X2MTR)                                   0.063      0.854 f
  U9191/Y (OAI21X6MTR)                                   0.053      0.907 r
  U586/Y (NAND2X4MTR)                                    0.055      0.963 f
  U11260/Y (NAND2X6MTR)                                  0.054      1.017 r
  U11250/Y (OAI2BB1X4MTR)                                0.102      1.118 r
  U15429/Y (OAI2B1X8MTR)                                 0.048      1.166 f
  U15422/Y (INVX8MTR)                                    0.036      1.202 r
  U14669/Y (NAND2X12MTR)                                 0.040      1.242 f
  U10535/Y (NAND2X4MTR)                                  0.041      1.283 r
  U11117/Y (INVX3MTR)                                    0.034      1.317 f
  U11367/Y (NOR2X1MTR)                                   0.045      1.362 r
  U6652/Y (OAI2BB1X1MTR)                                 0.097      1.459 r
  U0_BANK_TOP/vACC_1_reg_4__17_/D (DFFRHQX1MTR)          0.000      1.459 r
  data arrival time                                                 1.459

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_4__17_/CK (DFFRHQX1MTR)         0.000      1.600 r
  library setup time                                    -0.140      1.460
  data required time                                                1.460
  --------------------------------------------------------------------------
  data required time                                                1.460
  data arrival time                                                -1.459
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U1026/Y (INVX12MTR)                                    0.031      0.144 r
  U10636/Y (CLKNAND2X16MTR)                              0.044      0.188 f
  U11009/Y (CLKNAND2X16MTR)                              0.039      0.227 r
  U10709/Y (NAND2X12MTR)                                 0.042      0.269 f
  U2141/Y (INVX20MTR)                                    0.047      0.316 r
  U11000/Y (INVX18MTR)                                   0.038      0.354 f
  U521/Y (NOR2X4MTR)                                     0.060      0.414 r
  U15714/Y (INVX4MTR)                                    0.051      0.465 f
  U7304/Y (NOR2X1MTR)                                    0.101      0.566 r
  U15966/Y (XNOR2X1MTR)                                  0.133      0.699 r
  U15964/Y (XNOR2X2MTR)                                  0.136      0.835 r
  U15398/Y (XOR2X2MTR)                                   0.125      0.959 r
  U15397/Y (XOR2X2MTR)                                   0.078      1.037 f
  U976/Y (NOR2X3MTR)                                     0.095      1.132 r
  U2149/Y (OAI21X6MTR)                                   0.078      1.210 f
  U10209/Y (AOI21X8MTR)                                  0.079      1.288 r
  U15467/Y (OAI21X2MTR)                                  0.064      1.352 f
  U14509/Y (XNOR2X2MTR)                                  0.074      1.426 f
  U11735/Y (NOR2X2MTR)                                   0.055      1.481 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_8_/D (DFFRHQX4MTR)
                                                         0.000      1.481 r
  data arrival time                                                 1.481

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_8_/CK (DFFRHQX4MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.118      1.482
  data required time                                                1.482
  --------------------------------------------------------------------------
  data required time                                                1.482
  data arrival time                                                -1.481
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_494_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U1156/Y (CLKNAND2X8MTR)                                0.061      0.355 f
  U7634/Y (BUFX6MTR)                                     0.091      0.446 f
  U13436/Y (BUFX4MTR)                                    0.087      0.534 f
  U10688/Y (AOI22X2MTR)                                  0.087      0.621 r
  U17352/Y (OAI211X4MTR)                                 0.119      0.740 f
  U8271/Y (NOR2X3MTR)                                    0.101      0.841 r
  U15720/Y (NAND4X4MTR)                                  0.114      0.955 f
  U15423/Y (INVX4MTR)                                    0.055      1.010 r
  U6459/Y (NAND2X4MTR)                                   0.049      1.059 f
  U3745/Y (INVX2MTR)                                     0.050      1.109 r
  U16197/Y (NAND2X4MTR)                                  0.042      1.151 f
  U17980/Y (NOR2X4MTR)                                   0.066      1.217 r
  U15454/Y (NOR3X4MTR)                                   0.053      1.270 f
  U14232/Y (AOI21X2MTR)                                  0.090      1.360 r
  U11056/Y (AOI211X4MTR)                                 0.047      1.407 f
  U14594/Y (NOR2X1MTR)                                   0.069      1.476 r
  PIM_result_reg_494_/D (DFFRHQX2MTR)                    0.000      1.476 r
  data arrival time                                                 1.476

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_494_/CK (DFFRHQX2MTR)                   0.000      1.600 r
  library setup time                                    -0.124      1.476
  data required time                                                1.476
  --------------------------------------------------------------------------
  data required time                                                1.476
  data arrival time                                                -1.476
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_366_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U1156/Y (CLKNAND2X8MTR)                                0.061      0.355 f
  U7634/Y (BUFX6MTR)                                     0.091      0.446 f
  U13436/Y (BUFX4MTR)                                    0.087      0.534 f
  U10688/Y (AOI22X2MTR)                                  0.087      0.621 r
  U17352/Y (OAI211X4MTR)                                 0.119      0.740 f
  U8271/Y (NOR2X3MTR)                                    0.101      0.841 r
  U15720/Y (NAND4X4MTR)                                  0.114      0.955 f
  U15423/Y (INVX4MTR)                                    0.055      1.010 r
  U6459/Y (NAND2X4MTR)                                   0.049      1.059 f
  U3745/Y (INVX2MTR)                                     0.050      1.109 r
  U16197/Y (NAND2X4MTR)                                  0.042      1.151 f
  U17980/Y (NOR2X4MTR)                                   0.066      1.217 r
  U15454/Y (NOR3X4MTR)                                   0.053      1.270 f
  U14232/Y (AOI21X2MTR)                                  0.090      1.360 r
  U11056/Y (AOI211X4MTR)                                 0.047      1.407 f
  U14783/Y (NOR2X1MTR)                                   0.069      1.476 r
  PIM_result_reg_366_/D (DFFRHQX2MTR)                    0.000      1.476 r
  data arrival time                                                 1.476

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_366_/CK (DFFRHQX2MTR)                   0.000      1.600 r
  library setup time                                    -0.124      1.476
  data required time                                                1.476
  --------------------------------------------------------------------------
  data required time                                                1.476
  data arrival time                                                -1.476
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_238_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U1156/Y (CLKNAND2X8MTR)                                0.061      0.355 f
  U7634/Y (BUFX6MTR)                                     0.091      0.446 f
  U13436/Y (BUFX4MTR)                                    0.087      0.534 f
  U10688/Y (AOI22X2MTR)                                  0.087      0.621 r
  U17352/Y (OAI211X4MTR)                                 0.119      0.740 f
  U8271/Y (NOR2X3MTR)                                    0.101      0.841 r
  U15720/Y (NAND4X4MTR)                                  0.114      0.955 f
  U15423/Y (INVX4MTR)                                    0.055      1.010 r
  U6459/Y (NAND2X4MTR)                                   0.049      1.059 f
  U3745/Y (INVX2MTR)                                     0.050      1.109 r
  U16197/Y (NAND2X4MTR)                                  0.042      1.151 f
  U17980/Y (NOR2X4MTR)                                   0.066      1.217 r
  U15454/Y (NOR3X4MTR)                                   0.053      1.270 f
  U14232/Y (AOI21X2MTR)                                  0.090      1.360 r
  U11056/Y (AOI211X4MTR)                                 0.047      1.407 f
  U14784/Y (NOR2X1MTR)                                   0.069      1.476 r
  PIM_result_reg_238_/D (DFFRHQX2MTR)                    0.000      1.476 r
  data arrival time                                                 1.476

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_238_/CK (DFFRHQX2MTR)                   0.000      1.600 r
  library setup time                                    -0.124      1.476
  data required time                                                1.476
  --------------------------------------------------------------------------
  data required time                                                1.476
  data arrival time                                                -1.476
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_110_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U1156/Y (CLKNAND2X8MTR)                                0.061      0.355 f
  U7634/Y (BUFX6MTR)                                     0.091      0.446 f
  U13436/Y (BUFX4MTR)                                    0.087      0.534 f
  U10688/Y (AOI22X2MTR)                                  0.087      0.621 r
  U17352/Y (OAI211X4MTR)                                 0.119      0.740 f
  U8271/Y (NOR2X3MTR)                                    0.101      0.841 r
  U15720/Y (NAND4X4MTR)                                  0.114      0.955 f
  U15423/Y (INVX4MTR)                                    0.055      1.010 r
  U6459/Y (NAND2X4MTR)                                   0.049      1.059 f
  U3745/Y (INVX2MTR)                                     0.050      1.109 r
  U16197/Y (NAND2X4MTR)                                  0.042      1.151 f
  U17980/Y (NOR2X4MTR)                                   0.066      1.217 r
  U15454/Y (NOR3X4MTR)                                   0.053      1.270 f
  U14232/Y (AOI21X2MTR)                                  0.090      1.360 r
  U11056/Y (AOI211X4MTR)                                 0.047      1.407 f
  U14785/Y (NOR2X1MTR)                                   0.069      1.476 r
  PIM_result_reg_110_/D (DFFRHQX2MTR)                    0.000      1.476 r
  data arrival time                                                 1.476

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_110_/CK (DFFRHQX2MTR)                   0.000      1.600 r
  library setup time                                    -0.124      1.476
  data required time                                                1.476
  --------------------------------------------------------------------------
  data required time                                                1.476
  data arrival time                                                -1.476
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.116      0.116 f
  U9317/Y (INVX3MTR)                                     0.040      0.156 r
  U1221/Y (CLKNAND2X2MTR)                                0.052      0.207 f
  U5689/Y (INVX2MTR)                                     0.080      0.288 r
  U10774/Y (CLKNAND2X2MTR)                               0.052      0.340 f
  U1110/Y (NOR2BX2MTR)                                   0.088      0.428 f
  U6862/Y (OAI211X2MTR)                                  0.085      0.514 r
  U7640/Y (INVX2MTR)                                     0.047      0.560 f
  U3063/Y (NAND2X3MTR)                                   0.055      0.615 r
  U6737/Y (INVX3MTR)                                     0.045      0.660 f
  U8350/Y (NOR2X6MTR)                                    0.076      0.736 r
  U1491/Y (OAI21X4MTR)                                   0.071      0.807 f
  U10557/Y (AOI21X6MTR)                                  0.081      0.888 r
  U10798/Y (OAI21X6MTR)                                  0.064      0.953 f
  U1577/Y (BUFX10MTR)                                    0.083      1.035 f
  U10799/Y (AOI21X4MTR)                                  0.066      1.101 r
  U5820/Y (XNOR2X2MTR)                                   0.076      1.177 r
  U325/Y (NAND2X2MTR)                                    0.060      1.237 f
  U1639/Y (NAND3X2MTR)                                   0.056      1.293 r
  U1638/Y (NAND2X2MTR)                                   0.047      1.339 f
  U1388/Y (NAND2X2MTR)                                   0.050      1.390 r
  U16041/Y (OAI2BB1X2MTR)                                0.095      1.485 r
  U0_BANK_TOP/vACC_0_reg_2__4_/D (DFFRHQX4MTR)           0.000      1.485 r
  data arrival time                                                 1.485

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_2__4_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.115      1.485
  data required time                                                1.485
  --------------------------------------------------------------------------
  data required time                                                1.485
  data arrival time                                                -1.485
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 r
  U1363/Y (INVX4MTR)                                     0.042      0.171 f
  U7801/Y (INVX3MTR)                                     0.039      0.210 r
  U1333/Y (NAND2BX4MTR)                                  0.079      0.289 r
  U11450/Y (NAND2BX1MTR)                                 0.069      0.358 r
  U16439/Y (CLKNAND2X2MTR)                               0.042      0.400 f
  U10433/Y (NOR2X2MTR)                                   0.065      0.465 r
  U16440/Y (NAND4X4MTR)                                  0.095      0.561 f
  U3049/Y (INVX1MTR)                                     0.056      0.617 r
  U7904/Y (CLKNAND2X2MTR)                                0.057      0.674 f
  U4965/Y (NOR2X4MTR)                                    0.080      0.754 r
  U642/Y (OAI21X6MTR)                                    0.064      0.818 f
  U11184/Y (AOI21X4MTR)                                  0.093      0.911 r
  U1462/Y (OAI21X8MTR)                                   0.078      0.988 f
  U9389/Y (BUFX8MTR)                                     0.088      1.076 f
  U10547/Y (AOI21X3MTR)                                  0.071      1.147 r
  U11479/Y (XNOR2X2MTR)                                  0.080      1.227 r
  U9186/Y (NAND2X2MTR)                                   0.073      1.299 f
  U157/Y (NAND2BX4MTR)                                   0.053      1.352 r
  U124/Y (NOR2X4MTR)                                     0.034      1.387 f
  U9074/Y (OAI21X2MTR)                                   0.065      1.451 r
  U0_BANK_TOP/vACC_3_reg_4__13_/D (DFFRHQX1MTR)          0.000      1.451 r
  data arrival time                                                 1.451

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_4__13_/CK (DFFRHQX1MTR)         0.000      1.600 r
  library setup time                                    -0.148      1.452
  data required time                                                1.452
  --------------------------------------------------------------------------
  data required time                                                1.452
  data arrival time                                                -1.451
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U1026/Y (INVX12MTR)                                    0.031      0.144 r
  U10636/Y (CLKNAND2X16MTR)                              0.044      0.188 f
  U11009/Y (CLKNAND2X16MTR)                              0.039      0.227 r
  U15553/Y (INVX4MTR)                                    0.034      0.260 f
  U5182/Y (INVX4MTR)                                     0.049      0.309 r
  U4593/Y (INVX8MTR)                                     0.034      0.343 f
  U15916/Y (NAND2BX4MTR)                                 0.080      0.424 f
  U15851/Y (NOR2X3MTR)                                   0.065      0.488 r
  U15852/Y (AOI2BB1X4MTR)                                0.114      0.602 r
  U10673/Y (OAI2B1X8MTR)                                 0.055      0.658 f
  U12979/Y (AOI21X2MTR)                                  0.083      0.740 r
  U11395/Y (XNOR2X2MTR)                                  0.093      0.833 r
  U15625/Y (NOR2X4MTR)                                   0.056      0.889 f
  U15475/Y (NAND2BX4MTR)                                 0.095      0.985 f
  U11769/Y (NAND2X2MTR)                                  0.049      1.034 r
  U9178/Y (NAND2X4MTR)                                   0.054      1.088 f
  U11392/Y (AOI21X6MTR)                                  0.089      1.177 r
  U15915/Y (AOI21X6MTR)                                  0.065      1.242 f
  U110/Y (OR3X4MTR)                                      0.107      1.349 f
  U15788/Y (NOR4BX4MTR)                                  0.103      1.452 r
  U11299/Y (NOR2X2MTR)                                   0.044      1.496 f
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/D (DFFRHQX8MTR)
                                                         0.000      1.496 f
  data arrival time                                                 1.496

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.104      1.496
  data required time                                                1.496
  --------------------------------------------------------------------------
  data required time                                                1.496
  data arrival time                                                -1.496
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U1666/Y (INVX12MTR)                                    0.037      0.174 f
  U1661/Y (NAND3X12MTR)                                  0.045      0.220 r
  U8911/Y (BUFX10MTR)                                    0.080      0.299 r
  U1327/Y (NAND2BX4MTR)                                  0.067      0.366 r
  U696/Y (CLKNAND2X2MTR)                                 0.040      0.406 f
  U4577/Y (NOR2X2MTR)                                    0.055      0.461 r
  U7511/Y (NAND2X2MTR)                                   0.061      0.522 f
  U7506/Y (NAND2X3MTR)                                   0.047      0.568 r
  U7513/Y (NAND2X4MTR)                                   0.059      0.627 f
  U8409/Y (INVX2MTR)                                     0.045      0.672 r
  U893/Y (NAND2X4MTR)                                    0.050      0.722 f
  U643/Y (INVX2MTR)                                      0.038      0.761 r
  U7774/Y (NOR2X2MTR)                                    0.031      0.792 f
  U530/Y (NOR2X4MTR)                                     0.064      0.856 r
  U8370/Y (OAI21X4MTR)                                   0.064      0.921 f
  U9588/Y (AOI21X8MTR)                                   0.101      1.022 r
  U11166/Y (NOR2X3MTR)                                   0.045      1.066 f
  U11347/Y (NOR2X2MTR)                                   0.065      1.131 r
  U1505/Y (XNOR2X2MTR)                                   0.077      1.209 r
  U1504/Y (NAND2X2MTR)                                   0.067      1.276 f
  U5732/Y (INVX2MTR)                                     0.050      1.326 r
  U7057/Y (NOR3X4MTR)                                    0.035      1.361 f
  U6686/Y (OAI21BX1MTR)                                  0.062      1.424 r
  U0_BANK_TOP/vACC_2_reg_1__12_/D (DFFRQX1MTR)           0.000      1.424 r
  data arrival time                                                 1.424

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_1__12_/CK (DFFRQX1MTR)          0.000      1.600 r
  library setup time                                    -0.176      1.424
  data required time                                                1.424
  --------------------------------------------------------------------------
  data required time                                                1.424
  data arrival time                                                -1.424
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U1666/Y (INVX12MTR)                                    0.037      0.174 f
  U1661/Y (NAND3X12MTR)                                  0.045      0.220 r
  U11998/Y (INVX10MTR)                                   0.038      0.258 f
  U1620/Y (INVX12MTR)                                    0.036      0.294 r
  U1352/Y (INVX6MTR)                                     0.032      0.326 f
  U10863/Y (AOI22X1MTR)                                  0.080      0.405 r
  U1185/Y (NAND3X2MTR)                                   0.082      0.487 f
  U5586/Y (CLKNAND2X2MTR)                                0.051      0.539 r
  U5546/Y (NAND2X2MTR)                                   0.072      0.611 f
  U10963/Y (NOR2X2MTR)                                   0.093      0.704 r
  U770/Y (OAI21X2MTR)                                    0.077      0.782 f
  U1586/Y (NAND2X2MTR)                                   0.052      0.833 r
  U13138/Y (NAND2X4MTR)                                  0.048      0.881 f
  U13100/Y (NAND2X4MTR)                                  0.042      0.923 r
  U9484/Y (NAND2X3MTR)                                   0.059      0.982 f
  U1438/Y (AOI21X2MTR)                                   0.098      1.081 r
  U354/Y (XNOR2X1MTR)                                    0.085      1.166 r
  U3236/Y (NAND2X2MTR)                                   0.070      1.235 f
  U7914/Y (NAND3X2MTR)                                   0.058      1.294 r
  U7903/Y (NAND2X2MTR)                                   0.053      1.347 f
  U7000/Y (NAND2X4MTR)                                   0.043      1.390 r
  U6289/Y (INVX4MTR)                                     0.030      1.420 f
  U15697/Y (OAI22X2MTR)                                  0.049      1.470 r
  U0_BANK_TOP/vACC_3_reg_3__3_/D (DFFRHQX2MTR)           0.000      1.470 r
  data arrival time                                                 1.470

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_3__3_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.130      1.470
  data required time                                                1.470
  --------------------------------------------------------------------------
  data required time                                                1.470
  data arrival time                                                -1.470
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_338_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U1237/Y (CLKNAND2X12MTR)                               0.034      0.297 r
  U9688/Y (NAND2X8MTR)                                   0.053      0.350 f
  U1882/Y (BUFX6MTR)                                     0.091      0.441 f
  U820/Y (BUFX8MTR)                                      0.074      0.516 f
  U4063/Y (AOI22X2MTR)                                   0.098      0.613 r
  U4517/Y (OAI211X4MTR)                                  0.093      0.707 f
  U10521/Y (NOR2X2MTR)                                   0.099      0.806 r
  U16138/Y (NAND4X4MTR)                                  0.119      0.926 f
  U17296/Y (INVX2MTR)                                    0.090      1.016 r
  U12266/Y (NAND3X2MTR)                                  0.097      1.113 f
  U134/Y (OA21X2MTR)                                     0.182      1.295 f
  U11654/Y (NOR3BX4MTR)                                  0.084      1.379 f
  U14952/Y (NOR2X1MTR)                                   0.050      1.430 r
  PIM_result_reg_338_/D (DFFRQX1MTR)                     0.000      1.430 r
  data arrival time                                                 1.430

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_338_/CK (DFFRQX1MTR)                    0.000      1.600 r
  library setup time                                    -0.170      1.430
  data required time                                                1.430
  --------------------------------------------------------------------------
  data required time                                                1.430
  data arrival time                                                -1.430
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U1026/Y (INVX12MTR)                                    0.031      0.144 r
  U10636/Y (CLKNAND2X16MTR)                              0.044      0.188 f
  U11009/Y (CLKNAND2X16MTR)                              0.039      0.227 r
  U10709/Y (NAND2X12MTR)                                 0.042      0.269 f
  U2141/Y (INVX20MTR)                                    0.047      0.316 r
  U11017/Y (INVX18MTR)                                   0.043      0.359 f
  U10398/Y (INVX16MTR)                                   0.034      0.393 r
  U549/Y (INVX10MTR)                                     0.027      0.421 f
  U16135/Y (NOR2X8MTR)                                   0.048      0.468 r
  U10443/Y (INVX4MTR)                                    0.050      0.518 f
  U11020/Y (NOR2X8MTR)                                   0.051      0.569 r
  U711/Y (XNOR2X2MTR)                                    0.081      0.651 r
  U15974/Y (XNOR2X4MTR)                                  0.119      0.769 r
  U11018/Y (XOR2X4MTR)                                   0.117      0.887 r
  U11019/Y (XOR2X8MTR)                                   0.101      0.988 r
  U5360/Y (NAND2X3MTR)                                   0.055      1.043 f
  U351/Y (INVX2MTR)                                      0.064      1.108 r
  U11011/Y (AOI21X8MTR)                                  0.035      1.143 f
  U16677/Y (OAI21X6MTR)                                  0.082      1.224 r
  U16678/Y (AOI21X8MTR)                                  0.067      1.291 f
  U132/Y (OAI21X2MTR)                                    0.084      1.375 r
  U10768/Y (XNOR2X2MTR)                                  0.050      1.425 f
  U10762/Y (NOR2X2MTR)                                   0.055      1.481 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_10_/D (DFFRHQX4MTR)
                                                         0.000      1.481 r
  data arrival time                                                 1.481

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_10_/CK (DFFRHQX4MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.119      1.481
  data required time                                                1.481
  --------------------------------------------------------------------------
  data required time                                                1.481
  data arrival time                                                -1.481
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U1666/Y (INVX12MTR)                                    0.037      0.174 f
  U1661/Y (NAND3X12MTR)                                  0.045      0.220 r
  U1726/Y (INVX12MTR)                                    0.041      0.260 f
  U9753/Y (INVX6MTR)                                     0.037      0.298 r
  U9752/Y (INVX1MTR)                                     0.044      0.341 f
  U6875/Y (CLKNAND2X2MTR)                                0.037      0.378 r
  U14925/Y (NOR2BX4MTR)                                  0.079      0.457 r
  U560/Y (NAND3BX2MTR)                                   0.082      0.539 f
  U10685/Y (OAI2BB1X4MTR)                                0.110      0.649 f
  U971/Y (INVX3MTR)                                      0.046      0.695 r
  U7036/Y (NAND2X4MTR)                                   0.047      0.742 f
  U7026/Y (INVX4MTR)                                     0.034      0.775 r
  U3914/Y (OAI21X3MTR)                                   0.058      0.834 f
  U3868/Y (INVX2MTR)                                     0.047      0.881 r
  U4316/Y (NAND2X3MTR)                                   0.049      0.930 f
  U9375/Y (INVX3MTR)                                     0.049      0.980 r
  U9605/Y (NAND2X6MTR)                                   0.056      1.035 f
  U11259/Y (AOI21X3MTR)                                  0.088      1.123 r
  U7113/Y (XNOR2X2MTR)                                   0.078      1.201 r
  U8314/Y (NOR2X2MTR)                                    0.054      1.255 f
  U7083/Y (AOI2BB1X4MTR)                                 0.066      1.321 r
  U6318/Y (INVX2MTR)                                     0.038      1.359 f
  U15281/Y (NOR2X4MTR)                                   0.068      1.427 r
  U10692/Y (OAI21X2MTR)                                  0.060      1.487 f
  U0_BANK_TOP/vACC_0_reg_0__13_/D (DFFRHQX2MTR)          0.000      1.487 f
  data arrival time                                                 1.487

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_0__13_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.112      1.488
  data required time                                                1.488
  --------------------------------------------------------------------------
  data required time                                                1.488
  data arrival time                                                -1.487
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U1026/Y (INVX12MTR)                                    0.031      0.144 r
  U10636/Y (CLKNAND2X16MTR)                              0.044      0.188 f
  U11009/Y (CLKNAND2X16MTR)                              0.039      0.227 r
  U10709/Y (NAND2X12MTR)                                 0.042      0.269 f
  U2141/Y (INVX20MTR)                                    0.047      0.316 r
  U11017/Y (INVX18MTR)                                   0.043      0.359 f
  U10398/Y (INVX16MTR)                                   0.034      0.393 r
  U549/Y (INVX10MTR)                                     0.027      0.421 f
  U16135/Y (NOR2X8MTR)                                   0.048      0.468 r
  U10443/Y (INVX4MTR)                                    0.050      0.518 f
  U11020/Y (NOR2X8MTR)                                   0.051      0.569 r
  U711/Y (XNOR2X2MTR)                                    0.081      0.651 r
  U15974/Y (XNOR2X4MTR)                                  0.119      0.769 r
  U11018/Y (XOR2X4MTR)                                   0.117      0.887 r
  U11019/Y (XOR2X8MTR)                                   0.101      0.988 r
  U5360/Y (NAND2X3MTR)                                   0.055      1.043 f
  U351/Y (INVX2MTR)                                      0.064      1.108 r
  U11011/Y (AOI21X8MTR)                                  0.035      1.143 f
  U16677/Y (OAI21X6MTR)                                  0.082      1.224 r
  U16678/Y (AOI21X8MTR)                                  0.067      1.291 f
  U15424/Y (OAI21X2MTR)                                  0.084      1.375 r
  U16141/Y (XNOR2X2MTR)                                  0.050      1.425 f
  U16142/Y (NOR2X2MTR)                                   0.055      1.481 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_8_/D (DFFRHQX4MTR)
                                                         0.000      1.481 r
  data arrival time                                                 1.481

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_8_/CK (DFFRHQX4MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.119      1.481
  data required time                                                1.481
  --------------------------------------------------------------------------
  data required time                                                1.481
  data arrival time                                                -1.481
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_69_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U15320/Y (NAND3BX4MTR)                                 0.111      0.302 f
  U10431/Y (NAND2X8MTR)                                  0.066      0.367 r
  U963/Y (BUFX8MTR)                                      0.075      0.443 r
  U825/Y (BUFX2MTR)                                      0.113      0.555 r
  U15384/Y (CLKNAND2X2MTR)                               0.058      0.613 f
  U16530/Y (NAND2X2MTR)                                  0.040      0.654 r
  U546/Y (OR2X2MTR)                                      0.109      0.763 r
  U5465/Y (INVX4MTR)                                     0.064      0.826 f
  U2896/Y (NAND2X1MTR)                                   0.044      0.871 r
  U16533/Y (NOR2X2MTR)                                   0.067      0.938 f
  U4424/Y (AOI22X1MTR)                                   0.071      1.009 r
  U17955/Y (OAI211X2MTR)                                 0.082      1.091 f
  U14179/Y (AOI211X2MTR)                                 0.129      1.220 r
  U17956/Y (OAI211X2MTR)                                 0.090      1.310 f
  U14178/Y (AOI21X2MTR)                                  0.117      1.428 r
  U14493/Y (NOR2X1MTR)                                   0.056      1.484 f
  PIM_result_reg_69_/D (DFFRHQX2MTR)                     0.000      1.484 f
  data arrival time                                                 1.484

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_69_/CK (DFFRHQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.116      1.484
  data required time                                                1.484
  --------------------------------------------------------------------------
  data required time                                                1.484
  data arrival time                                                -1.484
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_197_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U15320/Y (NAND3BX4MTR)                                 0.111      0.302 f
  U10431/Y (NAND2X8MTR)                                  0.066      0.367 r
  U963/Y (BUFX8MTR)                                      0.075      0.443 r
  U825/Y (BUFX2MTR)                                      0.113      0.555 r
  U15384/Y (CLKNAND2X2MTR)                               0.058      0.613 f
  U16530/Y (NAND2X2MTR)                                  0.040      0.654 r
  U546/Y (OR2X2MTR)                                      0.109      0.763 r
  U5465/Y (INVX4MTR)                                     0.064      0.826 f
  U2896/Y (NAND2X1MTR)                                   0.044      0.871 r
  U16533/Y (NOR2X2MTR)                                   0.067      0.938 f
  U4424/Y (AOI22X1MTR)                                   0.071      1.009 r
  U17955/Y (OAI211X2MTR)                                 0.082      1.091 f
  U14179/Y (AOI211X2MTR)                                 0.129      1.220 r
  U17956/Y (OAI211X2MTR)                                 0.090      1.310 f
  U14178/Y (AOI21X2MTR)                                  0.117      1.428 r
  U17957/Y (NOR2X1MTR)                                   0.056      1.484 f
  PIM_result_reg_197_/D (DFFRHQX2MTR)                    0.000      1.484 f
  data arrival time                                                 1.484

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_197_/CK (DFFRHQX2MTR)                   0.000      1.600 r
  library setup time                                    -0.116      1.484
  data required time                                                1.484
  --------------------------------------------------------------------------
  data required time                                                1.484
  data arrival time                                                -1.484
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_325_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U15320/Y (NAND3BX4MTR)                                 0.111      0.302 f
  U10431/Y (NAND2X8MTR)                                  0.066      0.367 r
  U963/Y (BUFX8MTR)                                      0.075      0.443 r
  U825/Y (BUFX2MTR)                                      0.113      0.555 r
  U15384/Y (CLKNAND2X2MTR)                               0.058      0.613 f
  U16530/Y (NAND2X2MTR)                                  0.040      0.654 r
  U546/Y (OR2X2MTR)                                      0.109      0.763 r
  U5465/Y (INVX4MTR)                                     0.064      0.826 f
  U2896/Y (NAND2X1MTR)                                   0.044      0.871 r
  U16533/Y (NOR2X2MTR)                                   0.067      0.938 f
  U4424/Y (AOI22X1MTR)                                   0.071      1.009 r
  U17955/Y (OAI211X2MTR)                                 0.082      1.091 f
  U14179/Y (AOI211X2MTR)                                 0.129      1.220 r
  U17956/Y (OAI211X2MTR)                                 0.090      1.310 f
  U14178/Y (AOI21X2MTR)                                  0.117      1.428 r
  U14492/Y (NOR2X1MTR)                                   0.056      1.484 f
  PIM_result_reg_325_/D (DFFRHQX2MTR)                    0.000      1.484 f
  data arrival time                                                 1.484

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_325_/CK (DFFRHQX2MTR)                   0.000      1.600 r
  library setup time                                    -0.116      1.484
  data required time                                                1.484
  --------------------------------------------------------------------------
  data required time                                                1.484
  data arrival time                                                -1.484
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_453_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U15320/Y (NAND3BX4MTR)                                 0.111      0.302 f
  U10431/Y (NAND2X8MTR)                                  0.066      0.367 r
  U963/Y (BUFX8MTR)                                      0.075      0.443 r
  U825/Y (BUFX2MTR)                                      0.113      0.555 r
  U15384/Y (CLKNAND2X2MTR)                               0.058      0.613 f
  U16530/Y (NAND2X2MTR)                                  0.040      0.654 r
  U546/Y (OR2X2MTR)                                      0.109      0.763 r
  U5465/Y (INVX4MTR)                                     0.064      0.826 f
  U2896/Y (NAND2X1MTR)                                   0.044      0.871 r
  U16533/Y (NOR2X2MTR)                                   0.067      0.938 f
  U4424/Y (AOI22X1MTR)                                   0.071      1.009 r
  U17955/Y (OAI211X2MTR)                                 0.082      1.091 f
  U14179/Y (AOI211X2MTR)                                 0.129      1.220 r
  U17956/Y (OAI211X2MTR)                                 0.090      1.310 f
  U14178/Y (AOI21X2MTR)                                  0.117      1.428 r
  U14491/Y (NOR2X1MTR)                                   0.056      1.484 f
  PIM_result_reg_453_/D (DFFRHQX2MTR)                    0.000      1.484 f
  data arrival time                                                 1.484

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_453_/CK (DFFRHQX2MTR)                   0.000      1.600 r
  library setup time                                    -0.116      1.484
  data required time                                                1.484
  --------------------------------------------------------------------------
  data required time                                                1.484
  data arrival time                                                -1.484
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_6_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/Q (DFFRHQX4MTR)
                                                         0.126      0.126 r
  U16355/Y (INVX1MTR)                                    0.033      0.159 f
  U13074/Y (OR2X1MTR)                                    0.121      0.281 f
  U1879/Y (INVX2MTR)                                     0.084      0.365 r
  U9713/Y (AOI22X1MTR)                                   0.071      0.436 f
  U1004/Y (AND4X2MTR)                                    0.170      0.606 f
  U4539/Y (NAND3X2MTR)                                   0.061      0.666 r
  U4001/Y (INVX2MTR)                                     0.051      0.718 f
  U4361/Y (AOI21X2MTR)                                   0.117      0.835 r
  U4831/Y (OAI21X4MTR)                                   0.095      0.930 f
  U2265/Y (CLKNAND2X2MTR)                                0.046      0.976 r
  U4795/Y (NAND2X2MTR)                                   0.047      1.023 f
  U5332/Y (INVX2MTR)                                     0.043      1.066 r
  U4743/Y (CLKNAND2X2MTR)                                0.042      1.107 f
  U7106/Y (OAI2BB1X2MTR)                                 0.045      1.152 r
  U7936/Y (OAI211X4MTR)                                  0.065      1.217 f
  U7049/Y (NOR2X4MTR)                                    0.063      1.280 r
  U15316/Y (NOR2X4MTR)                                   0.048      1.328 f
  U1278/Y (NAND2X4MTR)                                   0.035      1.363 r
  U1561/Y (NAND2X4MTR)                                   0.045      1.408 f
  U5253/Y (OAI2BB2X2MTR)                                 0.069      1.476 r
  U0_BANK_TOP/vACC_0_reg_0__7_/D (DFFRHQX4MTR)           0.000      1.476 r
  data arrival time                                                 1.476

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_0__7_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.123      1.477
  data required time                                                1.477
  --------------------------------------------------------------------------
  data required time                                                1.477
  data arrival time                                                -1.476
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U1026/Y (INVX12MTR)                                    0.031      0.144 r
  U10636/Y (CLKNAND2X16MTR)                              0.044      0.188 f
  U11009/Y (CLKNAND2X16MTR)                              0.039      0.227 r
  U10709/Y (NAND2X12MTR)                                 0.042      0.269 f
  U2141/Y (INVX20MTR)                                    0.047      0.316 r
  U11000/Y (INVX18MTR)                                   0.038      0.354 f
  U521/Y (NOR2X4MTR)                                     0.060      0.414 r
  U15714/Y (INVX4MTR)                                    0.051      0.465 f
  U7304/Y (NOR2X1MTR)                                    0.101      0.566 r
  U15966/Y (XNOR2X1MTR)                                  0.133      0.699 r
  U15964/Y (XNOR2X2MTR)                                  0.136      0.835 r
  U15398/Y (XOR2X2MTR)                                   0.125      0.959 r
  U15397/Y (XOR2X2MTR)                                   0.078      1.037 f
  U976/Y (NOR2X3MTR)                                     0.095      1.132 r
  U2149/Y (OAI21X6MTR)                                   0.078      1.210 f
  U10209/Y (AOI21X8MTR)                                  0.079      1.288 r
  U15795/Y (OAI21X2MTR)                                  0.064      1.352 f
  U11243/Y (XNOR2X2MTR)                                  0.074      1.426 f
  U11242/Y (NOR2X2MTR)                                   0.055      1.481 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_10_/D (DFFRHQX4MTR)
                                                         0.000      1.481 r
  data arrival time                                                 1.481

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_10_/CK (DFFRHQX4MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.118      1.482
  data required time                                                1.482
  --------------------------------------------------------------------------
  data required time                                                1.482
  data arrival time                                                -1.481
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U12245/Y (NAND3X12MTR)                                 0.098      0.249 f
  U8867/Y (INVX3MTR)                                     0.075      0.323 r
  U9959/Y (INVX3MTR)                                     0.056      0.379 f
  U9946/Y (INVX4MTR)                                     0.042      0.421 r
  U8827/Y (NAND2X1MTR)                                   0.058      0.479 f
  U5626/Y (OAI2B11X2MTR)                                 0.049      0.527 r
  U5087/Y (NOR2X2MTR)                                    0.049      0.576 f
  U5548/Y (OAI22X4MTR)                                   0.095      0.671 r
  U2120/Y (NAND2X2MTR)                                   0.079      0.751 f
  U11653/Y (AND2X4MTR)                                   0.093      0.844 f
  U4342/Y (NAND2X2MTR)                                   0.038      0.882 r
  U397/Y (NAND2X4MTR)                                    0.047      0.928 f
  U14204/Y (INVX3MTR)                                    0.043      0.971 r
  U4772/Y (NAND2X6MTR)                                   0.059      1.030 f
  U4755/Y (AOI21X2MTR)                                   0.092      1.122 r
  U2210/Y (XNOR2X1MTR)                                   0.062      1.184 f
  U3715/Y (NOR2X3MTR)                                    0.085      1.269 r
  U5797/Y (NOR2X2MTR)                                    0.041      1.310 f
  U7043/Y (NAND2X2MTR)                                   0.042      1.352 r
  U121/Y (NAND2X2MTR)                                    0.058      1.410 f
  U15661/Y (OAI22X2MTR)                                  0.061      1.471 r
  U0_BANK_TOP/vACC_3_reg_0__5_/D (DFFRHQX4MTR)           0.000      1.471 r
  data arrival time                                                 1.471

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_0__5_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.128      1.472
  data required time                                                1.472
  --------------------------------------------------------------------------
  data required time                                                1.472
  data arrival time                                                -1.471
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U1026/Y (INVX12MTR)                                    0.031      0.144 r
  U10636/Y (CLKNAND2X16MTR)                              0.044      0.188 f
  U11009/Y (CLKNAND2X16MTR)                              0.039      0.227 r
  U10709/Y (NAND2X12MTR)                                 0.042      0.269 f
  U2141/Y (INVX20MTR)                                    0.047      0.316 r
  U11017/Y (INVX18MTR)                                   0.043      0.359 f
  U10536/Y (INVX14MTR)                                   0.037      0.396 r
  U1102/Y (INVX16MTR)                                    0.034      0.430 f
  U926/Y (NOR2X8MTR)                                     0.045      0.475 r
  U1145/Y (INVX3MTR)                                     0.039      0.514 f
  U2474/Y (NOR2X3MTR)                                    0.067      0.581 r
  U422/Y (XNOR2X1MTR)                                    0.093      0.674 r
  U10552/Y (XNOR2X2MTR)                                  0.109      0.783 r
  U11748/Y (CLKNAND2X2MTR)                               0.070      0.853 f
  U2283/Y (INVX1MTR)                                     0.056      0.909 r
  U11718/Y (AOI21X4MTR)                                  0.032      0.941 f
  U11607/Y (OAI21X2MTR)                                  0.111      1.052 r
  U3757/Y (AOI21X4MTR)                                   0.082      1.134 f
  U5320/Y (OAI21X6MTR)                                   0.092      1.226 r
  U11023/Y (AOI21X8MTR)                                  0.067      1.292 f
  U10660/Y (OAI21X2MTR)                                  0.083      1.376 r
  U16746/Y (XNOR2X2MTR)                                  0.050      1.426 f
  U9027/Y (NOR2X2MTR)                                    0.055      1.481 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_8_/D (DFFRHQX4MTR)
                                                         0.000      1.481 r
  data arrival time                                                 1.481

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_8_/CK (DFFRHQX4MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.118      1.482
  data required time                                                1.482
  --------------------------------------------------------------------------
  data required time                                                1.482
  data arrival time                                                -1.481
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U1666/Y (INVX12MTR)                                    0.037      0.174 f
  U1661/Y (NAND3X12MTR)                                  0.045      0.220 r
  U8911/Y (BUFX10MTR)                                    0.080      0.299 r
  U1327/Y (NAND2BX4MTR)                                  0.067      0.366 r
  U696/Y (CLKNAND2X2MTR)                                 0.040      0.406 f
  U4577/Y (NOR2X2MTR)                                    0.055      0.461 r
  U7511/Y (NAND2X2MTR)                                   0.061      0.522 f
  U7506/Y (NAND2X3MTR)                                   0.047      0.568 r
  U7513/Y (NAND2X4MTR)                                   0.059      0.627 f
  U8409/Y (INVX2MTR)                                     0.045      0.672 r
  U893/Y (NAND2X4MTR)                                    0.050      0.722 f
  U643/Y (INVX2MTR)                                      0.038      0.761 r
  U7774/Y (NOR2X2MTR)                                    0.031      0.792 f
  U530/Y (NOR2X4MTR)                                     0.064      0.856 r
  U8370/Y (OAI21X4MTR)                                   0.064      0.921 f
  U9588/Y (AOI21X8MTR)                                   0.101      1.022 r
  U11166/Y (NOR2X3MTR)                                   0.045      1.066 f
  U11347/Y (NOR2X2MTR)                                   0.065      1.131 r
  U1505/Y (XNOR2X2MTR)                                   0.077      1.209 r
  U1504/Y (NAND2X2MTR)                                   0.067      1.276 f
  U5732/Y (INVX2MTR)                                     0.050      1.326 r
  U7057/Y (NOR3X4MTR)                                    0.035      1.361 f
  U6298/Y (OAI21BX2MTR)                                  0.067      1.429 r
  U0_BANK_TOP/vACC_1_reg_1__12_/D (DFFRQX2MTR)           0.000      1.429 r
  data arrival time                                                 1.429

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_1__12_/CK (DFFRQX2MTR)          0.000      1.600 r
  library setup time                                    -0.171      1.429
  data required time                                                1.429
  --------------------------------------------------------------------------
  data required time                                                1.429
  data arrival time                                                -1.429
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U12245/Y (NAND3X12MTR)                                 0.098      0.249 f
  U8867/Y (INVX3MTR)                                     0.075      0.323 r
  U9959/Y (INVX3MTR)                                     0.056      0.379 f
  U9946/Y (INVX4MTR)                                     0.042      0.421 r
  U8827/Y (NAND2X1MTR)                                   0.058      0.479 f
  U5626/Y (OAI2B11X2MTR)                                 0.049      0.527 r
  U5087/Y (NOR2X2MTR)                                    0.049      0.576 f
  U5548/Y (OAI22X4MTR)                                   0.095      0.671 r
  U2120/Y (NAND2X2MTR)                                   0.079      0.751 f
  U11653/Y (AND2X4MTR)                                   0.093      0.844 f
  U4342/Y (NAND2X2MTR)                                   0.038      0.882 r
  U397/Y (NAND2X4MTR)                                    0.047      0.928 f
  U14204/Y (INVX3MTR)                                    0.043      0.971 r
  U4772/Y (NAND2X6MTR)                                   0.059      1.030 f
  U4755/Y (AOI21X2MTR)                                   0.092      1.122 r
  U2210/Y (XNOR2X1MTR)                                   0.062      1.184 f
  U3715/Y (NOR2X3MTR)                                    0.085      1.269 r
  U5797/Y (NOR2X2MTR)                                    0.041      1.310 f
  U7043/Y (NAND2X2MTR)                                   0.042      1.352 r
  U121/Y (NAND2X2MTR)                                    0.058      1.410 f
  U15660/Y (OAI22X2MTR)                                  0.061      1.471 r
  U0_BANK_TOP/vACC_0_reg_0__5_/D (DFFRHQX4MTR)           0.000      1.471 r
  data arrival time                                                 1.471

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_0__5_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.128      1.472
  data required time                                                1.472
  --------------------------------------------------------------------------
  data required time                                                1.472
  data arrival time                                                -1.471
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U1666/Y (INVX12MTR)                                    0.037      0.174 f
  U1661/Y (NAND3X12MTR)                                  0.045      0.220 r
  U11998/Y (INVX10MTR)                                   0.038      0.258 f
  U1620/Y (INVX12MTR)                                    0.036      0.294 r
  U1352/Y (INVX6MTR)                                     0.032      0.326 f
  U10863/Y (AOI22X1MTR)                                  0.080      0.405 r
  U1185/Y (NAND3X2MTR)                                   0.082      0.487 f
  U5586/Y (CLKNAND2X2MTR)                                0.051      0.539 r
  U5546/Y (NAND2X2MTR)                                   0.072      0.611 f
  U10963/Y (NOR2X2MTR)                                   0.093      0.704 r
  U770/Y (OAI21X2MTR)                                    0.077      0.782 f
  U1586/Y (NAND2X2MTR)                                   0.052      0.833 r
  U13138/Y (NAND2X4MTR)                                  0.048      0.881 f
  U13100/Y (NAND2X4MTR)                                  0.042      0.923 r
  U9617/Y (CLKNAND2X4MTR)                                0.065      0.988 f
  U10853/Y (AOI21X2MTR)                                  0.103      1.091 r
  U5599/Y (XNOR2X2MTR)                                   0.082      1.174 r
  U282/Y (OAI22X2MTR)                                    0.088      1.262 f
  U9070/Y (NOR2X4MTR)                                    0.085      1.347 r
  U8913/Y (NAND2X3MTR)                                   0.055      1.401 f
  U3685/Y (NAND2X4MTR)                                   0.048      1.449 r
  U5256/Y (OAI22X2MTR)                                   0.049      1.497 f
  U0_BANK_TOP/vACC_1_reg_3__5_/D (DFFRHQX4MTR)           0.000      1.497 f
  data arrival time                                                 1.497

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_3__5_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.102      1.498
  data required time                                                1.498
  --------------------------------------------------------------------------
  data required time                                                1.498
  data arrival time                                                -1.497
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_6_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/Q (DFFRHQX4MTR)
                                                         0.126      0.126 r
  U16355/Y (INVX1MTR)                                    0.033      0.159 f
  U13074/Y (OR2X1MTR)                                    0.121      0.281 f
  U1879/Y (INVX2MTR)                                     0.084      0.365 r
  U9713/Y (AOI22X1MTR)                                   0.071      0.436 f
  U1004/Y (AND4X2MTR)                                    0.170      0.606 f
  U4539/Y (NAND3X2MTR)                                   0.061      0.666 r
  U4001/Y (INVX2MTR)                                     0.051      0.718 f
  U4361/Y (AOI21X2MTR)                                   0.117      0.835 r
  U4831/Y (OAI21X4MTR)                                   0.095      0.930 f
  U2265/Y (CLKNAND2X2MTR)                                0.046      0.976 r
  U4795/Y (NAND2X2MTR)                                   0.047      1.023 f
  U5332/Y (INVX2MTR)                                     0.043      1.066 r
  U4743/Y (CLKNAND2X2MTR)                                0.042      1.107 f
  U7106/Y (OAI2BB1X2MTR)                                 0.045      1.152 r
  U7936/Y (OAI211X4MTR)                                  0.065      1.217 f
  U7049/Y (NOR2X4MTR)                                    0.063      1.280 r
  U15316/Y (NOR2X4MTR)                                   0.048      1.328 f
  U1278/Y (NAND2X4MTR)                                   0.035      1.363 r
  U1561/Y (NAND2X4MTR)                                   0.045      1.408 f
  U5254/Y (OAI2BB2X2MTR)                                 0.069      1.476 r
  U0_BANK_TOP/vACC_3_reg_0__7_/D (DFFRHQX4MTR)           0.000      1.476 r
  data arrival time                                                 1.476

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_0__7_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.123      1.477
  data required time                                                1.477
  --------------------------------------------------------------------------
  data required time                                                1.477
  data arrival time                                                -1.476
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U1666/Y (INVX12MTR)                                    0.037      0.174 f
  U1661/Y (NAND3X12MTR)                                  0.045      0.220 r
  U11998/Y (INVX10MTR)                                   0.038      0.258 f
  U1620/Y (INVX12MTR)                                    0.036      0.294 r
  U1352/Y (INVX6MTR)                                     0.032      0.326 f
  U10863/Y (AOI22X1MTR)                                  0.080      0.405 r
  U1185/Y (NAND3X2MTR)                                   0.082      0.487 f
  U5586/Y (CLKNAND2X2MTR)                                0.051      0.539 r
  U5546/Y (NAND2X2MTR)                                   0.072      0.611 f
  U10963/Y (NOR2X2MTR)                                   0.093      0.704 r
  U770/Y (OAI21X2MTR)                                    0.077      0.782 f
  U1586/Y (NAND2X2MTR)                                   0.052      0.833 r
  U13138/Y (NAND2X4MTR)                                  0.048      0.881 f
  U13100/Y (NAND2X4MTR)                                  0.042      0.923 r
  U9617/Y (CLKNAND2X4MTR)                                0.065      0.988 f
  U10853/Y (AOI21X2MTR)                                  0.103      1.091 r
  U5599/Y (XNOR2X2MTR)                                   0.082      1.174 r
  U282/Y (OAI22X2MTR)                                    0.088      1.262 f
  U9070/Y (NOR2X4MTR)                                    0.085      1.347 r
  U8913/Y (NAND2X3MTR)                                   0.055      1.401 f
  U3685/Y (NAND2X4MTR)                                   0.048      1.449 r
  U11209/Y (OAI22X2MTR)                                  0.049      1.497 f
  U0_BANK_TOP/vACC_3_reg_3__5_/D (DFFRHQX4MTR)           0.000      1.497 f
  data arrival time                                                 1.497

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_3__5_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.102      1.498
  data required time                                                1.498
  --------------------------------------------------------------------------
  data required time                                                1.498
  data arrival time                                                -1.497
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.135      0.135 r
  U7090/Y (INVX8MTR)                                     0.035      0.169 f
  U1381/Y (INVX6MTR)                                     0.041      0.211 r
  U8740/Y (NOR2X1MTR)                                    0.054      0.264 f
  U9076/Y (INVX1MTR)                                     0.047      0.311 r
  U9089/Y (INVX1MTR)                                     0.062      0.373 f
  U2674/Y (NAND2X1MTR)                                   0.048      0.422 r
  U16397/Y (CLKNAND2X2MTR)                               0.046      0.468 f
  U7637/Y (NOR2X2MTR)                                    0.081      0.549 r
  U8608/Y (NAND2BX4MTR)                                  0.067      0.616 f
  U7517/Y (INVX2MTR)                                     0.046      0.661 r
  U9434/Y (CLKNAND2X2MTR)                                0.062      0.723 f
  U7385/Y (CLKNAND2X2MTR)                                0.048      0.771 r
  U15542/Y (AND2X4MTR)                                   0.094      0.865 r
  U6503/Y (NAND2X4MTR)                                   0.049      0.914 f
  U579/Y (INVX3MTR)                                      0.042      0.956 r
  U1440/Y (NAND2X6MTR)                                   0.052      1.009 f
  U9227/Y (INVX2MTR)                                     0.055      1.064 r
  U10973/Y (OAI21X2MTR)                                  0.060      1.124 f
  U12182/Y (AOI21X2MTR)                                  0.081      1.205 r
  U9223/Y (OAI21X4MTR)                                   0.059      1.265 f
  U268/Y (NOR2X6MTR)                                     0.072      1.337 r
  U15310/Y (NAND2X2MTR)                                  0.060      1.397 f
  U111/Y (CLKNAND2X4MTR)                                 0.049      1.446 r
  U15322/Y (OAI2BB2X2MTR)                                0.055      1.501 f
  U0_BANK_TOP/vACC_0_reg_1__1_/D (DFFRHQX4MTR)           0.000      1.501 f
  data arrival time                                                 1.501

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_1__1_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.098      1.502
  data required time                                                1.502
  --------------------------------------------------------------------------
  data required time                                                1.502
  data arrival time                                                -1.501
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.135      0.135 r
  U7090/Y (INVX8MTR)                                     0.035      0.169 f
  U1381/Y (INVX6MTR)                                     0.041      0.211 r
  U8740/Y (NOR2X1MTR)                                    0.054      0.264 f
  U9076/Y (INVX1MTR)                                     0.047      0.311 r
  U9089/Y (INVX1MTR)                                     0.062      0.373 f
  U2674/Y (NAND2X1MTR)                                   0.048      0.422 r
  U16397/Y (CLKNAND2X2MTR)                               0.046      0.468 f
  U7637/Y (NOR2X2MTR)                                    0.081      0.549 r
  U8608/Y (NAND2BX4MTR)                                  0.067      0.616 f
  U7517/Y (INVX2MTR)                                     0.046      0.661 r
  U9434/Y (CLKNAND2X2MTR)                                0.062      0.723 f
  U7385/Y (CLKNAND2X2MTR)                                0.048      0.771 r
  U15542/Y (AND2X4MTR)                                   0.094      0.865 r
  U6503/Y (NAND2X4MTR)                                   0.049      0.914 f
  U579/Y (INVX3MTR)                                      0.042      0.956 r
  U1440/Y (NAND2X6MTR)                                   0.052      1.009 f
  U9227/Y (INVX2MTR)                                     0.055      1.064 r
  U10973/Y (OAI21X2MTR)                                  0.060      1.124 f
  U12182/Y (AOI21X2MTR)                                  0.081      1.205 r
  U9223/Y (OAI21X4MTR)                                   0.059      1.265 f
  U268/Y (NOR2X6MTR)                                     0.072      1.337 r
  U15310/Y (NAND2X2MTR)                                  0.060      1.397 f
  U111/Y (CLKNAND2X4MTR)                                 0.049      1.446 r
  U14711/Y (OAI2BB2X2MTR)                                0.055      1.501 f
  U0_BANK_TOP/vACC_1_reg_1__1_/D (DFFRHQX4MTR)           0.000      1.501 f
  data arrival time                                                 1.501

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_1__1_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.098      1.502
  data required time                                                1.502
  --------------------------------------------------------------------------
  data required time                                                1.502
  data arrival time                                                -1.501
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U1026/Y (INVX12MTR)                                    0.031      0.144 r
  U10636/Y (CLKNAND2X16MTR)                              0.044      0.188 f
  U15348/Y (CLKNAND2X16MTR)                              0.054      0.242 r
  U1196/Y (BUFX16MTR)                                    0.073      0.315 r
  U6205/Y (INVX8MTR)                                     0.031      0.346 f
  U982/Y (NOR2X4MTR)                                     0.059      0.405 r
  U5591/Y (INVX3MTR)                                     0.052      0.457 f
  U2142/Y (NOR2X3MTR)                                    0.084      0.541 r
  U15800/Y (XNOR2X4MTR)                                  0.104      0.645 r
  U15933/Y (XNOR2X8MTR)                                  0.109      0.753 r
  U16146/Y (XNOR2X8MTR)                                  0.100      0.853 r
  U15991/Y (XNOR2X8MTR)                                  0.089      0.942 f
  U11717/Y (OAI21X3MTR)                                  0.051      0.993 r
  U16182/Y (OAI2BB1X4MTR)                                0.063      1.056 f
  U9176/Y (NOR2X4MTR)                                    0.096      1.152 r
  U9155/Y (OAI21X6MTR)                                   0.067      1.218 f
  U10645/Y (AOI21X8MTR)                                  0.070      1.288 r
  U7496/Y (OAI21BX2MTR)                                  0.066      1.355 f
  U11312/Y (XNOR2X2MTR)                                  0.072      1.426 f
  U14484/Y (NOR2X1MTR)                                   0.054      1.480 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_9_/D (DFFRHQX4MTR)
                                                         0.000      1.480 r
  data arrival time                                                 1.480

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.119      1.481
  data required time                                                1.481
  --------------------------------------------------------------------------
  data required time                                                1.481
  data arrival time                                                -1.480
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.132      0.132 f
  U610/Y (BUFX14MTR)                                     0.088      0.220 f
  U1707/Y (CLKNAND2X16MTR)                               0.046      0.266 r
  U1290/Y (BUFX8MTR)                                     0.070      0.336 r
  U1268/Y (INVX4MTR)                                     0.040      0.375 f
  U11470/Y (AOI22X2MTR)                                  0.064      0.439 r
  U1126/Y (NAND3X2MTR)                                   0.080      0.519 f
  U721/Y (AND2X2MTR)                                     0.120      0.639 f
  U676/Y (NAND2X2MTR)                                    0.071      0.710 r
  U3188/Y (NAND2X1MTR)                                   0.082      0.792 f
  U7278/Y (NAND2BX1MTR)                                  0.134      0.926 f
  U7272/Y (INVX2MTR)                                     0.050      0.976 r
  U5830/Y (CLKNAND2X2MTR)                                0.053      1.029 f
  U11471/Y (OAI211X4MTR)                                 0.125      1.153 r
  U10572/Y (NAND3X12MTR)                                 0.081      1.234 f
  U10571/Y (INVX4MTR)                                    0.051      1.285 r
  U1995/Y (NOR2X2MTR)                                    0.044      1.329 f
  U8590/Y (OAI31X1MTR)                                   0.084      1.413 r
  U0_BANK_TOP/vACC_0_reg_3__16_/D (DFFRQX4MTR)           0.000      1.413 r
  data arrival time                                                 1.413

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_3__16_/CK (DFFRQX4MTR)          0.000      1.600 r
  library setup time                                    -0.186      1.414
  data required time                                                1.414
  --------------------------------------------------------------------------
  data required time                                                1.414
  data arrival time                                                -1.413
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.115      0.115 f
  U1378/Y (INVX8MTR)                                     0.041      0.156 r
  U6954/Y (INVX6MTR)                                     0.039      0.195 f
  U4413/Y (NOR2BX2MTR)                                   0.142      0.337 r
  U13012/Y (AOI22X1MTR)                                  0.132      0.469 f
  U15285/Y (AND2X4MTR)                                   0.104      0.573 f
  U15284/Y (NAND3X4MTR)                                  0.045      0.619 r
  U5545/Y (INVX4MTR)                                     0.036      0.654 f
  U2984/Y (NOR2X2MTR)                                    0.076      0.730 r
  U3409/Y (INVX2MTR)                                     0.048      0.779 f
  U3320/Y (OAI21X2MTR)                                   0.049      0.828 r
  U4342/Y (NAND2X2MTR)                                   0.073      0.901 f
  U397/Y (NAND2X4MTR)                                    0.047      0.948 r
  U14204/Y (INVX3MTR)                                    0.033      0.981 f
  U4772/Y (NAND2X6MTR)                                   0.047      1.028 r
  U3246/Y (NAND2X4MTR)                                   0.042      1.069 f
  U1443/Y (AOI21X2MTR)                                   0.079      1.148 r
  U1442/Y (NAND2X2MTR)                                   0.062      1.210 f
  U11689/Y (AND3X6MTR)                                   0.112      1.322 f
  U18144/Y (OAI222X2MTR)                                 0.113      1.436 r
  U0_BANK_TOP/vACC_3_reg_0__11_/D (DFFRHQX1MTR)          0.000      1.436 r
  data arrival time                                                 1.436

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_0__11_/CK (DFFRHQX1MTR)         0.000      1.600 r
  library setup time                                    -0.164      1.436
  data required time                                                1.436
  --------------------------------------------------------------------------
  data required time                                                1.436
  data arrival time                                                -1.436
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_364_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.112      0.112 r
  U1944/Y (INVX4MTR)                                     0.040      0.152 f
  U2740/Y (NOR2X5MTR)                                    0.075      0.227 r
  U1218/Y (NAND3X8MTR)                                   0.103      0.330 f
  U8896/Y (NAND2X8MTR)                                   0.058      0.387 r
  U1095/Y (BUFX6MTR)                                     0.082      0.469 r
  U550/Y (BUFX5MTR)                                      0.087      0.556 r
  U1851/Y (NAND2X1MTR)                                   0.060      0.616 f
  U17339/Y (CLKNAND2X2MTR)                               0.056      0.673 r
  U17340/Y (OR2X4MTR)                                    0.097      0.770 r
  U577/Y (INVX2MTR)                                      0.036      0.806 f
  U17341/Y (NAND2X4MTR)                                  0.047      0.853 r
  U2276/Y (NOR2X4MTR)                                    0.033      0.886 f
  U2254/Y (NAND2X2MTR)                                   0.054      0.940 r
  U4299/Y (NAND2X4MTR)                                   0.056      0.996 f
  U3262/Y (INVX2MTR)                                     0.042      1.038 r
  U11055/Y (OAI211X4MTR)                                 0.065      1.103 f
  U15454/Y (NOR3X4MTR)                                   0.122      1.225 r
  U6302/Y (NOR2X1MTR)                                    0.075      1.300 f
  U10410/Y (AOI211X4MTR)                                 0.134      1.434 r
  U6840/Y (NOR2X2MTR)                                    0.049      1.483 f
  PIM_result_reg_364_/D (DFFRHQX2MTR)                    0.000      1.483 f
  data arrival time                                                 1.483

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_364_/CK (DFFRHQX2MTR)                   0.000      1.600 r
  library setup time                                    -0.116      1.484
  data required time                                                1.484
  --------------------------------------------------------------------------
  data required time                                                1.484
  data arrival time                                                -1.483
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_492_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.112      0.112 r
  U1944/Y (INVX4MTR)                                     0.040      0.152 f
  U2740/Y (NOR2X5MTR)                                    0.075      0.227 r
  U1218/Y (NAND3X8MTR)                                   0.103      0.330 f
  U8896/Y (NAND2X8MTR)                                   0.058      0.387 r
  U1095/Y (BUFX6MTR)                                     0.082      0.469 r
  U550/Y (BUFX5MTR)                                      0.087      0.556 r
  U1851/Y (NAND2X1MTR)                                   0.060      0.616 f
  U17339/Y (CLKNAND2X2MTR)                               0.056      0.673 r
  U17340/Y (OR2X4MTR)                                    0.097      0.770 r
  U577/Y (INVX2MTR)                                      0.036      0.806 f
  U17341/Y (NAND2X4MTR)                                  0.047      0.853 r
  U2276/Y (NOR2X4MTR)                                    0.033      0.886 f
  U2254/Y (NAND2X2MTR)                                   0.054      0.940 r
  U4299/Y (NAND2X4MTR)                                   0.056      0.996 f
  U3262/Y (INVX2MTR)                                     0.042      1.038 r
  U11055/Y (OAI211X4MTR)                                 0.065      1.103 f
  U15454/Y (NOR3X4MTR)                                   0.122      1.225 r
  U6302/Y (NOR2X1MTR)                                    0.075      1.300 f
  U10410/Y (AOI211X4MTR)                                 0.134      1.434 r
  U17997/Y (NOR2X2MTR)                                   0.049      1.483 f
  PIM_result_reg_492_/D (DFFRHQX2MTR)                    0.000      1.483 f
  data arrival time                                                 1.483

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_492_/CK (DFFRHQX2MTR)                   0.000      1.600 r
  library setup time                                    -0.116      1.484
  data required time                                                1.484
  --------------------------------------------------------------------------
  data required time                                                1.484
  data arrival time                                                -1.483
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_236_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.112      0.112 r
  U1944/Y (INVX4MTR)                                     0.040      0.152 f
  U2740/Y (NOR2X5MTR)                                    0.075      0.227 r
  U1218/Y (NAND3X8MTR)                                   0.103      0.330 f
  U8896/Y (NAND2X8MTR)                                   0.058      0.387 r
  U1095/Y (BUFX6MTR)                                     0.082      0.469 r
  U550/Y (BUFX5MTR)                                      0.087      0.556 r
  U1851/Y (NAND2X1MTR)                                   0.060      0.616 f
  U17339/Y (CLKNAND2X2MTR)                               0.056      0.673 r
  U17340/Y (OR2X4MTR)                                    0.097      0.770 r
  U577/Y (INVX2MTR)                                      0.036      0.806 f
  U17341/Y (NAND2X4MTR)                                  0.047      0.853 r
  U2276/Y (NOR2X4MTR)                                    0.033      0.886 f
  U2254/Y (NAND2X2MTR)                                   0.054      0.940 r
  U4299/Y (NAND2X4MTR)                                   0.056      0.996 f
  U3262/Y (INVX2MTR)                                     0.042      1.038 r
  U11055/Y (OAI211X4MTR)                                 0.065      1.103 f
  U15454/Y (NOR3X4MTR)                                   0.122      1.225 r
  U6302/Y (NOR2X1MTR)                                    0.075      1.300 f
  U10410/Y (AOI211X4MTR)                                 0.134      1.434 r
  U17999/Y (NOR2X2MTR)                                   0.049      1.483 f
  PIM_result_reg_236_/D (DFFRHQX2MTR)                    0.000      1.483 f
  data arrival time                                                 1.483

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_236_/CK (DFFRHQX2MTR)                   0.000      1.600 r
  library setup time                                    -0.116      1.484
  data required time                                                1.484
  --------------------------------------------------------------------------
  data required time                                                1.484
  data arrival time                                                -1.483
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.132      0.132 f
  U610/Y (BUFX14MTR)                                     0.088      0.220 f
  U10031/Y (CLKNAND2X16MTR)                              0.045      0.265 r
  U1337/Y (BUFX16MTR)                                    0.066      0.331 r
  U7568/Y (INVX8MTR)                                     0.027      0.358 f
  U689/Y (NAND2X1MTR)                                    0.028      0.385 r
  U824/Y (OAI2B1X1MTR)                                   0.081      0.466 f
  U11884/Y (OAI21BX4MTR)                                 0.097      0.563 r
  U11808/Y (NAND2X2MTR)                                  0.071      0.634 f
  U3926/Y (INVX2MTR)                                     0.051      0.685 r
  U872/Y (CLKNAND2X4MTR)                                 0.059      0.744 f
  U11569/Y (AOI21X3MTR)                                  0.113      0.856 r
  U11086/Y (OAI2B1X4MTR)                                 0.062      0.918 f
  U11355/Y (INVX3MTR)                                    0.044      0.962 r
  U11260/Y (NAND2X6MTR)                                  0.059      1.021 f
  U8435/Y (INVX3MTR)                                     0.052      1.074 r
  U13360/Y (XNOR2X2MTR)                                  0.096      1.169 r
  U11373/Y (OAI2BB1X4MTR)                                0.118      1.287 r
  U7100/Y (MXI2X4MTR)                                    0.068      1.355 f
  U9082/Y (OAI22X1MTR)                                   0.063      1.418 r
  U0_BANK_TOP/vACC_1_reg_4__0_/D (DFFRQX4MTR)            0.000      1.418 r
  data arrival time                                                 1.418

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_4__0_/CK (DFFRQX4MTR)           0.000      1.600 r
  library setup time                                    -0.182      1.418
  data required time                                                1.418
  --------------------------------------------------------------------------
  data required time                                                1.418
  data arrival time                                                -1.418
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.115      0.115 f
  U1378/Y (INVX8MTR)                                     0.041      0.156 r
  U6954/Y (INVX6MTR)                                     0.039      0.195 f
  U4413/Y (NOR2BX2MTR)                                   0.142      0.337 r
  U13012/Y (AOI22X1MTR)                                  0.132      0.469 f
  U15285/Y (AND2X4MTR)                                   0.104      0.573 f
  U15284/Y (NAND3X4MTR)                                  0.045      0.619 r
  U5545/Y (INVX4MTR)                                     0.036      0.654 f
  U2984/Y (NOR2X2MTR)                                    0.076      0.730 r
  U3409/Y (INVX2MTR)                                     0.048      0.779 f
  U3320/Y (OAI21X2MTR)                                   0.049      0.828 r
  U4342/Y (NAND2X2MTR)                                   0.073      0.901 f
  U397/Y (NAND2X4MTR)                                    0.047      0.948 r
  U14204/Y (INVX3MTR)                                    0.033      0.981 f
  U4772/Y (NAND2X6MTR)                                   0.047      1.028 r
  U3246/Y (NAND2X4MTR)                                   0.042      1.069 f
  U1443/Y (AOI21X2MTR)                                   0.079      1.148 r
  U1442/Y (NAND2X2MTR)                                   0.062      1.210 f
  U11689/Y (AND3X6MTR)                                   0.112      1.322 f
  U18146/Y (OAI222X2MTR)                                 0.113      1.436 r
  U0_BANK_TOP/vACC_0_reg_0__11_/D (DFFRHQX1MTR)          0.000      1.436 r
  data arrival time                                                 1.436

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_0__11_/CK (DFFRHQX1MTR)         0.000      1.600 r
  library setup time                                    -0.164      1.436
  data required time                                                1.436
  --------------------------------------------------------------------------
  data required time                                                1.436
  data arrival time                                                -1.436
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U12245/Y (NAND3X12MTR)                                 0.098      0.249 f
  U12144/Y (INVX20MTR)                                   0.054      0.302 r
  U1723/Y (INVX12MTR)                                    0.031      0.333 f
  U14133/Y (INVX8MTR)                                    0.029      0.362 r
  U208/Y (BUFX8MTR)                                      0.062      0.425 r
  U5165/Y (NAND2X2MTR)                                   0.048      0.473 f
  U3111/Y (NAND2X4MTR)                                   0.039      0.512 r
  U5122/Y (NOR2X4MTR)                                    0.027      0.539 f
  U1174/Y (NAND2X4MTR)                                   0.038      0.578 r
  U1667/Y (NAND2X3MTR)                                   0.043      0.621 f
  U5012/Y (INVX4MTR)                                     0.042      0.663 r
  U4475/Y (NAND2X2MTR)                                   0.054      0.717 f
  U5880/Y (NAND2BX2MTR)                                  0.106      0.823 f
  U3286/Y (NAND2X2MTR)                                   0.049      0.872 r
  U3280/Y (AOI21X4MTR)                                   0.038      0.910 f
  U1668/Y (OA21X2MTR)                                    0.178      1.088 f
  U281/Y (MXI2X2MTR)                                     0.089      1.177 f
  U11398/Y (AOI21X4MTR)                                  0.086      1.263 r
  U10532/Y (OAI2BB1X4MTR)                                0.072      1.336 f
  U9037/Y (INVX2MTR)                                     0.046      1.382 r
  U16282/Y (OA22X2MTR)                                   0.107      1.489 r
  U0_BANK_TOP/vACC_2_reg_3__15_/D (DFFSX2MTR)            0.000      1.489 r
  data arrival time                                                 1.489

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_3__15_/CK (DFFSX2MTR)           0.000      1.600 r
  library setup time                                    -0.110      1.490
  data required time                                                1.490
  --------------------------------------------------------------------------
  data required time                                                1.490
  data arrival time                                                -1.489
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U12245/Y (NAND3X12MTR)                                 0.098      0.249 f
  U12144/Y (INVX20MTR)                                   0.054      0.302 r
  U1723/Y (INVX12MTR)                                    0.031      0.333 f
  U598/Y (INVX8MTR)                                      0.036      0.369 r
  U1291/Y (BUFX8MTR)                                     0.072      0.442 r
  U1888/Y (CLKNAND2X2MTR)                                0.051      0.493 f
  U2643/Y (NAND4X4MTR)                                   0.046      0.538 r
  U918/Y (AND2X4MTR)                                     0.106      0.645 r
  U8724/Y (NOR2X1MTR)                                    0.066      0.710 f
  U3948/Y (NOR2X2MTR)                                    0.108      0.818 r
  U2904/Y (NAND2X2MTR)                                   0.094      0.912 f
  U493/Y (NOR2X2MTR)                                     0.082      0.994 r
  U6441/Y (CLKNAND2X2MTR)                                0.058      1.052 f
  U7162/Y (NAND2X4MTR)                                   0.052      1.104 r
  U1846/Y (NAND2X6MTR)                                   0.065      1.169 f
  U1844/Y (INVX2MTR)                                     0.045      1.214 r
  U1845/Y (INVX2MTR)                                     0.040      1.254 f
  U6377/Y (CLKNAND2X2MTR)                                0.035      1.288 r
  U2202/Y (OAI21X2MTR)                                   0.068      1.357 f
  U9022/Y (OAI22X2MTR)                                   0.061      1.418 r
  U0_BANK_TOP/vACC_0_reg_6__0_/D (DFFRQX2MTR)            0.000      1.418 r
  data arrival time                                                 1.418

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_6__0_/CK (DFFRQX2MTR)           0.000      1.600 r
  library setup time                                    -0.181      1.419
  data required time                                                1.419
  --------------------------------------------------------------------------
  data required time                                                1.419
  data arrival time                                                -1.418
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.142      0.142 r
  U8955/Y (INVX12MTR)                                    0.036      0.178 f
  U1710/Y (NAND3X8MTR)                                   0.053      0.231 r
  U1684/Y (INVX4MTR)                                     0.053      0.285 f
  U1732/Y (INVX4MTR)                                     0.047      0.332 r
  U3144/Y (INVX4MTR)                                     0.044      0.375 f
  U8805/Y (NAND2X2MTR)                                   0.037      0.412 r
  U3053/Y (NAND3X2MTR)                                   0.062      0.475 f
  U8526/Y (OAI2B1X2MTR)                                  0.079      0.553 r
  U899/Y (NAND2X2MTR)                                    0.090      0.643 f
  U5500/Y (NOR2X2MTR)                                    0.127      0.771 r
  U1628/Y (NOR2X3MTR)                                    0.052      0.823 f
  U10745/Y (AOI21X4MTR)                                  0.109      0.932 r
  U5382/Y (INVX2MTR)                                     0.056      0.988 f
  U2301/Y (XNOR2X1MTR)                                   0.108      1.096 f
  U8061/Y (CLKNAND2X2MTR)                                0.045      1.141 r
  U11618/Y (OAI2BB1X2MTR)                                0.046      1.187 f
  U200/Y (OAI2B1X2MTR)                                   0.100      1.287 r
  U6525/Y (OAI2BB2X1MTR)                                 0.086      1.374 f
  U6543/Y (NOR2X1MTR)                                    0.065      1.438 r
  U7868/Y (OAI2BB1X2MTR)                                 0.049      1.487 f
  U0_BANK_TOP/vACC_2_reg_6__4_/D (DFFRHQX2MTR)           0.000      1.487 f
  data arrival time                                                 1.487

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_6__4_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.112      1.488
  data required time                                                1.488
  --------------------------------------------------------------------------
  data required time                                                1.488
  data arrival time                                                -1.487
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U1026/Y (INVX12MTR)                                    0.031      0.144 r
  U10636/Y (CLKNAND2X16MTR)                              0.044      0.188 f
  U11009/Y (CLKNAND2X16MTR)                              0.039      0.227 r
  U10709/Y (NAND2X12MTR)                                 0.042      0.269 f
  U2141/Y (INVX20MTR)                                    0.047      0.316 r
  U10996/Y (INVX20MTR)                                   0.043      0.359 f
  U10462/Y (BUFX14MTR)                                   0.072      0.431 f
  U8476/Y (INVX8MTR)                                     0.027      0.458 r
  U472/Y (NAND2X6MTR)                                    0.045      0.503 f
  U15396/Y (NOR2X4MTR)                                   0.074      0.577 r
  U15853/S (ADDHX4MTR)                                   0.107      0.683 r
  U15922/Y (OR2X2MTR)                                    0.096      0.779 r
  U11202/Y (OAI2BB1X4MTR)                                0.099      0.878 r
  U11181/Y (XNOR2X8MTR)                                  0.065      0.943 f
  U11005/Y (INVX3MTR)                                    0.038      0.981 r
  U382/Y (NAND2X3MTR)                                    0.045      1.026 f
  U15830/Y (AOI21X4MTR)                                  0.092      1.118 r
  U13734/Y (OAI21X6MTR)                                  0.076      1.194 f
  U15762/Y (AOI21X8MTR)                                  0.091      1.285 r
  U11290/Y (OAI21BX2MTR)                                 0.067      1.352 f
  U10381/Y (XNOR2X2MTR)                                  0.073      1.425 f
  U10380/Y (NOR2X2MTR)                                   0.055      1.481 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_9_/D (DFFRHQX4MTR)
                                                         0.000      1.481 r
  data arrival time                                                 1.481

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.118      1.482
  data required time                                                1.482
  --------------------------------------------------------------------------
  data required time                                                1.482
  data arrival time                                                -1.481
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1661/Y (NAND3X12MTR)                                  0.096      0.247 f
  U8911/Y (BUFX10MTR)                                    0.094      0.341 f
  U637/Y (BUFX6MTR)                                      0.071      0.412 f
  U563/Y (CLKOR2X4MTR)                                   0.078      0.489 f
  U1199/Y (OAI2B1X4MTR)                                  0.101      0.590 f
  U924/Y (OAI21X6MTR)                                    0.051      0.641 r
  U1592/Y (NAND2X2MTR)                                   0.069      0.710 f
  U716/Y (OAI21X2MTR)                                    0.103      0.813 r
  U7296/Y (NAND2X4MTR)                                   0.060      0.872 f
  U12465/Y (NAND2X6MTR)                                  0.051      0.924 r
  U12408/Y (NAND2X2MTR)                                  0.054      0.977 f
  U5828/Y (NAND2X4MTR)                                   0.050      1.027 r
  U6420/Y (NAND2X4MTR)                                   0.041      1.068 f
  U7142/Y (NAND2X4MTR)                                   0.041      1.108 r
  U2209/Y (NAND2X4MTR)                                   0.074      1.182 f
  U130/Y (BUFX6MTR)                                      0.103      1.285 f
  U3707/Y (CLKNAND2X2MTR)                                0.044      1.329 r
  U7060/Y (CLKNAND2X2MTR)                                0.046      1.375 f
  U9030/Y (OAI2BB2X2MTR)                                 0.078      1.452 r
  U0_BANK_TOP/vACC_0_reg_2__1_/D (DFFRHQX1MTR)           0.000      1.452 r
  data arrival time                                                 1.452

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_2__1_/CK (DFFRHQX1MTR)          0.000      1.600 r
  library setup time                                    -0.147      1.453
  data required time                                                1.453
  --------------------------------------------------------------------------
  data required time                                                1.453
  data arrival time                                                -1.452
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U1026/Y (INVX12MTR)                                    0.031      0.144 r
  U10636/Y (CLKNAND2X16MTR)                              0.044      0.188 f
  U11009/Y (CLKNAND2X16MTR)                              0.039      0.227 r
  U10709/Y (NAND2X12MTR)                                 0.042      0.269 f
  U2141/Y (INVX20MTR)                                    0.047      0.316 r
  U11000/Y (INVX18MTR)                                   0.038      0.354 f
  U1694/Y (INVX12MTR)                                    0.033      0.387 r
  U1693/Y (INVX12MTR)                                    0.030      0.417 f
  U479/Y (NOR2X8MTR)                                     0.053      0.469 r
  U143/Y (NAND2X2MTR)                                    0.061      0.530 f
  U10582/Y (INVX4MTR)                                    0.052      0.582 r
  U10386/Y (XNOR2X8MTR)                                  0.087      0.669 r
  U10385/Y (XNOR2X8MTR)                                  0.100      0.769 r
  U10384/Y (OAI21X4MTR)                                  0.061      0.830 f
  U10749/Y (OAI2BB1X4MTR)                                0.051      0.882 r
  U10736/Y (XNOR2X2MTR)                                  0.074      0.956 r
  U15846/Y (XNOR2X2MTR)                                  0.122      1.077 r
  U16068/Y (NOR2X2MTR)                                   0.082      1.159 f
  U10393/Y (NOR2X4MTR)                                   0.064      1.223 r
  U16735/Y (NAND2X2MTR)                                  0.057      1.280 f
  U16218/Y (OAI21X2MTR)                                  0.093      1.374 r
  U16738/Y (XNOR2X2MTR)                                  0.050      1.424 f
  U15476/Y (NOR2X2MTR)                                   0.055      1.479 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_10_/D (DFFRHQX4MTR)
                                                         0.000      1.479 r
  data arrival time                                                 1.479

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_10_/CK (DFFRHQX4MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.120      1.480
  data required time                                                1.480
  --------------------------------------------------------------------------
  data required time                                                1.480
  data arrival time                                                -1.479
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U1026/Y (INVX12MTR)                                    0.031      0.144 r
  U10636/Y (CLKNAND2X16MTR)                              0.044      0.188 f
  U11009/Y (CLKNAND2X16MTR)                              0.039      0.227 r
  U10709/Y (NAND2X12MTR)                                 0.042      0.269 f
  U2141/Y (INVX20MTR)                                    0.047      0.316 r
  U11017/Y (INVX18MTR)                                   0.043      0.359 f
  U10668/Y (INVX20MTR)                                   0.041      0.400 r
  U12135/Y (NAND2BX4MTR)                                 0.053      0.453 f
  U795/Y (INVX4MTR)                                      0.056      0.509 r
  U10584/Y (XNOR2X8MTR)                                  0.076      0.585 r
  U10161/Y (XNOR2X8MTR)                                  0.093      0.678 r
  U16108/S (ADDFHX4MTR)                                  0.202      0.879 f
  U15728/Y (OAI21X2MTR)                                  0.085      0.964 r
  U15727/Y (OAI2BB1X2MTR)                                0.083      1.047 f
  U16220/Y (NOR2X3MTR)                                   0.092      1.139 r
  U14263/Y (INVX1MTR)                                    0.057      1.196 f
  U14433/Y (OAI2BB1X1MTR)                                0.117      1.312 f
  U14432/Y (XOR2X1MTR)                                   0.082      1.394 f
  U14431/Y (NOR2X1MTR)                                   0.060      1.454 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_6_/D (DFFRHQX1MTR)
                                                         0.000      1.454 r
  data arrival time                                                 1.454

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_6_/CK (DFFRHQX1MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.145      1.455
  data required time                                                1.455
  --------------------------------------------------------------------------
  data required time                                                1.455
  data arrival time                                                -1.454
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.116      0.116 f
  U9271/Y (NOR2X2MTR)                                    0.050      0.166 r
  U9316/Y (AND2X2MTR)                                    0.112      0.277 r
  U8906/Y (INVX2MTR)                                     0.040      0.317 f
  U5212/Y (INVX4MTR)                                     0.048      0.365 r
  U6909/Y (NOR3X2MTR)                                    0.039      0.404 f
  U2256/Y (NOR2X1MTR)                                    0.055      0.459 r
  U6745/Y (OAI21X2MTR)                                   0.053      0.512 f
  U9323/Y (AOI21X2MTR)                                   0.079      0.591 r
  U9083/Y (CLKNAND2X4MTR)                                0.066      0.657 f
  U1478/Y (NOR2X1MTR)                                    0.112      0.769 r
  U661/Y (NOR2X4MTR)                                     0.049      0.818 f
  U569/Y (AND2X4MTR)                                     0.088      0.906 f
  U3789/Y (NAND2X3MTR)                                   0.043      0.949 r
  U3766/Y (NAND2X6MTR)                                   0.057      1.006 f
  U11112/Y (OAI2BB1X2MTR)                                0.105      1.111 f
  U10809/Y (XNOR2X1MTR)                                  0.073      1.184 f
  U1595/Y (AOI22X2MTR)                                   0.100      1.283 r
  U4245/Y (NAND2X2MTR)                                   0.066      1.349 f
  U9064/Y (OAI22X4MTR)                                   0.084      1.433 r
  U10803/Y (OAI22X2MTR)                                  0.064      1.497 f
  U0_BANK_TOP/vACC_2_reg_2__7_/D (DFFRHQX4MTR)           0.000      1.497 f
  data arrival time                                                 1.497

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_2__7_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.103      1.497
  data required time                                                1.497
  --------------------------------------------------------------------------
  data required time                                                1.497
  data arrival time                                                -1.497
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_3_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_3_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_3_/Q (DFFRHQX1MTR)
                                                         0.164      0.164 f
  U6947/Y (AND2X4MTR)                                    0.107      0.271 f
  U6259/Y (INVX3MTR)                                     0.050      0.321 r
  U13186/Y (OAI22X1MTR)                                  0.065      0.387 f
  U11233/Y (OR2X2MTR)                                    0.108      0.495 f
  U3093/Y (NOR2X2MTR)                                    0.077      0.571 r
  U14696/Y (OAI2BB1X4MTR)                                0.063      0.635 f
  U3995/Y (INVX3MTR)                                     0.047      0.682 r
  U6679/Y (NAND2X2MTR)                                   0.063      0.746 f
  U5968/Y (AOI21X4MTR)                                   0.098      0.844 r
  U1480/Y (OAI21X4MTR)                                   0.068      0.912 f
  U5865/Y (NAND2X4MTR)                                   0.044      0.956 r
  U8582/Y (NAND2X2MTR)                                   0.066      1.022 f
  U1541/Y (CLKNAND2X2MTR)                                0.056      1.078 r
  U6421/Y (AOI21X2MTR)                                   0.051      1.129 f
  U3253/Y (AOI21X2MTR)                                   0.082      1.211 r
  U7956/Y (OAI2B1X4MTR)                                  0.062      1.273 f
  U5289/Y (NAND2X2MTR)                                   0.055      1.328 r
  U7071/Y (NAND3X4MTR)                                   0.056      1.384 f
  U7888/Y (INVX2MTR)                                     0.052      1.436 r
  U11113/Y (OAI22X2MTR)                                  0.046      1.482 f
  U0_BANK_TOP/vACC_1_reg_6__4_/D (DFFRHQX2MTR)           0.000      1.482 f
  data arrival time                                                 1.482

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_6__4_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.117      1.483
  data required time                                                1.483
  --------------------------------------------------------------------------
  data required time                                                1.483
  data arrival time                                                -1.482
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U1666/Y (INVX12MTR)                                    0.037      0.174 f
  U1661/Y (NAND3X12MTR)                                  0.045      0.220 r
  U11998/Y (INVX10MTR)                                   0.038      0.258 f
  U1620/Y (INVX12MTR)                                    0.036      0.294 r
  U1352/Y (INVX6MTR)                                     0.032      0.326 f
  U10863/Y (AOI22X1MTR)                                  0.080      0.405 r
  U1185/Y (NAND3X2MTR)                                   0.082      0.487 f
  U5586/Y (CLKNAND2X2MTR)                                0.051      0.539 r
  U5546/Y (NAND2X2MTR)                                   0.072      0.611 f
  U10963/Y (NOR2X2MTR)                                   0.093      0.704 r
  U770/Y (OAI21X2MTR)                                    0.077      0.782 f
  U1586/Y (NAND2X2MTR)                                   0.052      0.833 r
  U13138/Y (NAND2X4MTR)                                  0.048      0.881 f
  U13100/Y (NAND2X4MTR)                                  0.042      0.923 r
  U9484/Y (NAND2X3MTR)                                   0.059      0.982 f
  U1438/Y (AOI21X2MTR)                                   0.098      1.081 r
  U354/Y (XNOR2X1MTR)                                    0.085      1.166 r
  U3236/Y (NAND2X2MTR)                                   0.070      1.235 f
  U7914/Y (NAND3X2MTR)                                   0.058      1.294 r
  U7903/Y (NAND2X2MTR)                                   0.053      1.347 f
  U7000/Y (NAND2X4MTR)                                   0.043      1.390 r
  U6289/Y (INVX4MTR)                                     0.030      1.420 f
  U16037/Y (OAI22X2MTR)                                  0.049      1.470 r
  U0_BANK_TOP/vACC_1_reg_3__3_/D (DFFRHQX2MTR)           0.000      1.470 r
  data arrival time                                                 1.470

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_3__3_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.130      1.470
  data required time                                                1.470
  --------------------------------------------------------------------------
  data required time                                                1.470
  data arrival time                                                -1.470
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1661/Y (NAND3X12MTR)                                  0.096      0.247 f
  U8911/Y (BUFX10MTR)                                    0.094      0.341 f
  U637/Y (BUFX6MTR)                                      0.071      0.412 f
  U563/Y (CLKOR2X4MTR)                                   0.078      0.489 f
  U1199/Y (OAI2B1X4MTR)                                  0.101      0.590 f
  U924/Y (OAI21X6MTR)                                    0.051      0.641 r
  U1592/Y (NAND2X2MTR)                                   0.069      0.710 f
  U716/Y (OAI21X2MTR)                                    0.103      0.813 r
  U7296/Y (NAND2X4MTR)                                   0.060      0.872 f
  U12465/Y (NAND2X6MTR)                                  0.051      0.924 r
  U12408/Y (NAND2X2MTR)                                  0.054      0.977 f
  U5828/Y (NAND2X4MTR)                                   0.050      1.027 r
  U6420/Y (NAND2X4MTR)                                   0.041      1.068 f
  U7142/Y (NAND2X4MTR)                                   0.041      1.108 r
  U5765/Y (NAND2X4MTR)                                   0.047      1.156 f
  U15349/Y (NAND3X8MTR)                                  0.050      1.206 r
  U2196/Y (INVX2MTR)                                     0.046      1.252 f
  U3209/Y (NOR2X4MTR)                                    0.079      1.331 r
  U17705/Y (NOR2X4MTR)                                   0.045      1.376 f
  U14775/Y (OAI31X1MTR)                                  0.091      1.467 r
  U0_BANK_TOP/vACC_1_reg_2__17_/D (DFFRHQX2MTR)          0.000      1.467 r
  data arrival time                                                 1.467

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_2__17_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.132      1.468
  data required time                                                1.468
  --------------------------------------------------------------------------
  data required time                                                1.468
  data arrival time                                                -1.467
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1661/Y (NAND3X12MTR)                                  0.096      0.247 f
  U8911/Y (BUFX10MTR)                                    0.094      0.341 f
  U637/Y (BUFX6MTR)                                      0.071      0.412 f
  U563/Y (CLKOR2X4MTR)                                   0.078      0.489 f
  U1199/Y (OAI2B1X4MTR)                                  0.101      0.590 f
  U924/Y (OAI21X6MTR)                                    0.051      0.641 r
  U1592/Y (NAND2X2MTR)                                   0.069      0.710 f
  U716/Y (OAI21X2MTR)                                    0.103      0.813 r
  U7296/Y (NAND2X4MTR)                                   0.060      0.872 f
  U12465/Y (NAND2X6MTR)                                  0.051      0.924 r
  U12408/Y (NAND2X2MTR)                                  0.054      0.977 f
  U5828/Y (NAND2X4MTR)                                   0.050      1.027 r
  U6420/Y (NAND2X4MTR)                                   0.041      1.068 f
  U7142/Y (NAND2X4MTR)                                   0.041      1.108 r
  U5765/Y (NAND2X4MTR)                                   0.047      1.156 f
  U15349/Y (NAND3X8MTR)                                  0.050      1.206 r
  U2196/Y (INVX2MTR)                                     0.046      1.252 f
  U3209/Y (NOR2X4MTR)                                    0.079      1.331 r
  U17705/Y (NOR2X4MTR)                                   0.045      1.376 f
  U14773/Y (OAI31X1MTR)                                  0.091      1.467 r
  U0_BANK_TOP/vACC_2_reg_2__17_/D (DFFRHQX2MTR)          0.000      1.467 r
  data arrival time                                                 1.467

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_2__17_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.132      1.468
  data required time                                                1.468
  --------------------------------------------------------------------------
  data required time                                                1.468
  data arrival time                                                -1.467
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_exp_align_reg_6_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/Q (DFFRHQX1MTR)
                                                         0.145      0.145 f
  U16482/Y (INVX1MTR)                                    0.043      0.189 r
  U16483/Y (NOR2X2MTR)                                   0.044      0.232 f
  U7800/Y (INVX2MTR)                                     0.050      0.282 r
  U8861/Y (INVX4MTR)                                     0.043      0.325 f
  U10156/Y (CLKNAND2X2MTR)                               0.038      0.364 r
  U11384/Y (CLKNAND2X2MTR)                               0.041      0.404 f
  U5125/Y (NAND3BX2MTR)                                  0.114      0.518 f
  U8682/Y (OR3X4MTR)                                     0.116      0.633 f
  U6090/Y (NOR2X2MTR)                                    0.057      0.691 r
  U11364/Y (AND2X4MTR)                                   0.111      0.801 r
  U4926/Y (NOR2X4MTR)                                    0.035      0.837 f
  U10925/Y (AOI21X4MTR)                                  0.108      0.945 r
  U10471/Y (OAI2B1X8MTR)                                 0.082      1.027 f
  U4957/Y (XNOR2X1MTR)                                   0.086      1.113 f
  U4978/Y (NAND2X1MTR)                                   0.046      1.159 r
  U147/Y (NAND3X2MTR)                                    0.088      1.247 f
  U1991/Y (NOR2X2MTR)                                    0.124      1.371 r
  U2773/Y (OAI21BX2MTR)                                  0.069      1.441 f
  U0_BANK_TOP/vACC_0_reg_7__8_/D (DFFRX1MTR)             0.000      1.441 f
  data arrival time                                                 1.441

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_7__8_/CK (DFFRX1MTR)            0.000      1.600 r
  library setup time                                    -0.159      1.441
  data required time                                                1.441
  --------------------------------------------------------------------------
  data required time                                                1.441
  data arrival time                                                -1.441
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U1026/Y (INVX12MTR)                                    0.031      0.144 r
  U10636/Y (CLKNAND2X16MTR)                              0.044      0.188 f
  U11009/Y (CLKNAND2X16MTR)                              0.039      0.227 r
  U10709/Y (NAND2X12MTR)                                 0.042      0.269 f
  U2141/Y (INVX20MTR)                                    0.047      0.316 r
  U11000/Y (INVX18MTR)                                   0.038      0.354 f
  U15778/Y (BUFX20MTR)                                   0.070      0.424 f
  U10400/Y (INVX8MTR)                                    0.027      0.451 r
  U11264/Y (NAND2X8MTR)                                  0.042      0.493 f
  U15929/Y (INVX4MTR)                                    0.044      0.537 r
  U15928/Y (XNOR2X8MTR)                                  0.069      0.606 r
  U15733/Y (XNOR2X8MTR)                                  0.102      0.707 r
  U10392/Y (XNOR2X8MTR)                                  0.104      0.811 r
  U10018/Y (XNOR2X8MTR)                                  0.100      0.911 r
  U10014/Y (XNOR2X8MTR)                                  0.100      1.011 r
  U16007/Y (XNOR2X8MTR)                                  0.051      1.062 f
  U4283/Y (NOR2X4MTR)                                    0.090      1.152 r
  U10046/Y (OAI21X6MTR)                                  0.066      1.218 f
  U10607/Y (AOI21X8MTR)                                  0.083      1.301 r
  U10625/Y (OAI21X4MTR)                                  0.057      1.358 f
  U15982/Y (XNOR2X2MTR)                                  0.067      1.426 f
  U15464/Y (NOR2X2MTR)                                   0.055      1.481 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_8_/D (DFFRHQX4MTR)
                                                         0.000      1.481 r
  data arrival time                                                 1.481

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_8_/CK (DFFRHQX4MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.118      1.482
  data required time                                                1.482
  --------------------------------------------------------------------------
  data required time                                                1.482
  data arrival time                                                -1.481
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.116      0.116 f
  U9271/Y (NOR2X2MTR)                                    0.050      0.166 r
  U9316/Y (AND2X2MTR)                                    0.112      0.277 r
  U8906/Y (INVX2MTR)                                     0.040      0.317 f
  U5212/Y (INVX4MTR)                                     0.048      0.365 r
  U6909/Y (NOR3X2MTR)                                    0.039      0.404 f
  U2256/Y (NOR2X1MTR)                                    0.055      0.459 r
  U6745/Y (OAI21X2MTR)                                   0.053      0.512 f
  U9323/Y (AOI21X2MTR)                                   0.079      0.591 r
  U9083/Y (CLKNAND2X4MTR)                                0.066      0.657 f
  U1478/Y (NOR2X1MTR)                                    0.112      0.769 r
  U661/Y (NOR2X4MTR)                                     0.049      0.818 f
  U569/Y (AND2X4MTR)                                     0.088      0.906 f
  U3789/Y (NAND2X3MTR)                                   0.043      0.949 r
  U3766/Y (NAND2X6MTR)                                   0.057      1.006 f
  U6425/Y (AOI21X2MTR)                                   0.090      1.096 r
  U1502/Y (XNOR2X2MTR)                                   0.084      1.180 r
  U7110/Y (OAI2B1X2MTR)                                  0.077      1.257 f
  U7094/Y (AOI21X4MTR)                                   0.077      1.335 r
  U7912/Y (CLKNAND2X2MTR)                                0.065      1.399 f
  U7006/Y (NAND2X4MTR)                                   0.052      1.451 r
  U10575/Y (OAI22X2MTR)                                  0.046      1.496 f
  U0_BANK_TOP/vACC_2_reg_2__2_/D (DFFRHQX4MTR)           0.000      1.496 f
  data arrival time                                                 1.496

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_2__2_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.103      1.497
  data required time                                                1.497
  --------------------------------------------------------------------------
  data required time                                                1.497
  data arrival time                                                -1.496
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1710/Y (NAND3X8MTR)                                   0.112      0.263 f
  U1670/Y (INVX12MTR)                                    0.069      0.332 r
  U1493/Y (BUFX8MTR)                                     0.077      0.409 r
  U1492/Y (CLKNAND2X2MTR)                                0.041      0.449 f
  U11176/Y (OAI2BB1X2MTR)                                0.040      0.489 r
  U11172/Y (INVX2MTR)                                    0.034      0.523 f
  U4556/Y (NAND3X4MTR)                                   0.037      0.560 r
  U1052/Y (NAND2X3MTR)                                   0.055      0.615 f
  U3966/Y (INVX3MTR)                                     0.054      0.669 r
  U6004/Y (NAND2X4MTR)                                   0.051      0.719 f
  U3890/Y (CLKNAND2X2MTR)                                0.039      0.759 r
  U3848/Y (INVX2MTR)                                     0.041      0.800 f
  U5895/Y (NAND2X2MTR)                                   0.045      0.845 r
  U7250/Y (NAND3X4MTR)                                   0.082      0.926 f
  U1429/Y (OAI2BB1X2MTR)                                 0.107      1.034 f
  U10912/Y (AOI21X2MTR)                                  0.072      1.106 r
  U9161/Y (XNOR2X2MTR)                                   0.093      1.199 r
  U15541/Y (OAI2BB2X4MTR)                                0.084      1.283 f
  U15540/Y (AOI2BB1X8MTR)                                0.073      1.356 r
  U7330/Y (NAND2X4MTR)                                   0.049      1.405 f
  U11713/Y (INVX2MTR)                                    0.036      1.441 r
  U15352/Y (OAI22X2MTR)                                  0.045      1.485 f
  U0_BANK_TOP/vACC_0_reg_1__7_/D (DFFRHQX2MTR)           0.000      1.485 f
  data arrival time                                                 1.485

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_1__7_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.114      1.486
  data required time                                                1.486
  --------------------------------------------------------------------------
  data required time                                                1.486
  data arrival time                                                -1.485
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.142      0.142 r
  U9359/Y (NAND2X6MTR)                                   0.064      0.206 f
  U11079/Y (INVX12MTR)                                   0.054      0.260 r
  U8612/Y (NAND2X8MTR)                                   0.048      0.308 f
  U1322/Y (INVX4MTR)                                     0.051      0.359 r
  U16459/Y (CLKNAND2X2MTR)                               0.045      0.404 f
  U11131/Y (OAI2BB1X2MTR)                                0.041      0.444 r
  U1190/Y (AOI21X2MTR)                                   0.030      0.475 f
  U6803/Y (CLKNAND2X2MTR)                                0.046      0.521 r
  U5556/Y (NAND2X2MTR)                                   0.044      0.564 f
  U6048/Y (INVX2MTR)                                     0.065      0.629 r
  U2492/Y (NAND2X3MTR)                                   0.063      0.692 f
  U2410/Y (AOI21X2MTR)                                   0.135      0.827 r
  U3349/Y (OAI21X2MTR)                                   0.120      0.948 f
  U4872/Y (OAI2BB1X2MTR)                                 0.111      1.059 f
  U5321/Y (AOI2B1X2MTR)                                  0.072      1.131 r
  U1625/Y (XNOR2X1MTR)                                   0.085      1.216 r
  U5286/Y (NOR2X2MTR)                                    0.054      1.270 f
  U10682/Y (NOR2X3MTR)                                   0.072      1.342 r
  U10681/Y (NAND2X2MTR)                                  0.058      1.401 f
  U10781/Y (NAND2X4MTR)                                  0.049      1.449 r
  U11157/Y (OAI22X2MTR)                                  0.048      1.497 f
  U0_BANK_TOP/vACC_2_reg_5__5_/D (DFFRHQX4MTR)           0.000      1.497 f
  data arrival time                                                 1.497

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_5__5_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.102      1.498
  data required time                                                1.498
  --------------------------------------------------------------------------
  data required time                                                1.498
  data arrival time                                                -1.497
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_430_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.112      0.112 r
  U1944/Y (INVX4MTR)                                     0.040      0.152 f
  U2740/Y (NOR2X5MTR)                                    0.075      0.227 r
  U1218/Y (NAND3X8MTR)                                   0.103      0.330 f
  U9688/Y (NAND2X8MTR)                                   0.073      0.403 r
  U1882/Y (BUFX6MTR)                                     0.090      0.493 r
  U15257/Y (INVX4MTR)                                    0.041      0.534 f
  U15588/Y (OAI21X2MTR)                                  0.080      0.613 r
  U9469/Y (NOR2X3MTR)                                    0.067      0.680 f
  U9663/Y (NAND2X4MTR)                                   0.056      0.736 r
  U4391/Y (INVX2MTR)                                     0.036      0.772 f
  U8201/Y (CLKNAND2X4MTR)                                0.041      0.813 r
  U8128/Y (NOR2X4MTR)                                    0.035      0.848 f
  U434/Y (CLKNAND2X4MTR)                                 0.042      0.890 r
  U6455/Y (INVX4MTR)                                     0.030      0.920 f
  U17787/Y (NAND2X2MTR)                                  0.078      0.998 r
  U17882/Y (NAND4X4MTR)                                  0.139      1.138 f
  U11059/Y (AOI21X4MTR)                                  0.104      1.242 r
  U10646/Y (OAI2BB1X4MTR)                                0.059      1.301 f
  U10981/Y (AOI211X4MTR)                                 0.138      1.438 r
  U14804/Y (NOR2X1MTR)                                   0.059      1.498 f
  PIM_result_reg_430_/D (DFFRHQX4MTR)                    0.000      1.498 f
  data arrival time                                                 1.498

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_430_/CK (DFFRHQX4MTR)                   0.000      1.600 r
  library setup time                                    -0.102      1.498
  data required time                                                1.498
  --------------------------------------------------------------------------
  data required time                                                1.498
  data arrival time                                                -1.498
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_302_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.112      0.112 r
  U1944/Y (INVX4MTR)                                     0.040      0.152 f
  U2740/Y (NOR2X5MTR)                                    0.075      0.227 r
  U1218/Y (NAND3X8MTR)                                   0.103      0.330 f
  U9688/Y (NAND2X8MTR)                                   0.073      0.403 r
  U1882/Y (BUFX6MTR)                                     0.090      0.493 r
  U15257/Y (INVX4MTR)                                    0.041      0.534 f
  U15588/Y (OAI21X2MTR)                                  0.080      0.613 r
  U9469/Y (NOR2X3MTR)                                    0.067      0.680 f
  U9663/Y (NAND2X4MTR)                                   0.056      0.736 r
  U4391/Y (INVX2MTR)                                     0.036      0.772 f
  U8201/Y (CLKNAND2X4MTR)                                0.041      0.813 r
  U8128/Y (NOR2X4MTR)                                    0.035      0.848 f
  U434/Y (CLKNAND2X4MTR)                                 0.042      0.890 r
  U6455/Y (INVX4MTR)                                     0.030      0.920 f
  U17787/Y (NAND2X2MTR)                                  0.078      0.998 r
  U17882/Y (NAND4X4MTR)                                  0.139      1.138 f
  U11059/Y (AOI21X4MTR)                                  0.104      1.242 r
  U10646/Y (OAI2BB1X4MTR)                                0.059      1.301 f
  U10981/Y (AOI211X4MTR)                                 0.138      1.438 r
  U14807/Y (NOR2X1MTR)                                   0.059      1.498 f
  PIM_result_reg_302_/D (DFFRHQX4MTR)                    0.000      1.498 f
  data arrival time                                                 1.498

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_302_/CK (DFFRHQX4MTR)                   0.000      1.600 r
  library setup time                                    -0.102      1.498
  data required time                                                1.498
  --------------------------------------------------------------------------
  data required time                                                1.498
  data arrival time                                                -1.498
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_174_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.112      0.112 r
  U1944/Y (INVX4MTR)                                     0.040      0.152 f
  U2740/Y (NOR2X5MTR)                                    0.075      0.227 r
  U1218/Y (NAND3X8MTR)                                   0.103      0.330 f
  U9688/Y (NAND2X8MTR)                                   0.073      0.403 r
  U1882/Y (BUFX6MTR)                                     0.090      0.493 r
  U15257/Y (INVX4MTR)                                    0.041      0.534 f
  U15588/Y (OAI21X2MTR)                                  0.080      0.613 r
  U9469/Y (NOR2X3MTR)                                    0.067      0.680 f
  U9663/Y (NAND2X4MTR)                                   0.056      0.736 r
  U4391/Y (INVX2MTR)                                     0.036      0.772 f
  U8201/Y (CLKNAND2X4MTR)                                0.041      0.813 r
  U8128/Y (NOR2X4MTR)                                    0.035      0.848 f
  U434/Y (CLKNAND2X4MTR)                                 0.042      0.890 r
  U6455/Y (INVX4MTR)                                     0.030      0.920 f
  U17787/Y (NAND2X2MTR)                                  0.078      0.998 r
  U17882/Y (NAND4X4MTR)                                  0.139      1.138 f
  U11059/Y (AOI21X4MTR)                                  0.104      1.242 r
  U10646/Y (OAI2BB1X4MTR)                                0.059      1.301 f
  U10981/Y (AOI211X4MTR)                                 0.138      1.438 r
  U14808/Y (NOR2X1MTR)                                   0.059      1.498 f
  PIM_result_reg_174_/D (DFFRHQX4MTR)                    0.000      1.498 f
  data arrival time                                                 1.498

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_174_/CK (DFFRHQX4MTR)                   0.000      1.600 r
  library setup time                                    -0.102      1.498
  data required time                                                1.498
  --------------------------------------------------------------------------
  data required time                                                1.498
  data arrival time                                                -1.498
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_46_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.112      0.112 r
  U1944/Y (INVX4MTR)                                     0.040      0.152 f
  U2740/Y (NOR2X5MTR)                                    0.075      0.227 r
  U1218/Y (NAND3X8MTR)                                   0.103      0.330 f
  U9688/Y (NAND2X8MTR)                                   0.073      0.403 r
  U1882/Y (BUFX6MTR)                                     0.090      0.493 r
  U15257/Y (INVX4MTR)                                    0.041      0.534 f
  U15588/Y (OAI21X2MTR)                                  0.080      0.613 r
  U9469/Y (NOR2X3MTR)                                    0.067      0.680 f
  U9663/Y (NAND2X4MTR)                                   0.056      0.736 r
  U4391/Y (INVX2MTR)                                     0.036      0.772 f
  U8201/Y (CLKNAND2X4MTR)                                0.041      0.813 r
  U8128/Y (NOR2X4MTR)                                    0.035      0.848 f
  U434/Y (CLKNAND2X4MTR)                                 0.042      0.890 r
  U6455/Y (INVX4MTR)                                     0.030      0.920 f
  U17787/Y (NAND2X2MTR)                                  0.078      0.998 r
  U17882/Y (NAND4X4MTR)                                  0.139      1.138 f
  U11059/Y (AOI21X4MTR)                                  0.104      1.242 r
  U10646/Y (OAI2BB1X4MTR)                                0.059      1.301 f
  U10981/Y (AOI211X4MTR)                                 0.138      1.438 r
  U14809/Y (NOR2X1MTR)                                   0.059      1.498 f
  PIM_result_reg_46_/D (DFFRHQX4MTR)                     0.000      1.498 f
  data arrival time                                                 1.498

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_46_/CK (DFFRHQX4MTR)                    0.000      1.600 r
  library setup time                                    -0.102      1.498
  data required time                                                1.498
  --------------------------------------------------------------------------
  data required time                                                1.498
  data arrival time                                                -1.498
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U12245/Y (NAND3X12MTR)                                 0.098      0.249 f
  U8867/Y (INVX3MTR)                                     0.075      0.323 r
  U9959/Y (INVX3MTR)                                     0.056      0.379 f
  U9946/Y (INVX4MTR)                                     0.042      0.421 r
  U8827/Y (NAND2X1MTR)                                   0.058      0.479 f
  U5626/Y (OAI2B11X2MTR)                                 0.049      0.527 r
  U5087/Y (NOR2X2MTR)                                    0.049      0.576 f
  U5548/Y (OAI22X4MTR)                                   0.095      0.671 r
  U2120/Y (NAND2X2MTR)                                   0.079      0.751 f
  U11653/Y (AND2X4MTR)                                   0.093      0.844 f
  U4342/Y (NAND2X2MTR)                                   0.038      0.882 r
  U397/Y (NAND2X4MTR)                                    0.047      0.928 f
  U14204/Y (INVX3MTR)                                    0.043      0.971 r
  U4772/Y (NAND2X6MTR)                                   0.059      1.030 f
  U4755/Y (AOI21X2MTR)                                   0.092      1.122 r
  U2210/Y (XNOR2X1MTR)                                   0.094      1.216 r
  U3715/Y (NOR2X3MTR)                                    0.056      1.272 f
  U5797/Y (NOR2X2MTR)                                    0.062      1.334 r
  U7043/Y (NAND2X2MTR)                                   0.056      1.390 f
  U121/Y (NAND2X2MTR)                                    0.057      1.446 r
  U15642/Y (OAI22X2MTR)                                  0.051      1.498 f
  U0_BANK_TOP/vACC_2_reg_0__5_/D (DFFRHQX4MTR)           0.000      1.498 f
  data arrival time                                                 1.498

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_0__5_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.102      1.498
  data required time                                                1.498
  --------------------------------------------------------------------------
  data required time                                                1.498
  data arrival time                                                -1.498
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U12245/Y (NAND3X12MTR)                                 0.098      0.249 f
  U12144/Y (INVX20MTR)                                   0.054      0.302 r
  U1723/Y (INVX12MTR)                                    0.031      0.333 f
  U14133/Y (INVX8MTR)                                    0.029      0.362 r
  U208/Y (BUFX8MTR)                                      0.062      0.425 r
  U5165/Y (NAND2X2MTR)                                   0.048      0.473 f
  U3111/Y (NAND2X4MTR)                                   0.039      0.512 r
  U5122/Y (NOR2X4MTR)                                    0.027      0.539 f
  U1174/Y (NAND2X4MTR)                                   0.038      0.578 r
  U1667/Y (NAND2X3MTR)                                   0.043      0.621 f
  U5012/Y (INVX4MTR)                                     0.042      0.663 r
  U4475/Y (NAND2X2MTR)                                   0.054      0.717 f
  U5880/Y (NAND2BX2MTR)                                  0.106      0.823 f
  U3286/Y (NAND2X2MTR)                                   0.049      0.872 r
  U3280/Y (AOI21X4MTR)                                   0.038      0.910 f
  U1668/Y (OA21X2MTR)                                    0.178      1.088 f
  U281/Y (MXI2X2MTR)                                     0.089      1.177 f
  U11398/Y (AOI21X4MTR)                                  0.086      1.263 r
  U10532/Y (OAI2BB1X4MTR)                                0.072      1.336 f
  U9037/Y (INVX2MTR)                                     0.046      1.382 r
  U2135/Y (OA22X2MTR)                                    0.107      1.489 r
  U0_BANK_TOP/vACC_0_reg_3__15_/D (DFFSX2MTR)            0.000      1.489 r
  data arrival time                                                 1.489

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_3__15_/CK (DFFSX2MTR)           0.000      1.600 r
  library setup time                                    -0.110      1.490
  data required time                                                1.490
  --------------------------------------------------------------------------
  data required time                                                1.490
  data arrival time                                                -1.489
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U1666/Y (INVX12MTR)                                    0.037      0.174 f
  U1661/Y (NAND3X12MTR)                                  0.045      0.220 r
  U11998/Y (INVX10MTR)                                   0.038      0.258 f
  U1620/Y (INVX12MTR)                                    0.036      0.294 r
  U1352/Y (INVX6MTR)                                     0.032      0.326 f
  U10863/Y (AOI22X1MTR)                                  0.080      0.405 r
  U1185/Y (NAND3X2MTR)                                   0.082      0.487 f
  U5586/Y (CLKNAND2X2MTR)                                0.051      0.539 r
  U5546/Y (NAND2X2MTR)                                   0.072      0.611 f
  U10963/Y (NOR2X2MTR)                                   0.093      0.704 r
  U770/Y (OAI21X2MTR)                                    0.077      0.782 f
  U1586/Y (NAND2X2MTR)                                   0.052      0.833 r
  U13138/Y (NAND2X4MTR)                                  0.048      0.881 f
  U13100/Y (NAND2X4MTR)                                  0.042      0.923 r
  U9617/Y (CLKNAND2X4MTR)                                0.065      0.988 f
  U10853/Y (AOI21X2MTR)                                  0.103      1.091 r
  U5599/Y (XNOR2X2MTR)                                   0.082      1.174 r
  U282/Y (OAI22X2MTR)                                    0.088      1.262 f
  U9070/Y (NOR2X4MTR)                                    0.085      1.347 r
  U8913/Y (NAND2X3MTR)                                   0.055      1.401 f
  U3685/Y (NAND2X4MTR)                                   0.048      1.449 r
  U5255/Y (OAI22X2MTR)                                   0.049      1.497 f
  U0_BANK_TOP/vACC_0_reg_3__5_/D (DFFRHQX4MTR)           0.000      1.497 f
  data arrival time                                                 1.497

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_3__5_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.102      1.498
  data required time                                                1.498
  --------------------------------------------------------------------------
  data required time                                                1.498
  data arrival time                                                -1.497
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U12245/Y (NAND3X12MTR)                                 0.098      0.249 f
  U12144/Y (INVX20MTR)                                   0.054      0.302 r
  U1723/Y (INVX12MTR)                                    0.031      0.333 f
  U598/Y (INVX8MTR)                                      0.036      0.369 r
  U1291/Y (BUFX8MTR)                                     0.072      0.442 r
  U1888/Y (CLKNAND2X2MTR)                                0.051      0.493 f
  U2643/Y (NAND4X4MTR)                                   0.046      0.538 r
  U918/Y (AND2X4MTR)                                     0.106      0.645 r
  U8724/Y (NOR2X1MTR)                                    0.066      0.710 f
  U3948/Y (NOR2X2MTR)                                    0.108      0.818 r
  U2904/Y (NAND2X2MTR)                                   0.094      0.912 f
  U493/Y (NOR2X2MTR)                                     0.082      0.994 r
  U6441/Y (CLKNAND2X2MTR)                                0.058      1.052 f
  U7162/Y (NAND2X4MTR)                                   0.052      1.104 r
  U1846/Y (NAND2X6MTR)                                   0.065      1.169 f
  U1844/Y (INVX2MTR)                                     0.045      1.214 r
  U1845/Y (INVX2MTR)                                     0.040      1.254 f
  U6377/Y (CLKNAND2X2MTR)                                0.035      1.288 r
  U2202/Y (OAI21X2MTR)                                   0.068      1.357 f
  U2198/Y (OAI22X2MTR)                                   0.061      1.418 r
  U0_BANK_TOP/vACC_2_reg_6__0_/D (DFFRQX1MTR)            0.000      1.418 r
  data arrival time                                                 1.418

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_6__0_/CK (DFFRQX1MTR)           0.000      1.600 r
  library setup time                                    -0.181      1.419
  data required time                                                1.419
  --------------------------------------------------------------------------
  data required time                                                1.419
  data arrival time                                                -1.418
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/vecB_reg_103_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/vecB_reg_103_/CK (DFFRQX4MTR)              0.000 #    0.000 r
  U0_BANK_TOP/vecB_reg_103_/Q (DFFRQX4MTR)               0.260      0.260 f
  U11838/Y (NOR2X1MTR)                                   0.068      0.328 r
  U10456/Y (NAND4X2MTR)                                  0.094      0.422 f
  U6733/Y (OAI21X1MTR)                                   0.084      0.506 r
  U848/Y (NOR2X2MTR)                                     0.074      0.580 f
  U10454/Y (AND2X2MTR)                                   0.101      0.681 f
  U6116/Y (CLKOR2X1MTR)                                  0.121      0.802 f
  U8341/Y (CLKNAND2X2MTR)                                0.039      0.841 r
  U16955/Y (XNOR2X2MTR)                                  0.093      0.934 r
  U10450/Y (NOR2BX4MTR)                                  0.111      1.045 r
  U9374/Y (NAND2BX2MTR)                                  0.088      1.133 r
  U17275/Y (CLKNAND2X2MTR)                               0.054      1.187 f
  U150/Y (XOR2X2MTR)                                     0.087      1.274 r
  U16159/Y (NOR4BX2MTR)                                  0.154      1.428 r
  U9190/Y (NOR2X1MTR)                                    0.062      1.490 f
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/D (DFFRHQX8MTR)
                                                         0.000      1.490 f
  data arrival time                                                 1.490

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.109      1.491
  data required time                                                1.491
  --------------------------------------------------------------------------
  data required time                                                1.491
  data arrival time                                                -1.490
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.115      0.115 f
  U1378/Y (INVX8MTR)                                     0.041      0.156 r
  U6954/Y (INVX6MTR)                                     0.039      0.195 f
  U1316/Y (NOR2X2MTR)                                    0.087      0.283 r
  U8450/Y (NAND2BX4MTR)                                  0.082      0.364 f
  U3124/Y (INVX2MTR)                                     0.060      0.425 r
  U4582/Y (AOI2BB1X2MTR)                                 0.114      0.538 r
  U5993/Y (NAND3X4MTR)                                   0.084      0.623 f
  U7944/Y (INVX2MTR)                                     0.045      0.668 r
  U7942/Y (NAND2X2MTR)                                   0.055      0.723 f
  U14281/Y (OAI2BB1X2MTR)                                0.109      0.833 f
  U5358/Y (NAND2X2MTR)                                   0.051      0.884 r
  U8051/Y (NAND2X4MTR)                                   0.045      0.929 f
  U4778/Y (NAND2X4MTR)                                   0.048      0.977 r
  U4267/Y (NAND2X8MTR)                                   0.053      1.031 f
  U7109/Y (NAND2BX4MTR)                                  0.043      1.074 r
  U9557/Y (NAND2X3MTR)                                   0.058      1.131 f
  U3703/Y (NAND3X8MTR)                                   0.064      1.195 r
  U1974/Y (NAND2X4MTR)                                   0.057      1.252 f
  U6307/Y (NAND2X2MTR)                                   0.058      1.310 r
  U6990/Y (NAND3X2MTR)                                   0.065      1.375 f
  U19793/Y (OAI211X2MTR)                                 0.048      1.423 r
  U0_BANK_TOP/vACC_3_reg_0__17_/D (DFFRQX2MTR)           0.000      1.423 r
  data arrival time                                                 1.423

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_0__17_/CK (DFFRQX2MTR)          0.000      1.600 r
  library setup time                                    -0.176      1.424
  data required time                                                1.424
  --------------------------------------------------------------------------
  data required time                                                1.424
  data arrival time                                                -1.423
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U1026/Y (INVX12MTR)                                    0.031      0.144 r
  U10636/Y (CLKNAND2X16MTR)                              0.044      0.188 f
  U11009/Y (CLKNAND2X16MTR)                              0.039      0.227 r
  U10709/Y (NAND2X12MTR)                                 0.042      0.269 f
  U2141/Y (INVX20MTR)                                    0.047      0.316 r
  U10996/Y (INVX20MTR)                                   0.043      0.359 f
  U10462/Y (BUFX14MTR)                                   0.072      0.431 f
  U10997/Y (NOR2X12MTR)                                  0.048      0.479 r
  U743/Y (AND2X6MTR)                                     0.112      0.591 r
  U10632/Y (XNOR2X8MTR)                                  0.083      0.674 r
  U10631/Y (XNOR2X4MTR)                                  0.101      0.775 r
  U10451/Y (OAI21X3MTR)                                  0.068      0.843 f
  U15881/Y (OAI2BB1X4MTR)                                0.060      0.903 r
  U13615/Y (XNOR2X8MTR)                                  0.077      0.980 r
  U13566/Y (XNOR2X8MTR)                                  0.101      1.081 r
  U10995/Y (NAND2X8MTR)                                  0.058      1.139 f
  U15944/Y (AOI21X8MTR)                                  0.091      1.231 r
  U15370/Y (AOI21X8MTR)                                  0.059      1.290 f
  U16222/Y (OAI21X2MTR)                                  0.084      1.374 r
  U16898/Y (XNOR2X2MTR)                                  0.050      1.424 f
  U15725/Y (NOR2X2MTR)                                   0.055      1.479 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_8_/D (DFFRHQX4MTR)
                                                         0.000      1.479 r
  data arrival time                                                 1.479

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_8_/CK (DFFRHQX4MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.120      1.480
  data required time                                                1.480
  --------------------------------------------------------------------------
  data required time                                                1.480
  data arrival time                                                -1.479
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U1666/Y (INVX12MTR)                                    0.037      0.174 f
  U1661/Y (NAND3X12MTR)                                  0.045      0.220 r
  U8911/Y (BUFX10MTR)                                    0.080      0.299 r
  U10459/Y (NAND2BX4MTR)                                 0.067      0.366 r
  U10604/Y (AND2X4MTR)                                   0.087      0.453 r
  U8753/Y (NAND3X2MTR)                                   0.069      0.522 f
  U11750/Y (AOI21X4MTR)                                  0.103      0.625 r
  U1649/Y (BUFX6MTR)                                     0.083      0.708 r
  U819/Y (NAND2X5MTR)                                    0.046      0.754 f
  U11519/Y (AOI21X6MTR)                                  0.094      0.848 r
  U2330/Y (OAI21X6MTR)                                   0.066      0.914 f
  U1342/Y (NAND2X3MTR)                                   0.052      0.966 r
  U11116/Y (NAND2X6MTR)                                  0.056      1.021 f
  U10576/Y (AOI21X2MTR)                                  0.094      1.115 r
  U6399/Y (XNOR2X2MTR)                                   0.093      1.209 r
  U1525/Y (NOR2X4MTR)                                    0.052      1.261 f
  U4244/Y (NAND2BX4MTR)                                  0.091      1.352 f
  U9111/Y (OAI2BB2X4MTR)                                 0.084      1.436 r
  U9045/Y (OAI2BB2X2MTR)                                 0.064      1.500 f
  U0_BANK_TOP/vACC_3_reg_7__6_/D (DFFRHQX4MTR)           0.000      1.500 f
  data arrival time                                                 1.500

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_7__6_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.099      1.501
  data required time                                                1.501
  --------------------------------------------------------------------------
  data required time                                                1.501
  data arrival time                                                -1.500
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U1666/Y (INVX12MTR)                                    0.037      0.174 f
  U1661/Y (NAND3X12MTR)                                  0.045      0.220 r
  U1726/Y (INVX12MTR)                                    0.041      0.260 f
  U9753/Y (INVX6MTR)                                     0.037      0.298 r
  U9752/Y (INVX1MTR)                                     0.044      0.341 f
  U6875/Y (CLKNAND2X2MTR)                                0.037      0.378 r
  U14925/Y (NOR2BX4MTR)                                  0.079      0.457 r
  U560/Y (NAND3BX2MTR)                                   0.082      0.539 f
  U10685/Y (OAI2BB1X4MTR)                                0.110      0.649 f
  U971/Y (INVX3MTR)                                      0.046      0.695 r
  U7036/Y (NAND2X4MTR)                                   0.047      0.742 f
  U7026/Y (INVX4MTR)                                     0.034      0.775 r
  U3914/Y (OAI21X3MTR)                                   0.058      0.834 f
  U3868/Y (INVX2MTR)                                     0.047      0.881 r
  U4316/Y (NAND2X3MTR)                                   0.049      0.930 f
  U9375/Y (INVX3MTR)                                     0.049      0.980 r
  U11262/Y (NAND2X3MTR)                                  0.045      1.024 f
  U9413/Y (AOI21X2MTR)                                   0.079      1.103 r
  U3037/Y (XNOR2X1MTR)                                   0.085      1.188 r
  U5750/Y (NOR2X2MTR)                                    0.057      1.245 f
  U11483/Y (AOI2BB1X4MTR)                                0.073      1.318 r
  U7866/Y (NAND3X4MTR)                                   0.072      1.389 f
  U9396/Y (CLKNAND2X2MTR)                                0.048      1.437 r
  U3196/Y (OAI22X2MTR)                                   0.044      1.481 f
  U0_BANK_TOP/vACC_2_reg_0__1_/D (DFFRHQX2MTR)           0.000      1.481 f
  data arrival time                                                 1.481

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_0__1_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.118      1.482
  data required time                                                1.482
  --------------------------------------------------------------------------
  data required time                                                1.482
  data arrival time                                                -1.481
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 r
  U9975/Y (INVX6MTR)                                     0.041      0.169 f
  U9980/Y (CLKNAND2X2MTR)                                0.064      0.233 r
  U9972/Y (BUFX2MTR)                                     0.101      0.334 r
  U8846/Y (OAI22X2MTR)                                   0.057      0.391 f
  U11973/Y (AOI21X2MTR)                                  0.084      0.475 r
  U13520/Y (NAND3BX4MTR)                                 0.081      0.556 f
  U3568/Y (INVX2MTR)                                     0.063      0.618 r
  U4522/Y (NAND2X2MTR)                                   0.050      0.668 f
  U2463/Y (INVX2MTR)                                     0.051      0.719 r
  U1033/Y (OAI21X2MTR)                                   0.070      0.789 f
  U544/Y (AOI21X4MTR)                                    0.106      0.895 r
  U8139/Y (NOR2X2MTR)                                    0.057      0.952 f
  U7263/Y (NOR2X4MTR)                                    0.067      1.019 r
  U7162/Y (NAND2X4MTR)                                   0.061      1.081 f
  U1846/Y (NAND2X6MTR)                                   0.061      1.141 r
  U242/Y (INVX4MTR)                                      0.047      1.188 f
  U1473/Y (INVX2MTR)                                     0.050      1.238 r
  U7920/Y (CLKNAND2X2MTR)                                0.092      1.330 f
  U11627/Y (OAI21BX2MTR)                                 0.097      1.427 r
  U0_BANK_TOP/vACC_2_reg_6__9_/D (DFFRQX2MTR)            0.000      1.427 r
  data arrival time                                                 1.427

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_6__9_/CK (DFFRQX2MTR)           0.000      1.600 r
  library setup time                                    -0.172      1.428
  data required time                                                1.428
  --------------------------------------------------------------------------
  data required time                                                1.428
  data arrival time                                                -1.427
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_29_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U1156/Y (CLKNAND2X8MTR)                                0.061      0.355 f
  U4581/Y (INVX8MTR)                                     0.046      0.401 r
  U3070/Y (INVX2MTR)                                     0.051      0.452 f
  U3531/Y (BUFX4MTR)                                     0.095      0.547 f
  U3510/Y (AOI22X2MTR)                                   0.088      0.635 r
  U4469/Y (OAI211X4MTR)                                  0.114      0.749 f
  U8285/Y (NOR2X2MTR)                                    0.102      0.851 r
  U17624/Y (NAND4X4MTR)                                  0.096      0.947 f
  U3813/Y (NOR2X2MTR)                                    0.136      1.083 r
  U17633/Y (AOI211X4MTR)                                 0.057      1.140 f
  U8058/Y (NAND3X2MTR)                                   0.063      1.203 r
  U176/Y (INVX2MTR)                                      0.049      1.252 f
  U15755/Y (INVX2MTR)                                    0.050      1.301 r
  U14162/Y (AOI21X2MTR)                                  0.070      1.371 f
  U14406/Y (NOR2X1MTR)                                   0.060      1.431 r
  PIM_result_reg_29_/D (DFFRQX2MTR)                      0.000      1.431 r
  data arrival time                                                 1.431

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_29_/CK (DFFRQX2MTR)                     0.000      1.600 r
  library setup time                                    -0.168      1.432
  data required time                                                1.432
  --------------------------------------------------------------------------
  data required time                                                1.432
  data arrival time                                                -1.431
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_157_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U1156/Y (CLKNAND2X8MTR)                                0.061      0.355 f
  U4581/Y (INVX8MTR)                                     0.046      0.401 r
  U3070/Y (INVX2MTR)                                     0.051      0.452 f
  U3531/Y (BUFX4MTR)                                     0.095      0.547 f
  U3510/Y (AOI22X2MTR)                                   0.088      0.635 r
  U4469/Y (OAI211X4MTR)                                  0.114      0.749 f
  U8285/Y (NOR2X2MTR)                                    0.102      0.851 r
  U17624/Y (NAND4X4MTR)                                  0.096      0.947 f
  U3813/Y (NOR2X2MTR)                                    0.136      1.083 r
  U17633/Y (AOI211X4MTR)                                 0.057      1.140 f
  U8058/Y (NAND3X2MTR)                                   0.063      1.203 r
  U176/Y (INVX2MTR)                                      0.049      1.252 f
  U15755/Y (INVX2MTR)                                    0.050      1.301 r
  U14162/Y (AOI21X2MTR)                                  0.070      1.371 f
  U14405/Y (NOR2X1MTR)                                   0.060      1.431 r
  PIM_result_reg_157_/D (DFFRQX2MTR)                     0.000      1.431 r
  data arrival time                                                 1.431

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_157_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.168      1.432
  data required time                                                1.432
  --------------------------------------------------------------------------
  data required time                                                1.432
  data arrival time                                                -1.431
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_285_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U1156/Y (CLKNAND2X8MTR)                                0.061      0.355 f
  U4581/Y (INVX8MTR)                                     0.046      0.401 r
  U3070/Y (INVX2MTR)                                     0.051      0.452 f
  U3531/Y (BUFX4MTR)                                     0.095      0.547 f
  U3510/Y (AOI22X2MTR)                                   0.088      0.635 r
  U4469/Y (OAI211X4MTR)                                  0.114      0.749 f
  U8285/Y (NOR2X2MTR)                                    0.102      0.851 r
  U17624/Y (NAND4X4MTR)                                  0.096      0.947 f
  U3813/Y (NOR2X2MTR)                                    0.136      1.083 r
  U17633/Y (AOI211X4MTR)                                 0.057      1.140 f
  U8058/Y (NAND3X2MTR)                                   0.063      1.203 r
  U176/Y (INVX2MTR)                                      0.049      1.252 f
  U15755/Y (INVX2MTR)                                    0.050      1.301 r
  U14162/Y (AOI21X2MTR)                                  0.070      1.371 f
  U14404/Y (NOR2X1MTR)                                   0.060      1.431 r
  PIM_result_reg_285_/D (DFFRQX2MTR)                     0.000      1.431 r
  data arrival time                                                 1.431

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_285_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.168      1.432
  data required time                                                1.432
  --------------------------------------------------------------------------
  data required time                                                1.432
  data arrival time                                                -1.431
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_413_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U1156/Y (CLKNAND2X8MTR)                                0.061      0.355 f
  U4581/Y (INVX8MTR)                                     0.046      0.401 r
  U3070/Y (INVX2MTR)                                     0.051      0.452 f
  U3531/Y (BUFX4MTR)                                     0.095      0.547 f
  U3510/Y (AOI22X2MTR)                                   0.088      0.635 r
  U4469/Y (OAI211X4MTR)                                  0.114      0.749 f
  U8285/Y (NOR2X2MTR)                                    0.102      0.851 r
  U17624/Y (NAND4X4MTR)                                  0.096      0.947 f
  U3813/Y (NOR2X2MTR)                                    0.136      1.083 r
  U17633/Y (AOI211X4MTR)                                 0.057      1.140 f
  U8058/Y (NAND3X2MTR)                                   0.063      1.203 r
  U176/Y (INVX2MTR)                                      0.049      1.252 f
  U15755/Y (INVX2MTR)                                    0.050      1.301 r
  U14162/Y (AOI21X2MTR)                                  0.070      1.371 f
  U14403/Y (NOR2X1MTR)                                   0.060      1.431 r
  PIM_result_reg_413_/D (DFFRQX2MTR)                     0.000      1.431 r
  data arrival time                                                 1.431

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_413_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.168      1.432
  data required time                                                1.432
  --------------------------------------------------------------------------
  data required time                                                1.432
  data arrival time                                                -1.431
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U1666/Y (INVX12MTR)                                    0.037      0.174 f
  U1661/Y (NAND3X12MTR)                                  0.045      0.220 r
  U11998/Y (INVX10MTR)                                   0.038      0.258 f
  U1620/Y (INVX12MTR)                                    0.036      0.294 r
  U1352/Y (INVX6MTR)                                     0.032      0.326 f
  U10863/Y (AOI22X1MTR)                                  0.080      0.405 r
  U1185/Y (NAND3X2MTR)                                   0.082      0.487 f
  U5586/Y (CLKNAND2X2MTR)                                0.051      0.539 r
  U5546/Y (NAND2X2MTR)                                   0.072      0.611 f
  U10963/Y (NOR2X2MTR)                                   0.093      0.704 r
  U770/Y (OAI21X2MTR)                                    0.077      0.782 f
  U1586/Y (NAND2X2MTR)                                   0.052      0.833 r
  U13138/Y (NAND2X4MTR)                                  0.048      0.881 f
  U13100/Y (NAND2X4MTR)                                  0.042      0.923 r
  U9617/Y (CLKNAND2X4MTR)                                0.065      0.988 f
  U442/Y (NAND2X4MTR)                                    0.047      1.035 r
  U9734/Y (CLKNAND2X4MTR)                                0.057      1.092 f
  U9701/Y (CLKNAND2X2MTR)                                0.094      1.185 r
  U179/Y (NAND2X2MTR)                                    0.110      1.296 f
  U4713/Y (INVX2MTR)                                     0.061      1.357 r
  U7437/Y (NAND2X1MTR)                                   0.062      1.419 f
  U8228/Y (NAND2X1MTR)                                   0.041      1.459 r
  U0_BANK_TOP/vACC_1_reg_3__14_/D (DFFRHQX1MTR)          0.000      1.459 r
  data arrival time                                                 1.459

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_3__14_/CK (DFFRHQX1MTR)         0.000      1.600 r
  library setup time                                    -0.140      1.460
  data required time                                                1.460
  --------------------------------------------------------------------------
  data required time                                                1.460
  data arrival time                                                -1.459
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.112      0.112 f
  U1389/Y (BUFX8MTR)                                     0.069      0.181 f
  U11975/Y (AND2X2MTR)                                   0.098      0.279 f
  U13002/Y (AOI22X1MTR)                                  0.097      0.376 r
  U11467/Y (NOR3BX4MTR)                                  0.126      0.502 r
  U11466/Y (NAND3BX4MTR)                                 0.087      0.589 f
  U931/Y (NAND3X2MTR)                                    0.067      0.656 r
  U8430/Y (INVX2MTR)                                     0.045      0.702 f
  U11474/Y (OAI21X6MTR)                                  0.066      0.768 r
  U7326/Y (NAND3X2MTR)                                   0.080      0.848 f
  U5350/Y (NAND2X4MTR)                                   0.067      0.915 r
  U531/Y (NAND2X4MTR)                                    0.052      0.967 f
  U5816/Y (NAND2X6MTR)                                   0.059      1.026 r
  U4748/Y (INVX3MTR)                                     0.043      1.068 f
  U297/Y (OAI21X4MTR)                                    0.068      1.136 r
  U7095/Y (XNOR2X2MTR)                                   0.089      1.225 r
  U1418/Y (AOI21X4MTR)                                   0.093      1.317 f
  U6297/Y (NAND2X4MTR)                                   0.047      1.364 r
  U8976/Y (NAND2X4MTR)                                   0.046      1.411 f
  U19189/Y (OAI22X2MTR)                                  0.057      1.467 r
  U0_BANK_TOP/vACC_1_reg_5__2_/D (DFFRHQX4MTR)           0.000      1.467 r
  data arrival time                                                 1.467

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_5__2_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.132      1.468
  data required time                                                1.468
  --------------------------------------------------------------------------
  data required time                                                1.468
  data arrival time                                                -1.467
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U1666/Y (INVX12MTR)                                    0.037      0.174 f
  U1661/Y (NAND3X12MTR)                                  0.045      0.220 r
  U11998/Y (INVX10MTR)                                   0.038      0.258 f
  U1620/Y (INVX12MTR)                                    0.036      0.294 r
  U1352/Y (INVX6MTR)                                     0.032      0.326 f
  U10863/Y (AOI22X1MTR)                                  0.080      0.405 r
  U1185/Y (NAND3X2MTR)                                   0.082      0.487 f
  U5586/Y (CLKNAND2X2MTR)                                0.051      0.539 r
  U5546/Y (NAND2X2MTR)                                   0.072      0.611 f
  U10963/Y (NOR2X2MTR)                                   0.093      0.704 r
  U770/Y (OAI21X2MTR)                                    0.077      0.782 f
  U1586/Y (NAND2X2MTR)                                   0.052      0.833 r
  U13138/Y (NAND2X4MTR)                                  0.048      0.881 f
  U13100/Y (NAND2X4MTR)                                  0.042      0.923 r
  U9484/Y (NAND2X3MTR)                                   0.059      0.982 f
  U1438/Y (AOI21X2MTR)                                   0.098      1.081 r
  U354/Y (XNOR2X1MTR)                                    0.085      1.166 r
  U3236/Y (NAND2X2MTR)                                   0.070      1.235 f
  U7914/Y (NAND3X2MTR)                                   0.058      1.294 r
  U7903/Y (NAND2X2MTR)                                   0.053      1.347 f
  U7000/Y (NAND2X4MTR)                                   0.043      1.390 r
  U6289/Y (INVX4MTR)                                     0.030      1.420 f
  U16054/Y (OAI22X2MTR)                                  0.049      1.470 r
  U0_BANK_TOP/vACC_2_reg_3__3_/D (DFFRHQX2MTR)           0.000      1.470 r
  data arrival time                                                 1.470

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_3__3_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.129      1.471
  data required time                                                1.471
  --------------------------------------------------------------------------
  data required time                                                1.471
  data arrival time                                                -1.470
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U1666/Y (INVX12MTR)                                    0.037      0.174 f
  U1661/Y (NAND3X12MTR)                                  0.045      0.220 r
  U11998/Y (INVX10MTR)                                   0.038      0.258 f
  U1620/Y (INVX12MTR)                                    0.036      0.294 r
  U1352/Y (INVX6MTR)                                     0.032      0.326 f
  U10863/Y (AOI22X1MTR)                                  0.080      0.405 r
  U1185/Y (NAND3X2MTR)                                   0.082      0.487 f
  U5586/Y (CLKNAND2X2MTR)                                0.051      0.539 r
  U5546/Y (NAND2X2MTR)                                   0.072      0.611 f
  U6043/Y (INVX2MTR)                                     0.057      0.667 r
  U6007/Y (NAND2X4MTR)                                   0.050      0.717 f
  U5442/Y (CLKNAND2X2MTR)                                0.042      0.759 r
  U778/Y (NAND2X2MTR)                                    0.047      0.807 f
  U5374/Y (NAND2X2MTR)                                   0.049      0.856 r
  U14104/Y (NAND2X4MTR)                                  0.049      0.905 f
  U13732/Y (NAND2X4MTR)                                  0.046      0.951 r
  U9168/Y (NAND2X2MTR)                                   0.063      1.014 f
  U11530/Y (AOI21X2MTR)                                  0.090      1.103 r
  U4253/Y (XNOR2X1MTR)                                   0.087      1.190 r
  U4727/Y (NOR2X2MTR)                                    0.055      1.245 f
  U1959/Y (NOR2X4MTR)                                    0.070      1.315 r
  U5275/Y (NAND3X4MTR)                                   0.063      1.377 f
  U11665/Y (NAND2X4MTR)                                  0.056      1.434 r
  U11206/Y (OAI22X2MTR)                                  0.048      1.481 f
  U0_BANK_TOP/vACC_2_reg_3__6_/D (DFFRHQX2MTR)           0.000      1.481 f
  data arrival time                                                 1.481

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_3__6_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.118      1.482
  data required time                                                1.482
  --------------------------------------------------------------------------
  data required time                                                1.482
  data arrival time                                                -1.481
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U1026/Y (INVX12MTR)                                    0.031      0.144 r
  U10636/Y (CLKNAND2X16MTR)                              0.044      0.188 f
  U11009/Y (CLKNAND2X16MTR)                              0.039      0.227 r
  U10709/Y (NAND2X12MTR)                                 0.042      0.269 f
  U2141/Y (INVX20MTR)                                    0.047      0.316 r
  U11017/Y (INVX18MTR)                                   0.043      0.359 f
  U10536/Y (INVX14MTR)                                   0.037      0.396 r
  U1102/Y (INVX16MTR)                                    0.034      0.430 f
  U15836/Y (NOR2X8MTR)                                   0.048      0.478 r
  U836/Y (NAND2X2MTR)                                    0.053      0.531 f
  U2455/Y (XNOR2X2MTR)                                   0.109      0.640 r
  U368/Y (XNOR2X2MTR)                                    0.109      0.749 r
  U10135/Y (XNOR2X2MTR)                                  0.105      0.854 r
  U16703/Y (NOR2X2MTR)                                   0.063      0.917 f
  U2249/Y (OAI21X3MTR)                                   0.092      1.009 r
  U2821/Y (INVX2MTR)                                     0.044      1.053 f
  U9163/Y (NAND2X3MTR)                                   0.041      1.095 r
  U10430/Y (NAND2X4MTR)                                  0.046      1.141 f
  U10425/Y (OAI21X6MTR)                                  0.081      1.222 r
  U10645/Y (AOI21X8MTR)                                  0.065      1.287 f
  U11271/Y (OAI21X2MTR)                                  0.083      1.370 r
  U10783/Y (XNOR2X2MTR)                                  0.082      1.452 r
  U1357/Y (NOR2X1MTR)                                    0.050      1.502 f
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_8_/D (DFFRHQX4MTR)
                                                         0.000      1.502 f
  data arrival time                                                 1.502

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_8_/CK (DFFRHQX4MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.097      1.503
  data required time                                                1.503
  --------------------------------------------------------------------------
  data required time                                                1.503
  data arrival time                                                -1.502
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.112      0.112 f
  U1389/Y (BUFX8MTR)                                     0.069      0.181 f
  U1314/Y (NAND2X2MTR)                                   0.057      0.239 r
  U16456/Y (OAI22X1MTR)                                  0.099      0.338 f
  U6198/Y (AOI21X1MTR)                                   0.071      0.409 r
  U5617/Y (CLKAND2X2MTR)                                 0.112      0.521 r
  U5597/Y (AND3X4MTR)                                    0.101      0.622 r
  U4080/Y (INVX2MTR)                                     0.034      0.656 f
  U4979/Y (NOR2X1MTR)                                    0.087      0.743 r
  U11216/Y (NOR2X2MTR)                                   0.049      0.792 f
  U7257/Y (NAND2X2MTR)                                   0.047      0.839 r
  U11234/Y (NAND2X4MTR)                                  0.054      0.893 f
  U9213/Y (NAND2X4MTR)                                   0.052      0.946 r
  U489/Y (NAND2X4MTR)                                    0.064      1.010 f
  U1485/Y (AOI21X4MTR)                                   0.083      1.093 r
  U6369/Y (XNOR2X2MTR)                                   0.080      1.173 r
  U1484/Y (NAND2X3MTR)                                   0.057      1.230 f
  U9093/Y (OAI21X4MTR)                                   0.047      1.277 r
  U9075/Y (NOR2X6MTR)                                    0.051      1.328 f
  U9001/Y (NAND2X2MTR)                                   0.046      1.374 r
  U8979/Y (NAND2X2MTR)                                   0.043      1.417 f
  U10961/Y (OAI22X2MTR)                                  0.053      1.470 r
  U0_BANK_TOP/vACC_1_reg_5__6_/D (DFFRHQX4MTR)           0.000      1.470 r
  data arrival time                                                 1.470

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_5__6_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.129      1.471
  data required time                                                1.471
  --------------------------------------------------------------------------
  data required time                                                1.471
  data arrival time                                                -1.470
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.142      0.142 r
  U9359/Y (NAND2X6MTR)                                   0.064      0.206 f
  U11079/Y (INVX12MTR)                                   0.054      0.260 r
  U8612/Y (NAND2X8MTR)                                   0.048      0.308 f
  U1322/Y (INVX4MTR)                                     0.051      0.359 r
  U16459/Y (CLKNAND2X2MTR)                               0.045      0.404 f
  U11131/Y (OAI2BB1X2MTR)                                0.041      0.444 r
  U1190/Y (AOI21X2MTR)                                   0.030      0.475 f
  U6803/Y (CLKNAND2X2MTR)                                0.046      0.521 r
  U5556/Y (NAND2X2MTR)                                   0.044      0.564 f
  U6048/Y (INVX2MTR)                                     0.065      0.629 r
  U2492/Y (NAND2X3MTR)                                   0.063      0.692 f
  U2410/Y (AOI21X2MTR)                                   0.135      0.827 r
  U3349/Y (OAI21X2MTR)                                   0.120      0.948 f
  U4872/Y (OAI2BB1X2MTR)                                 0.111      1.059 f
  U5321/Y (AOI2B1X2MTR)                                  0.072      1.131 r
  U1625/Y (XNOR2X1MTR)                                   0.085      1.216 r
  U5286/Y (NOR2X2MTR)                                    0.054      1.270 f
  U10682/Y (NOR2X3MTR)                                   0.072      1.342 r
  U10681/Y (NAND2X2MTR)                                  0.058      1.401 f
  U10781/Y (NAND2X4MTR)                                  0.049      1.449 r
  U11159/Y (OAI22X2MTR)                                  0.048      1.497 f
  U0_BANK_TOP/vACC_1_reg_5__5_/D (DFFRHQX4MTR)           0.000      1.497 f
  data arrival time                                                 1.497

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_5__5_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.102      1.498
  data required time                                                1.498
  --------------------------------------------------------------------------
  data required time                                                1.498
  data arrival time                                                -1.497
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.115      0.115 f
  U1378/Y (INVX8MTR)                                     0.041      0.156 r
  U6954/Y (INVX6MTR)                                     0.039      0.195 f
  U1316/Y (NOR2X2MTR)                                    0.087      0.283 r
  U8450/Y (NAND2BX4MTR)                                  0.082      0.364 f
  U3124/Y (INVX2MTR)                                     0.060      0.425 r
  U4582/Y (AOI2BB1X2MTR)                                 0.114      0.538 r
  U5993/Y (NAND3X4MTR)                                   0.084      0.623 f
  U7944/Y (INVX2MTR)                                     0.045      0.668 r
  U7942/Y (NAND2X2MTR)                                   0.055      0.723 f
  U14281/Y (OAI2BB1X2MTR)                                0.109      0.833 f
  U5358/Y (NAND2X2MTR)                                   0.051      0.884 r
  U8051/Y (NAND2X4MTR)                                   0.045      0.929 f
  U4778/Y (NAND2X4MTR)                                   0.048      0.977 r
  U4267/Y (NAND2X8MTR)                                   0.053      1.031 f
  U7109/Y (NAND2BX4MTR)                                  0.043      1.074 r
  U9557/Y (NAND2X3MTR)                                   0.058      1.131 f
  U3703/Y (NAND3X8MTR)                                   0.064      1.195 r
  U4236/Y (INVX4MTR)                                     0.044      1.240 f
  U8424/Y (NOR2X6MTR)                                    0.068      1.307 r
  U129/Y (XNOR2X8MTR)                                    0.087      1.394 r
  U8464/Y (OAI22X1MTR)                                   0.081      1.475 f
  U0_BANK_TOP/vACC_1_reg_0__20_/D (DFFRHQX2MTR)          0.000      1.475 f
  data arrival time                                                 1.475

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_0__20_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.124      1.476
  data required time                                                1.476
  --------------------------------------------------------------------------
  data required time                                                1.476
  data arrival time                                                -1.475
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U1026/Y (INVX12MTR)                                    0.031      0.144 r
  U10636/Y (CLKNAND2X16MTR)                              0.044      0.188 f
  U15348/Y (CLKNAND2X16MTR)                              0.054      0.242 r
  U1196/Y (BUFX16MTR)                                    0.073      0.315 r
  U6205/Y (INVX8MTR)                                     0.031      0.346 f
  U11791/Y (NOR2BX4MTR)                                  0.062      0.408 r
  U469/Y (INVX2MTR)                                      0.055      0.463 f
  U12115/Y (NOR2X1MTR)                                   0.123      0.585 r
  U11109/Y (OAI2BB1X2MTR)                                0.143      0.729 r
  U346/Y (XNOR2X1MTR)                                    0.087      0.816 r
  U11537/Y (XNOR2X2MTR)                                  0.108      0.924 r
  U1679/Y (OAI21X1MTR)                                   0.093      1.017 f
  U16028/Y (OAI2BB1X2MTR)                                0.080      1.097 r
  U9175/Y (NAND2X4MTR)                                   0.063      1.159 f
  U15432/Y (OAI21X6MTR)                                  0.094      1.253 r
  U10209/Y (AOI21X8MTR)                                  0.039      1.292 f
  U11135/Y (OAI21X2MTR)                                  0.084      1.375 r
  U16901/Y (XNOR2X2MTR)                                  0.050      1.425 f
  U15841/Y (NOR2X2MTR)                                   0.055      1.481 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_9_/D (DFFRHQX4MTR)
                                                         0.000      1.481 r
  data arrival time                                                 1.481

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.118      1.482
  data required time                                                1.482
  --------------------------------------------------------------------------
  data required time                                                1.482
  data arrival time                                                -1.481
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 r
  U9975/Y (INVX6MTR)                                     0.041      0.169 f
  U9980/Y (CLKNAND2X2MTR)                                0.064      0.233 r
  U9972/Y (BUFX2MTR)                                     0.101      0.334 r
  U8846/Y (OAI22X2MTR)                                   0.057      0.391 f
  U11973/Y (AOI21X2MTR)                                  0.084      0.475 r
  U13520/Y (NAND3BX4MTR)                                 0.081      0.556 f
  U3568/Y (INVX2MTR)                                     0.063      0.618 r
  U4522/Y (NAND2X2MTR)                                   0.050      0.668 f
  U2463/Y (INVX2MTR)                                     0.051      0.719 r
  U1033/Y (OAI21X2MTR)                                   0.070      0.789 f
  U544/Y (AOI21X4MTR)                                    0.106      0.895 r
  U8139/Y (NOR2X2MTR)                                    0.057      0.952 f
  U7263/Y (NOR2X4MTR)                                    0.067      1.019 r
  U7162/Y (NAND2X4MTR)                                   0.061      1.081 f
  U2223/Y (NAND2X4MTR)                                   0.048      1.129 r
  U1608/Y (NAND3X6MTR)                                   0.090      1.219 f
  U6342/Y (INVX4MTR)                                     0.068      1.287 r
  U1997/Y (NOR2X4MTR)                                    0.037      1.324 f
  U14679/Y (OAI31X1MTR)                                  0.094      1.418 r
  U0_BANK_TOP/vACC_0_reg_6__19_/D (DFFRQX2MTR)           0.000      1.418 r
  data arrival time                                                 1.418

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_6__19_/CK (DFFRQX2MTR)          0.000      1.600 r
  library setup time                                    -0.181      1.419
  data required time                                                1.419
  --------------------------------------------------------------------------
  data required time                                                1.419
  data arrival time                                                -1.418
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 r
  U9975/Y (INVX6MTR)                                     0.041      0.169 f
  U9980/Y (CLKNAND2X2MTR)                                0.064      0.233 r
  U9972/Y (BUFX2MTR)                                     0.101      0.334 r
  U8846/Y (OAI22X2MTR)                                   0.057      0.391 f
  U11973/Y (AOI21X2MTR)                                  0.084      0.475 r
  U13520/Y (NAND3BX4MTR)                                 0.081      0.556 f
  U3568/Y (INVX2MTR)                                     0.063      0.618 r
  U4522/Y (NAND2X2MTR)                                   0.050      0.668 f
  U2463/Y (INVX2MTR)                                     0.051      0.719 r
  U1033/Y (OAI21X2MTR)                                   0.070      0.789 f
  U544/Y (AOI21X4MTR)                                    0.106      0.895 r
  U8139/Y (NOR2X2MTR)                                    0.057      0.952 f
  U7263/Y (NOR2X4MTR)                                    0.067      1.019 r
  U7162/Y (NAND2X4MTR)                                   0.061      1.081 f
  U2223/Y (NAND2X4MTR)                                   0.048      1.129 r
  U1608/Y (NAND3X6MTR)                                   0.090      1.219 f
  U6342/Y (INVX4MTR)                                     0.068      1.287 r
  U1997/Y (NOR2X4MTR)                                    0.037      1.324 f
  U14673/Y (OAI31X1MTR)                                  0.094      1.418 r
  U0_BANK_TOP/vACC_3_reg_6__19_/D (DFFRQX2MTR)           0.000      1.418 r
  data arrival time                                                 1.418

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_6__19_/CK (DFFRQX2MTR)          0.000      1.600 r
  library setup time                                    -0.181      1.419
  data required time                                                1.419
  --------------------------------------------------------------------------
  data required time                                                1.419
  data arrival time                                                -1.418
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 r
  U9975/Y (INVX6MTR)                                     0.041      0.169 f
  U9980/Y (CLKNAND2X2MTR)                                0.064      0.233 r
  U9972/Y (BUFX2MTR)                                     0.101      0.334 r
  U8846/Y (OAI22X2MTR)                                   0.057      0.391 f
  U11973/Y (AOI21X2MTR)                                  0.084      0.475 r
  U13520/Y (NAND3BX4MTR)                                 0.081      0.556 f
  U3568/Y (INVX2MTR)                                     0.063      0.618 r
  U4522/Y (NAND2X2MTR)                                   0.050      0.668 f
  U2463/Y (INVX2MTR)                                     0.051      0.719 r
  U1033/Y (OAI21X2MTR)                                   0.070      0.789 f
  U544/Y (AOI21X4MTR)                                    0.106      0.895 r
  U8139/Y (NOR2X2MTR)                                    0.057      0.952 f
  U7263/Y (NOR2X4MTR)                                    0.067      1.019 r
  U7162/Y (NAND2X4MTR)                                   0.061      1.081 f
  U2223/Y (NAND2X4MTR)                                   0.048      1.129 r
  U1608/Y (NAND3X6MTR)                                   0.090      1.219 f
  U6342/Y (INVX4MTR)                                     0.068      1.287 r
  U1997/Y (NOR2X4MTR)                                    0.037      1.324 f
  U14675/Y (OAI31X1MTR)                                  0.094      1.418 r
  U0_BANK_TOP/vACC_1_reg_6__19_/D (DFFRQX2MTR)           0.000      1.418 r
  data arrival time                                                 1.418

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_6__19_/CK (DFFRQX2MTR)          0.000      1.600 r
  library setup time                                    -0.181      1.419
  data required time                                                1.419
  --------------------------------------------------------------------------
  data required time                                                1.419
  data arrival time                                                -1.418
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 r
  U9975/Y (INVX6MTR)                                     0.041      0.169 f
  U9980/Y (CLKNAND2X2MTR)                                0.064      0.233 r
  U9972/Y (BUFX2MTR)                                     0.101      0.334 r
  U8846/Y (OAI22X2MTR)                                   0.057      0.391 f
  U11973/Y (AOI21X2MTR)                                  0.084      0.475 r
  U13520/Y (NAND3BX4MTR)                                 0.081      0.556 f
  U3568/Y (INVX2MTR)                                     0.063      0.618 r
  U4522/Y (NAND2X2MTR)                                   0.050      0.668 f
  U2463/Y (INVX2MTR)                                     0.051      0.719 r
  U1033/Y (OAI21X2MTR)                                   0.070      0.789 f
  U544/Y (AOI21X4MTR)                                    0.106      0.895 r
  U8139/Y (NOR2X2MTR)                                    0.057      0.952 f
  U7263/Y (NOR2X4MTR)                                    0.067      1.019 r
  U7162/Y (NAND2X4MTR)                                   0.061      1.081 f
  U2223/Y (NAND2X4MTR)                                   0.048      1.129 r
  U1608/Y (NAND3X6MTR)                                   0.090      1.219 f
  U6342/Y (INVX4MTR)                                     0.068      1.287 r
  U1997/Y (NOR2X4MTR)                                    0.037      1.324 f
  U14677/Y (OAI31X1MTR)                                  0.094      1.418 r
  U0_BANK_TOP/vACC_2_reg_6__19_/D (DFFRQX2MTR)           0.000      1.418 r
  data arrival time                                                 1.418

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_6__19_/CK (DFFRQX2MTR)          0.000      1.600 r
  library setup time                                    -0.181      1.419
  data required time                                                1.419
  --------------------------------------------------------------------------
  data required time                                                1.419
  data arrival time                                                -1.418
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.124      0.124 r
  U1378/Y (INVX8MTR)                                     0.036      0.160 f
  U6955/Y (NAND2X4MTR)                                   0.053      0.213 r
  U6931/Y (INVX2MTR)                                     0.055      0.268 f
  U13367/Y (NAND2X1MTR)                                  0.043      0.311 r
  U13366/Y (OAI21X2MTR)                                  0.047      0.358 f
  U13722/Y (NOR3X2MTR)                                   0.114      0.473 r
  U13720/Y (OAI211X2MTR)                                 0.137      0.609 f
  U11572/Y (INVX1MTR)                                    0.059      0.668 r
  U3984/Y (CLKNAND2X2MTR)                                0.059      0.727 f
  U4389/Y (CLKNAND2X2MTR)                                0.041      0.768 r
  U6527/Y (NAND2X2MTR)                                   0.056      0.823 f
  U11954/Y (OAI2BB1X4MTR)                                0.103      0.926 f
  U7214/Y (INVX2MTR)                                     0.055      0.981 r
  U13313/Y (AOI2BB1X1MTR)                                0.102      1.082 r
  U9136/Y (XNOR2X1MTR)                                   0.082      1.165 r
  U16240/Y (AOI22X2MTR)                                  0.062      1.227 f
  U3222/Y (AOI21X2MTR)                                   0.135      1.362 r
  U11625/Y (AOI2BB1X8MTR)                                0.051      1.413 f
  U11195/Y (OAI22X2MTR)                                  0.057      1.470 r
  U0_BANK_TOP/vACC_1_reg_0__6_/D (DFFRHQX4MTR)           0.000      1.470 r
  data arrival time                                                 1.470

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_0__6_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.129      1.471
  data required time                                                1.471
  --------------------------------------------------------------------------
  data required time                                                1.471
  data arrival time                                                -1.470
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 r
  U1363/Y (INVX4MTR)                                     0.042      0.171 f
  U7801/Y (INVX3MTR)                                     0.039      0.210 r
  U1333/Y (NAND2BX4MTR)                                  0.079      0.289 r
  U11450/Y (NAND2BX1MTR)                                 0.069      0.358 r
  U16439/Y (CLKNAND2X2MTR)                               0.042      0.400 f
  U10433/Y (NOR2X2MTR)                                   0.065      0.465 r
  U16440/Y (NAND4X4MTR)                                  0.095      0.561 f
  U3049/Y (INVX1MTR)                                     0.056      0.617 r
  U7904/Y (CLKNAND2X2MTR)                                0.057      0.674 f
  U4965/Y (NOR2X4MTR)                                    0.080      0.754 r
  U642/Y (OAI21X6MTR)                                    0.064      0.818 f
  U11184/Y (AOI21X4MTR)                                  0.093      0.911 r
  U1462/Y (OAI21X8MTR)                                   0.078      0.988 f
  U3791/Y (AOI2B1X2MTR)                                  0.091      1.079 r
  U9232/Y (XNOR2X1MTR)                                   0.081      1.160 r
  U5296/Y (OAI2BB1X2MTR)                                 0.122      1.283 r
  U5755/Y (NOR2X4MTR)                                    0.034      1.316 f
  U1972/Y (NAND2X4MTR)                                   0.036      1.352 r
  U6322/Y (NAND2X2MTR)                                   0.054      1.406 f
  U11102/Y (OAI22X2MTR)                                  0.062      1.468 r
  U0_BANK_TOP/vACC_1_reg_4__3_/D (DFFRHQX2MTR)           0.000      1.468 r
  data arrival time                                                 1.468

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_4__3_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.131      1.469
  data required time                                                1.469
  --------------------------------------------------------------------------
  data required time                                                1.469
  data arrival time                                                -1.468
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_348_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U1237/Y (CLKNAND2X12MTR)                               0.034      0.297 r
  U9688/Y (NAND2X8MTR)                                   0.053      0.350 f
  U1882/Y (BUFX6MTR)                                     0.091      0.441 f
  U820/Y (BUFX8MTR)                                      0.074      0.516 f
  U4063/Y (AOI22X2MTR)                                   0.098      0.613 r
  U4517/Y (OAI211X4MTR)                                  0.093      0.707 f
  U10521/Y (NOR2X2MTR)                                   0.099      0.806 r
  U16138/Y (NAND4X4MTR)                                  0.119      0.926 f
  U16137/Y (NOR2X4MTR)                                   0.092      1.018 r
  U5361/Y (NAND2X4MTR)                                   0.058      1.076 f
  U17908/Y (INVX3MTR)                                    0.040      1.116 r
  U17909/Y (NAND3BX4MTR)                                 0.056      1.172 f
  U17911/Y (NAND4X4MTR)                                  0.068      1.240 r
  U13529/Y (NAND2X2MTR)                                  0.053      1.293 f
  U5288/Y (CLKNAND2X2MTR)                                0.042      1.335 r
  U10509/Y (AOI2BB1X2MTR)                                0.048      1.383 f
  U14580/Y (NOR2X1MTR)                                   0.050      1.433 r
  PIM_result_reg_348_/D (DFFRQX2MTR)                     0.000      1.433 r
  data arrival time                                                 1.433

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_348_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.165      1.435
  data required time                                                1.435
  --------------------------------------------------------------------------
  data required time                                                1.435
  data arrival time                                                -1.433
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_92_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U1237/Y (CLKNAND2X12MTR)                               0.034      0.297 r
  U9688/Y (NAND2X8MTR)                                   0.053      0.350 f
  U1882/Y (BUFX6MTR)                                     0.091      0.441 f
  U820/Y (BUFX8MTR)                                      0.074      0.516 f
  U4063/Y (AOI22X2MTR)                                   0.098      0.613 r
  U4517/Y (OAI211X4MTR)                                  0.093      0.707 f
  U10521/Y (NOR2X2MTR)                                   0.099      0.806 r
  U16138/Y (NAND4X4MTR)                                  0.119      0.926 f
  U16137/Y (NOR2X4MTR)                                   0.092      1.018 r
  U5361/Y (NAND2X4MTR)                                   0.058      1.076 f
  U17908/Y (INVX3MTR)                                    0.040      1.116 r
  U17909/Y (NAND3BX4MTR)                                 0.056      1.172 f
  U17911/Y (NAND4X4MTR)                                  0.068      1.240 r
  U13529/Y (NAND2X2MTR)                                  0.053      1.293 f
  U5288/Y (CLKNAND2X2MTR)                                0.042      1.335 r
  U10509/Y (AOI2BB1X2MTR)                                0.048      1.383 f
  U14582/Y (NOR2X1MTR)                                   0.050      1.433 r
  PIM_result_reg_92_/D (DFFRQX2MTR)                      0.000      1.433 r
  data arrival time                                                 1.433

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_92_/CK (DFFRQX2MTR)                     0.000      1.600 r
  library setup time                                    -0.165      1.435
  data required time                                                1.435
  --------------------------------------------------------------------------
  data required time                                                1.435
  data arrival time                                                -1.433
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_476_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U1237/Y (CLKNAND2X12MTR)                               0.034      0.297 r
  U9688/Y (NAND2X8MTR)                                   0.053      0.350 f
  U1882/Y (BUFX6MTR)                                     0.091      0.441 f
  U820/Y (BUFX8MTR)                                      0.074      0.516 f
  U4063/Y (AOI22X2MTR)                                   0.098      0.613 r
  U4517/Y (OAI211X4MTR)                                  0.093      0.707 f
  U10521/Y (NOR2X2MTR)                                   0.099      0.806 r
  U16138/Y (NAND4X4MTR)                                  0.119      0.926 f
  U16137/Y (NOR2X4MTR)                                   0.092      1.018 r
  U5361/Y (NAND2X4MTR)                                   0.058      1.076 f
  U17908/Y (INVX3MTR)                                    0.040      1.116 r
  U17909/Y (NAND3BX4MTR)                                 0.056      1.172 f
  U17911/Y (NAND4X4MTR)                                  0.068      1.240 r
  U13529/Y (NAND2X2MTR)                                  0.053      1.293 f
  U5288/Y (CLKNAND2X2MTR)                                0.042      1.335 r
  U10509/Y (AOI2BB1X2MTR)                                0.048      1.383 f
  U14579/Y (NOR2X1MTR)                                   0.050      1.433 r
  PIM_result_reg_476_/D (DFFRQX2MTR)                     0.000      1.433 r
  data arrival time                                                 1.433

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_476_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.165      1.435
  data required time                                                1.435
  --------------------------------------------------------------------------
  data required time                                                1.435
  data arrival time                                                -1.433
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_220_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U1237/Y (CLKNAND2X12MTR)                               0.034      0.297 r
  U9688/Y (NAND2X8MTR)                                   0.053      0.350 f
  U1882/Y (BUFX6MTR)                                     0.091      0.441 f
  U820/Y (BUFX8MTR)                                      0.074      0.516 f
  U4063/Y (AOI22X2MTR)                                   0.098      0.613 r
  U4517/Y (OAI211X4MTR)                                  0.093      0.707 f
  U10521/Y (NOR2X2MTR)                                   0.099      0.806 r
  U16138/Y (NAND4X4MTR)                                  0.119      0.926 f
  U16137/Y (NOR2X4MTR)                                   0.092      1.018 r
  U5361/Y (NAND2X4MTR)                                   0.058      1.076 f
  U17908/Y (INVX3MTR)                                    0.040      1.116 r
  U17909/Y (NAND3BX4MTR)                                 0.056      1.172 f
  U17911/Y (NAND4X4MTR)                                  0.068      1.240 r
  U13529/Y (NAND2X2MTR)                                  0.053      1.293 f
  U5288/Y (CLKNAND2X2MTR)                                0.042      1.335 r
  U10509/Y (AOI2BB1X2MTR)                                0.048      1.383 f
  U14581/Y (NOR2X1MTR)                                   0.050      1.433 r
  PIM_result_reg_220_/D (DFFRQX2MTR)                     0.000      1.433 r
  data arrival time                                                 1.433

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_220_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.165      1.435
  data required time                                                1.435
  --------------------------------------------------------------------------
  data required time                                                1.435
  data arrival time                                                -1.433
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U10440/Y (NOR2X8MTR)                                   0.058      0.248 r
  U15327/Y (NAND3X6MTR)                                  0.063      0.311 f
  U16513/Y (OAI2B1X8MTR)                                 0.046      0.358 r
  U1211/Y (INVX8MTR)                                     0.038      0.396 f
  U1152/Y (BUFX8MTR)                                     0.071      0.467 f
  U4088/Y (INVX4MTR)                                     0.048      0.515 r
  U16557/Y (CLKNAND2X2MTR)                               0.046      0.561 f
  U11673/Y (OAI211X2MTR)                                 0.071      0.632 r
  U2481/Y (INVX2MTR)                                     0.052      0.684 f
  U15558/Y (INVX2MTR)                                    0.072      0.755 r
  U16570/Y (NOR2X2MTR)                                   0.052      0.808 f
  U438/Y (NAND2X2MTR)                                    0.076      0.883 r
  U7274/Y (NAND2X2MTR)                                   0.063      0.947 f
  U6944/Y (NOR2X1MTR)                                    0.094      1.040 r
  U17886/Y (NAND4BX4MTR)                                 0.122      1.162 f
  U3254/Y (AOI21X2MTR)                                   0.104      1.266 r
  U14243/Y (AOI2BB2X2MTR)                                0.153      1.419 r
  U14803/Y (NOR2X1MTR)                                   0.056      1.474 f
  PIM_result_reg_13_/D (DFFRHQX1MTR)                     0.000      1.474 f
  data arrival time                                                 1.474

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_13_/CK (DFFRHQX1MTR)                    0.000      1.600 r
  library setup time                                    -0.124      1.476
  data required time                                                1.476
  --------------------------------------------------------------------------
  data required time                                                1.476
  data arrival time                                                -1.474
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_141_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U10440/Y (NOR2X8MTR)                                   0.058      0.248 r
  U15327/Y (NAND3X6MTR)                                  0.063      0.311 f
  U16513/Y (OAI2B1X8MTR)                                 0.046      0.358 r
  U1211/Y (INVX8MTR)                                     0.038      0.396 f
  U1152/Y (BUFX8MTR)                                     0.071      0.467 f
  U4088/Y (INVX4MTR)                                     0.048      0.515 r
  U16557/Y (CLKNAND2X2MTR)                               0.046      0.561 f
  U11673/Y (OAI211X2MTR)                                 0.071      0.632 r
  U2481/Y (INVX2MTR)                                     0.052      0.684 f
  U15558/Y (INVX2MTR)                                    0.072      0.755 r
  U16570/Y (NOR2X2MTR)                                   0.052      0.808 f
  U438/Y (NAND2X2MTR)                                    0.076      0.883 r
  U7274/Y (NAND2X2MTR)                                   0.063      0.947 f
  U6944/Y (NOR2X1MTR)                                    0.094      1.040 r
  U17886/Y (NAND4BX4MTR)                                 0.122      1.162 f
  U3254/Y (AOI21X2MTR)                                   0.104      1.266 r
  U14243/Y (AOI2BB2X2MTR)                                0.153      1.419 r
  U14802/Y (NOR2X1MTR)                                   0.056      1.474 f
  PIM_result_reg_141_/D (DFFRHQX1MTR)                    0.000      1.474 f
  data arrival time                                                 1.474

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_141_/CK (DFFRHQX1MTR)                   0.000      1.600 r
  library setup time                                    -0.124      1.476
  data required time                                                1.476
  --------------------------------------------------------------------------
  data required time                                                1.476
  data arrival time                                                -1.474
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_269_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U10440/Y (NOR2X8MTR)                                   0.058      0.248 r
  U15327/Y (NAND3X6MTR)                                  0.063      0.311 f
  U16513/Y (OAI2B1X8MTR)                                 0.046      0.358 r
  U1211/Y (INVX8MTR)                                     0.038      0.396 f
  U1152/Y (BUFX8MTR)                                     0.071      0.467 f
  U4088/Y (INVX4MTR)                                     0.048      0.515 r
  U16557/Y (CLKNAND2X2MTR)                               0.046      0.561 f
  U11673/Y (OAI211X2MTR)                                 0.071      0.632 r
  U2481/Y (INVX2MTR)                                     0.052      0.684 f
  U15558/Y (INVX2MTR)                                    0.072      0.755 r
  U16570/Y (NOR2X2MTR)                                   0.052      0.808 f
  U438/Y (NAND2X2MTR)                                    0.076      0.883 r
  U7274/Y (NAND2X2MTR)                                   0.063      0.947 f
  U6944/Y (NOR2X1MTR)                                    0.094      1.040 r
  U17886/Y (NAND4BX4MTR)                                 0.122      1.162 f
  U3254/Y (AOI21X2MTR)                                   0.104      1.266 r
  U14243/Y (AOI2BB2X2MTR)                                0.153      1.419 r
  U14801/Y (NOR2X1MTR)                                   0.056      1.474 f
  PIM_result_reg_269_/D (DFFRHQX1MTR)                    0.000      1.474 f
  data arrival time                                                 1.474

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_269_/CK (DFFRHQX1MTR)                   0.000      1.600 r
  library setup time                                    -0.124      1.476
  data required time                                                1.476
  --------------------------------------------------------------------------
  data required time                                                1.476
  data arrival time                                                -1.474
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_397_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U10440/Y (NOR2X8MTR)                                   0.058      0.248 r
  U15327/Y (NAND3X6MTR)                                  0.063      0.311 f
  U16513/Y (OAI2B1X8MTR)                                 0.046      0.358 r
  U1211/Y (INVX8MTR)                                     0.038      0.396 f
  U1152/Y (BUFX8MTR)                                     0.071      0.467 f
  U4088/Y (INVX4MTR)                                     0.048      0.515 r
  U16557/Y (CLKNAND2X2MTR)                               0.046      0.561 f
  U11673/Y (OAI211X2MTR)                                 0.071      0.632 r
  U2481/Y (INVX2MTR)                                     0.052      0.684 f
  U15558/Y (INVX2MTR)                                    0.072      0.755 r
  U16570/Y (NOR2X2MTR)                                   0.052      0.808 f
  U438/Y (NAND2X2MTR)                                    0.076      0.883 r
  U7274/Y (NAND2X2MTR)                                   0.063      0.947 f
  U6944/Y (NOR2X1MTR)                                    0.094      1.040 r
  U17886/Y (NAND4BX4MTR)                                 0.122      1.162 f
  U3254/Y (AOI21X2MTR)                                   0.104      1.266 r
  U14243/Y (AOI2BB2X2MTR)                                0.153      1.419 r
  U14800/Y (NOR2X1MTR)                                   0.056      1.474 f
  PIM_result_reg_397_/D (DFFRHQX1MTR)                    0.000      1.474 f
  data arrival time                                                 1.474

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_397_/CK (DFFRHQX1MTR)                   0.000      1.600 r
  library setup time                                    -0.124      1.476
  data required time                                                1.476
  --------------------------------------------------------------------------
  data required time                                                1.476
  data arrival time                                                -1.474
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.142      0.142 r
  U9359/Y (NAND2X6MTR)                                   0.064      0.206 f
  U11079/Y (INVX12MTR)                                   0.054      0.260 r
  U8612/Y (NAND2X8MTR)                                   0.048      0.308 f
  U1322/Y (INVX4MTR)                                     0.051      0.359 r
  U16459/Y (CLKNAND2X2MTR)                               0.045      0.404 f
  U11131/Y (OAI2BB1X2MTR)                                0.041      0.444 r
  U1190/Y (AOI21X2MTR)                                   0.030      0.475 f
  U6803/Y (CLKNAND2X2MTR)                                0.046      0.521 r
  U5556/Y (NAND2X2MTR)                                   0.044      0.564 f
  U6048/Y (INVX2MTR)                                     0.065      0.629 r
  U2492/Y (NAND2X3MTR)                                   0.063      0.692 f
  U2410/Y (AOI21X2MTR)                                   0.135      0.827 r
  U3349/Y (OAI21X2MTR)                                   0.120      0.948 f
  U4872/Y (OAI2BB1X2MTR)                                 0.111      1.059 f
  U5321/Y (AOI2B1X2MTR)                                  0.072      1.131 r
  U1625/Y (XNOR2X1MTR)                                   0.085      1.216 r
  U5286/Y (NOR2X2MTR)                                    0.054      1.270 f
  U10682/Y (NOR2X3MTR)                                   0.072      1.342 r
  U10681/Y (NAND2X2MTR)                                  0.058      1.401 f
  U10781/Y (NAND2X4MTR)                                  0.049      1.449 r
  U11139/Y (OAI22X2MTR)                                  0.048      1.497 f
  U0_BANK_TOP/vACC_0_reg_5__5_/D (DFFRHQX4MTR)           0.000      1.497 f
  data arrival time                                                 1.497

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_5__5_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.102      1.498
  data required time                                                1.498
  --------------------------------------------------------------------------
  data required time                                                1.498
  data arrival time                                                -1.497
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.116      0.116 f
  U9317/Y (INVX3MTR)                                     0.040      0.156 r
  U1221/Y (CLKNAND2X2MTR)                                0.052      0.207 f
  U5689/Y (INVX2MTR)                                     0.080      0.288 r
  U10774/Y (CLKNAND2X2MTR)                               0.052      0.340 f
  U1110/Y (NOR2BX2MTR)                                   0.088      0.428 f
  U6862/Y (OAI211X2MTR)                                  0.085      0.514 r
  U7640/Y (INVX2MTR)                                     0.047      0.560 f
  U3063/Y (NAND2X3MTR)                                   0.055      0.615 r
  U6737/Y (INVX3MTR)                                     0.045      0.660 f
  U8350/Y (NOR2X6MTR)                                    0.076      0.736 r
  U1491/Y (OAI21X4MTR)                                   0.071      0.807 f
  U10557/Y (AOI21X6MTR)                                  0.081      0.888 r
  U10798/Y (OAI21X6MTR)                                  0.064      0.953 f
  U1577/Y (BUFX10MTR)                                    0.083      1.035 f
  U10799/Y (AOI21X4MTR)                                  0.066      1.101 r
  U5820/Y (XNOR2X2MTR)                                   0.076      1.177 r
  U325/Y (NAND2X2MTR)                                    0.060      1.237 f
  U1639/Y (NAND3X2MTR)                                   0.056      1.293 r
  U1638/Y (NAND2X2MTR)                                   0.047      1.339 f
  U1388/Y (NAND2X2MTR)                                   0.050      1.390 r
  U11394/Y (INVX4MTR)                                    0.032      1.421 f
  U8998/Y (OAI22X2MTR)                                   0.049      1.471 r
  U0_BANK_TOP/vACC_1_reg_2__4_/D (DFFRHQX4MTR)           0.000      1.471 r
  data arrival time                                                 1.471

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_2__4_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.128      1.472
  data required time                                                1.472
  --------------------------------------------------------------------------
  data required time                                                1.472
  data arrival time                                                -1.471
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 r
  U1363/Y (INVX4MTR)                                     0.042      0.171 f
  U7801/Y (INVX3MTR)                                     0.039      0.210 r
  U1333/Y (NAND2BX4MTR)                                  0.079      0.289 r
  U11450/Y (NAND2BX1MTR)                                 0.069      0.358 r
  U16439/Y (CLKNAND2X2MTR)                               0.042      0.400 f
  U10433/Y (NOR2X2MTR)                                   0.065      0.465 r
  U16440/Y (NAND4X4MTR)                                  0.095      0.561 f
  U3049/Y (INVX1MTR)                                     0.056      0.617 r
  U7904/Y (CLKNAND2X2MTR)                                0.057      0.674 f
  U4965/Y (NOR2X4MTR)                                    0.080      0.754 r
  U642/Y (OAI21X6MTR)                                    0.064      0.818 f
  U11184/Y (AOI21X4MTR)                                  0.093      0.911 r
  U1462/Y (OAI21X8MTR)                                   0.078      0.988 f
  U3791/Y (AOI2B1X2MTR)                                  0.091      1.079 r
  U9232/Y (XNOR2X1MTR)                                   0.081      1.160 r
  U5296/Y (OAI2BB1X2MTR)                                 0.122      1.283 r
  U5755/Y (NOR2X4MTR)                                    0.034      1.316 f
  U4717/Y (INVX2MTR)                                     0.034      1.351 r
  U85/Y (INVX2MTR)                                       0.037      1.388 f
  U6884/Y (OAI21X1MTR)                                   0.063      1.451 r
  U0_BANK_TOP/vACC_1_reg_4__11_/D (DFFRHQX1MTR)          0.000      1.451 r
  data arrival time                                                 1.451

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_4__11_/CK (DFFRHQX1MTR)         0.000      1.600 r
  library setup time                                    -0.148      1.452
  data required time                                                1.452
  --------------------------------------------------------------------------
  data required time                                                1.452
  data arrival time                                                -1.451
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U1666/Y (INVX12MTR)                                    0.037      0.174 f
  U1661/Y (NAND3X12MTR)                                  0.045      0.220 r
  U11998/Y (INVX10MTR)                                   0.038      0.258 f
  U1620/Y (INVX12MTR)                                    0.036      0.294 r
  U1352/Y (INVX6MTR)                                     0.032      0.326 f
  U10863/Y (AOI22X1MTR)                                  0.080      0.405 r
  U1185/Y (NAND3X2MTR)                                   0.082      0.487 f
  U5586/Y (CLKNAND2X2MTR)                                0.051      0.539 r
  U5546/Y (NAND2X2MTR)                                   0.072      0.611 f
  U6043/Y (INVX2MTR)                                     0.057      0.667 r
  U6007/Y (NAND2X4MTR)                                   0.050      0.717 f
  U5442/Y (CLKNAND2X2MTR)                                0.042      0.759 r
  U778/Y (NAND2X2MTR)                                    0.047      0.807 f
  U5374/Y (NAND2X2MTR)                                   0.049      0.856 r
  U14104/Y (NAND2X4MTR)                                  0.049      0.905 f
  U13732/Y (NAND2X4MTR)                                  0.046      0.951 r
  U9168/Y (NAND2X2MTR)                                   0.063      1.014 f
  U11530/Y (AOI21X2MTR)                                  0.090      1.103 r
  U4253/Y (XNOR2X1MTR)                                   0.087      1.190 r
  U4727/Y (NOR2X2MTR)                                    0.055      1.245 f
  U1959/Y (NOR2X4MTR)                                    0.070      1.315 r
  U5275/Y (NAND3X4MTR)                                   0.063      1.377 f
  U11665/Y (NAND2X4MTR)                                  0.056      1.434 r
  U7851/Y (OAI21X2MTR)                                   0.051      1.485 f
  U0_BANK_TOP/vACC_1_reg_3__6_/D (DFFRHQX2MTR)           0.000      1.485 f
  data arrival time                                                 1.485

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_3__6_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.114      1.486
  data required time                                                1.486
  --------------------------------------------------------------------------
  data required time                                                1.486
  data arrival time                                                -1.485
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U1666/Y (INVX12MTR)                                    0.037      0.174 f
  U1661/Y (NAND3X12MTR)                                  0.045      0.220 r
  U11998/Y (INVX10MTR)                                   0.038      0.258 f
  U1620/Y (INVX12MTR)                                    0.036      0.294 r
  U1352/Y (INVX6MTR)                                     0.032      0.326 f
  U10863/Y (AOI22X1MTR)                                  0.080      0.405 r
  U1185/Y (NAND3X2MTR)                                   0.082      0.487 f
  U5586/Y (CLKNAND2X2MTR)                                0.051      0.539 r
  U5546/Y (NAND2X2MTR)                                   0.072      0.611 f
  U6043/Y (INVX2MTR)                                     0.057      0.667 r
  U6007/Y (NAND2X4MTR)                                   0.050      0.717 f
  U5442/Y (CLKNAND2X2MTR)                                0.042      0.759 r
  U778/Y (NAND2X2MTR)                                    0.047      0.807 f
  U5374/Y (NAND2X2MTR)                                   0.049      0.856 r
  U14104/Y (NAND2X4MTR)                                  0.049      0.905 f
  U13732/Y (NAND2X4MTR)                                  0.046      0.951 r
  U9168/Y (NAND2X2MTR)                                   0.063      1.014 f
  U11530/Y (AOI21X2MTR)                                  0.090      1.103 r
  U4253/Y (XNOR2X1MTR)                                   0.087      1.190 r
  U4727/Y (NOR2X2MTR)                                    0.055      1.245 f
  U1959/Y (NOR2X4MTR)                                    0.070      1.315 r
  U5275/Y (NAND3X4MTR)                                   0.063      1.377 f
  U11665/Y (NAND2X4MTR)                                  0.056      1.434 r
  U11631/Y (OAI21X2MTR)                                  0.051      1.485 f
  U0_BANK_TOP/vACC_3_reg_3__6_/D (DFFRHQX2MTR)           0.000      1.485 f
  data arrival time                                                 1.485

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_3__6_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.114      1.486
  data required time                                                1.486
  --------------------------------------------------------------------------
  data required time                                                1.486
  data arrival time                                                -1.485
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U1026/Y (INVX12MTR)                                    0.031      0.144 r
  U10636/Y (CLKNAND2X16MTR)                              0.044      0.188 f
  U11009/Y (CLKNAND2X16MTR)                              0.039      0.227 r
  U15553/Y (INVX4MTR)                                    0.034      0.260 f
  U15554/Y (INVX6MTR)                                    0.043      0.303 r
  U16618/Y (NAND2X2MTR)                                  0.060      0.363 f
  U16619/Y (NOR2X2MTR)                                   0.078      0.441 r
  U10674/Y (OAI21X2MTR)                                  0.092      0.533 f
  U11088/Y (OAI2BB1X2MTR)                                0.105      0.638 f
  U16628/Y (XNOR2X1MTR)                                  0.079      0.717 f
  U16170/Y (NOR2X3MTR)                                   0.084      0.801 r
  U15517/Y (NAND2BX4MTR)                                 0.089      0.890 r
  U9343/Y (CLKNAND2X2MTR)                                0.053      0.942 f
  U11778/Y (NAND2X2MTR)                                  0.051      0.993 r
  U11769/Y (NAND2X2MTR)                                  0.053      1.046 f
  U9178/Y (NAND2X4MTR)                                   0.051      1.098 r
  U15913/Y (XNOR2X4MTR)                                  0.121      1.219 r
  U15757/Y (NAND4X4MTR)                                  0.103      1.322 f
  U15425/Y (NOR2X4MTR)                                   0.068      1.390 r
  U11396/Y (INVX2MTR)                                    0.038      1.428 f
  U14937/Y (NOR2X1MTR)                                   0.049      1.477 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/D (DFFRHQX2MTR)
                                                         0.000      1.477 r
  data arrival time                                                 1.477

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/CK (DFFRHQX2MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.122      1.478
  data required time                                                1.478
  --------------------------------------------------------------------------
  data required time                                                1.478
  data arrival time                                                -1.477
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.132      0.132 f
  U610/Y (BUFX14MTR)                                     0.088      0.220 f
  U1707/Y (CLKNAND2X16MTR)                               0.046      0.266 r
  U1290/Y (BUFX8MTR)                                     0.070      0.336 r
  U1268/Y (INVX4MTR)                                     0.040      0.375 f
  U11470/Y (AOI22X2MTR)                                  0.064      0.439 r
  U1126/Y (NAND3X2MTR)                                   0.080      0.519 f
  U721/Y (AND2X2MTR)                                     0.120      0.639 f
  U676/Y (NAND2X2MTR)                                    0.071      0.710 r
  U3188/Y (NAND2X1MTR)                                   0.082      0.792 f
  U7278/Y (NAND2BX1MTR)                                  0.134      0.926 f
  U7272/Y (INVX2MTR)                                     0.050      0.976 r
  U5830/Y (CLKNAND2X2MTR)                                0.053      1.029 f
  U11471/Y (OAI211X4MTR)                                 0.125      1.153 r
  U10572/Y (NAND3X12MTR)                                 0.081      1.234 f
  U10571/Y (INVX4MTR)                                    0.051      1.285 r
  U1995/Y (NOR2X2MTR)                                    0.044      1.329 f
  U8467/Y (OAI31X1MTR)                                   0.084      1.413 r
  U0_BANK_TOP/vACC_2_reg_3__16_/D (DFFRQX4MTR)           0.000      1.413 r
  data arrival time                                                 1.413

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_3__16_/CK (DFFRQX4MTR)          0.000      1.600 r
  library setup time                                    -0.186      1.414
  data required time                                                1.414
  --------------------------------------------------------------------------
  data required time                                                1.414
  data arrival time                                                -1.413
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_323_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U1156/Y (CLKNAND2X8MTR)                                0.061      0.355 f
  U10175/Y (INVX1MTR)                                    0.060      0.415 r
  U13115/Y (INVX2MTR)                                    0.056      0.471 f
  U16520/Y (NAND2X2MTR)                                  0.042      0.513 r
  U16521/Y (OAI21X2MTR)                                  0.046      0.559 f
  U16523/Y (NOR2X2MTR)                                   0.127      0.686 r
  U4256/Y (INVX1MTR)                                     0.094      0.780 f
  U426/Y (NAND2X2MTR)                                    0.099      0.880 r
  U11758/Y (OAI211X1MTR)                                 0.115      0.995 f
  U13523/Y (AOI21X1MTR)                                  0.083      1.078 r
  U19368/Y (NAND4BX2MTR)                                 0.091      1.169 f
  U2218/Y (AOI21X1MTR)                                   0.078      1.247 r
  U10472/Y (NOR2BX4MTR)                                  0.091      1.338 r
  U76/Y (OAI2BB1X2MTR)                                   0.060      1.398 f
  U7203/Y (AND2X1MTR)                                    0.106      1.504 f
  PIM_result_reg_323_/D (DFFRHQX4MTR)                    0.000      1.504 f
  data arrival time                                                 1.504

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_323_/CK (DFFRHQX4MTR)                   0.000      1.600 r
  library setup time                                    -0.095      1.505
  data required time                                                1.505
  --------------------------------------------------------------------------
  data required time                                                1.505
  data arrival time                                                -1.504
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_451_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U1156/Y (CLKNAND2X8MTR)                                0.061      0.355 f
  U10175/Y (INVX1MTR)                                    0.060      0.415 r
  U13115/Y (INVX2MTR)                                    0.056      0.471 f
  U16520/Y (NAND2X2MTR)                                  0.042      0.513 r
  U16521/Y (OAI21X2MTR)                                  0.046      0.559 f
  U16523/Y (NOR2X2MTR)                                   0.127      0.686 r
  U4256/Y (INVX1MTR)                                     0.094      0.780 f
  U426/Y (NAND2X2MTR)                                    0.099      0.880 r
  U11758/Y (OAI211X1MTR)                                 0.115      0.995 f
  U13523/Y (AOI21X1MTR)                                  0.083      1.078 r
  U19368/Y (NAND4BX2MTR)                                 0.091      1.169 f
  U2218/Y (AOI21X1MTR)                                   0.078      1.247 r
  U10472/Y (NOR2BX4MTR)                                  0.091      1.338 r
  U76/Y (OAI2BB1X2MTR)                                   0.060      1.398 f
  U7205/Y (AND2X1MTR)                                    0.106      1.504 f
  PIM_result_reg_451_/D (DFFRHQX4MTR)                    0.000      1.504 f
  data arrival time                                                 1.504

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_451_/CK (DFFRHQX4MTR)                   0.000      1.600 r
  library setup time                                    -0.095      1.505
  data required time                                                1.505
  --------------------------------------------------------------------------
  data required time                                                1.505
  data arrival time                                                -1.504
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_195_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U1156/Y (CLKNAND2X8MTR)                                0.061      0.355 f
  U10175/Y (INVX1MTR)                                    0.060      0.415 r
  U13115/Y (INVX2MTR)                                    0.056      0.471 f
  U16520/Y (NAND2X2MTR)                                  0.042      0.513 r
  U16521/Y (OAI21X2MTR)                                  0.046      0.559 f
  U16523/Y (NOR2X2MTR)                                   0.127      0.686 r
  U4256/Y (INVX1MTR)                                     0.094      0.780 f
  U426/Y (NAND2X2MTR)                                    0.099      0.880 r
  U11758/Y (OAI211X1MTR)                                 0.115      0.995 f
  U13523/Y (AOI21X1MTR)                                  0.083      1.078 r
  U19368/Y (NAND4BX2MTR)                                 0.091      1.169 f
  U2218/Y (AOI21X1MTR)                                   0.078      1.247 r
  U10472/Y (NOR2BX4MTR)                                  0.091      1.338 r
  U76/Y (OAI2BB1X2MTR)                                   0.060      1.398 f
  U7197/Y (AND2X1MTR)                                    0.106      1.504 f
  PIM_result_reg_195_/D (DFFRHQX4MTR)                    0.000      1.504 f
  data arrival time                                                 1.504

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_195_/CK (DFFRHQX4MTR)                   0.000      1.600 r
  library setup time                                    -0.095      1.505
  data required time                                                1.505
  --------------------------------------------------------------------------
  data required time                                                1.505
  data arrival time                                                -1.504
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U1666/Y (INVX12MTR)                                    0.037      0.174 f
  U1661/Y (NAND3X12MTR)                                  0.045      0.220 r
  U11998/Y (INVX10MTR)                                   0.038      0.258 f
  U1620/Y (INVX12MTR)                                    0.036      0.294 r
  U1352/Y (INVX6MTR)                                     0.032      0.326 f
  U10863/Y (AOI22X1MTR)                                  0.080      0.405 r
  U1185/Y (NAND3X2MTR)                                   0.082      0.487 f
  U5586/Y (CLKNAND2X2MTR)                                0.051      0.539 r
  U5546/Y (NAND2X2MTR)                                   0.072      0.611 f
  U6043/Y (INVX2MTR)                                     0.057      0.667 r
  U6007/Y (NAND2X4MTR)                                   0.050      0.717 f
  U5442/Y (CLKNAND2X2MTR)                                0.042      0.759 r
  U778/Y (NAND2X2MTR)                                    0.047      0.807 f
  U5374/Y (NAND2X2MTR)                                   0.049      0.856 r
  U14104/Y (NAND2X4MTR)                                  0.049      0.905 f
  U13732/Y (NAND2X4MTR)                                  0.046      0.951 r
  U9168/Y (NAND2X2MTR)                                   0.063      1.014 f
  U11530/Y (AOI21X2MTR)                                  0.090      1.103 r
  U4253/Y (XNOR2X1MTR)                                   0.087      1.190 r
  U4727/Y (NOR2X2MTR)                                    0.055      1.245 f
  U1959/Y (NOR2X4MTR)                                    0.070      1.315 r
  U5275/Y (NAND3X4MTR)                                   0.063      1.377 f
  U11665/Y (NAND2X4MTR)                                  0.056      1.434 r
  U11205/Y (OAI22X2MTR)                                  0.048      1.481 f
  U0_BANK_TOP/vACC_0_reg_3__6_/D (DFFRHQX2MTR)           0.000      1.481 f
  data arrival time                                                 1.481

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_3__6_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.117      1.483
  data required time                                                1.483
  --------------------------------------------------------------------------
  data required time                                                1.483
  data arrival time                                                -1.481
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U1026/Y (INVX12MTR)                                    0.031      0.144 r
  U10636/Y (CLKNAND2X16MTR)                              0.044      0.188 f
  U11009/Y (CLKNAND2X16MTR)                              0.039      0.227 r
  U10709/Y (NAND2X12MTR)                                 0.042      0.269 f
  U2141/Y (INVX20MTR)                                    0.047      0.316 r
  U10996/Y (INVX20MTR)                                   0.043      0.359 f
  U10462/Y (BUFX14MTR)                                   0.072      0.431 f
  U8476/Y (INVX8MTR)                                     0.027      0.458 r
  U472/Y (NAND2X6MTR)                                    0.045      0.503 f
  U1216/Y (NOR2X4MTR)                                    0.069      0.572 r
  U10499/Y (XNOR2X2MTR)                                  0.120      0.692 r
  U16018/Y (XNOR2X1MTR)                                  0.152      0.844 r
  U15783/Y (XNOR2X4MTR)                                  0.146      0.990 r
  U15910/Y (XNOR2X8MTR)                                  0.112      1.102 r
  U11287/Y (NOR2X8MTR)                                   0.041      1.143 f
  U13734/Y (OAI21X6MTR)                                  0.080      1.223 r
  U7405/Y (INVX2MTR)                                     0.047      1.270 f
  U14940/Y (XOR2X1MTR)                                   0.100      1.369 f
  U14939/Y (NOR2BX1MTR)                                  0.103      1.472 f
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_5_/D (DFFRHQX1MTR)
                                                         0.000      1.472 f
  data arrival time                                                 1.472

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_5_/CK (DFFRHQX1MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.126      1.474
  data required time                                                1.474
  --------------------------------------------------------------------------
  data required time                                                1.474
  data arrival time                                                -1.472
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_142_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U10440/Y (NOR2X8MTR)                                   0.058      0.248 r
  U15327/Y (NAND3X6MTR)                                  0.063      0.311 f
  U16513/Y (OAI2B1X8MTR)                                 0.046      0.358 r
  U1211/Y (INVX8MTR)                                     0.038      0.396 f
  U1152/Y (BUFX8MTR)                                     0.071      0.467 f
  U4088/Y (INVX4MTR)                                     0.048      0.515 r
  U16557/Y (CLKNAND2X2MTR)                               0.046      0.561 f
  U11673/Y (OAI211X2MTR)                                 0.071      0.632 r
  U2481/Y (INVX2MTR)                                     0.052      0.684 f
  U15558/Y (INVX2MTR)                                    0.072      0.755 r
  U16570/Y (NOR2X2MTR)                                   0.052      0.808 f
  U438/Y (NAND2X2MTR)                                    0.076      0.883 r
  U7274/Y (NAND2X2MTR)                                   0.063      0.947 f
  U6944/Y (NOR2X1MTR)                                    0.094      1.040 r
  U17886/Y (NAND4BX4MTR)                                 0.122      1.162 f
  U3254/Y (AOI21X2MTR)                                   0.104      1.266 r
  U3224/Y (OAI21X2MTR)                                   0.077      1.342 f
  U11048/Y (AOI21X4MTR)                                  0.103      1.446 r
  U18085/Y (NOR2X2MTR)                                   0.041      1.487 f
  PIM_result_reg_142_/D (DFFRHQX2MTR)                    0.000      1.487 f
  data arrival time                                                 1.487

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_142_/CK (DFFRHQX2MTR)                   0.000      1.600 r
  library setup time                                    -0.112      1.488
  data required time                                                1.488
  --------------------------------------------------------------------------
  data required time                                                1.488
  data arrival time                                                -1.487
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U12245/Y (NAND3X12MTR)                                 0.098      0.249 f
  U12144/Y (INVX20MTR)                                   0.054      0.302 r
  U1723/Y (INVX12MTR)                                    0.031      0.333 f
  U598/Y (INVX8MTR)                                      0.036      0.369 r
  U1291/Y (BUFX8MTR)                                     0.072      0.442 r
  U1888/Y (CLKNAND2X2MTR)                                0.051      0.493 f
  U2643/Y (NAND4X4MTR)                                   0.046      0.538 r
  U918/Y (AND2X4MTR)                                     0.106      0.645 r
  U8724/Y (NOR2X1MTR)                                    0.066      0.710 f
  U3948/Y (NOR2X2MTR)                                    0.108      0.818 r
  U2904/Y (NAND2X2MTR)                                   0.094      0.912 f
  U493/Y (NOR2X2MTR)                                     0.082      0.994 r
  U6441/Y (CLKNAND2X2MTR)                                0.058      1.052 f
  U7162/Y (NAND2X4MTR)                                   0.052      1.104 r
  U1846/Y (NAND2X6MTR)                                   0.065      1.169 f
  U1844/Y (INVX2MTR)                                     0.045      1.214 r
  U1845/Y (INVX2MTR)                                     0.040      1.254 f
  U6377/Y (CLKNAND2X2MTR)                                0.035      1.288 r
  U2202/Y (OAI21X2MTR)                                   0.068      1.357 f
  U14890/Y (OAI22X1MTR)                                  0.061      1.418 r
  U0_BANK_TOP/vACC_1_reg_6__0_/D (DFFRQX4MTR)            0.000      1.418 r
  data arrival time                                                 1.418

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_6__0_/CK (DFFRQX4MTR)           0.000      1.600 r
  library setup time                                    -0.181      1.419
  data required time                                                1.419
  --------------------------------------------------------------------------
  data required time                                                1.419
  data arrival time                                                -1.418
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1661/Y (NAND3X12MTR)                                  0.096      0.247 f
  U11998/Y (INVX10MTR)                                   0.056      0.303 r
  U1620/Y (INVX12MTR)                                    0.033      0.336 f
  U1264/Y (INVX5MTR)                                     0.032      0.368 r
  U1228/Y (INVX4MTR)                                     0.034      0.402 f
  U5198/Y (OR2X2MTR)                                     0.091      0.494 f
  U1134/Y (NAND3X2MTR)                                   0.048      0.542 r
  U1088/Y (NAND2X2MTR)                                   0.045      0.587 f
  U5531/Y (NAND2X2MTR)                                   0.060      0.647 r
  U4964/Y (INVX2MTR)                                     0.035      0.682 f
  U5443/Y (NAND2X2MTR)                                   0.044      0.726 r
  U5430/Y (INVX2MTR)                                     0.037      0.763 f
  U7290/Y (AOI21X2MTR)                                   0.084      0.847 r
  U10926/Y (OAI2BB1X4MTR)                                0.072      0.918 f
  U1419/Y (NAND2X2MTR)                                   0.051      0.969 r
  U5817/Y (NAND2X4MTR)                                   0.052      1.021 f
  U11804/Y (INVX2MTR)                                    0.062      1.083 r
  U253/Y (XNOR2X1MTR)                                    0.078      1.161 r
  U5758/Y (NAND2X2MTR)                                   0.070      1.231 f
  U149/Y (NAND3X4MTR)                                    0.053      1.284 r
  U4234/Y (MXI2X2MTR)                                    0.075      1.359 f
  U7033/Y (OAI22X1MTR)                                   0.064      1.423 r
  U0_BANK_TOP/vACC_2_reg_5__0_/D (DFFRQX2MTR)            0.000      1.423 r
  data arrival time                                                 1.423

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_5__0_/CK (DFFRQX2MTR)           0.000      1.600 r
  library setup time                                    -0.176      1.424
  data required time                                                1.424
  --------------------------------------------------------------------------
  data required time                                                1.424
  data arrival time                                                -1.423
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U1026/Y (INVX12MTR)                                    0.031      0.144 r
  U10636/Y (CLKNAND2X16MTR)                              0.044      0.188 f
  U11009/Y (CLKNAND2X16MTR)                              0.039      0.227 r
  U10709/Y (NAND2X12MTR)                                 0.042      0.269 f
  U2141/Y (INVX20MTR)                                    0.047      0.316 r
  U11000/Y (INVX18MTR)                                   0.038      0.354 f
  U10508/Y (INVX20MTR)                                   0.034      0.388 r
  U10546/Y (NAND2X4MTR)                                  0.045      0.433 f
  U883/Y (INVX4MTR)                                      0.044      0.477 r
  U15402/S (ADDFHX1MTR)                                  0.221      0.699 r
  U2160/S (ADDFHX1MTR)                                   0.214      0.913 f
  U13263/Y (OAI21X2MTR)                                  0.088      1.001 r
  U13230/Y (OAI2BB1X2MTR)                                0.073      1.075 f
  U10373/Y (NOR2X4MTR)                                   0.077      1.152 r
  U10520/Y (OAI21X4MTR)                                  0.062      1.213 f
  U12357/Y (AOI21X2MTR)                                  0.088      1.301 r
  U11389/Y (OAI21X4MTR)                                  0.052      1.354 f
  U16797/Y (XNOR2X2MTR)                                  0.070      1.424 f
  U15812/Y (NOR2X2MTR)                                   0.055      1.479 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_10_/D (DFFRHQX4MTR)
                                                         0.000      1.479 r
  data arrival time                                                 1.479

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_10_/CK (DFFRHQX4MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.120      1.480
  data required time                                                1.480
  --------------------------------------------------------------------------
  data required time                                                1.480
  data arrival time                                                -1.479
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.142      0.142 r
  U9359/Y (NAND2X6MTR)                                   0.064      0.206 f
  U11079/Y (INVX12MTR)                                   0.054      0.260 r
  U1707/Y (CLKNAND2X16MTR)                               0.052      0.312 f
  U1610/Y (INVX4MTR)                                     0.055      0.367 r
  U16325/Y (CLKNAND2X2MTR)                               0.057      0.424 f
  U1094/Y (AOI21BX8MTR)                                  0.081      0.504 f
  U11997/Y (CLKAND2X4MTR)                                0.076      0.581 f
  U10833/Y (AOI21X8MTR)                                  0.076      0.656 r
  U3461/Y (NAND2X2MTR)                                   0.088      0.744 f
  U13021/Y (CLKAND2X2MTR)                                0.099      0.843 f
  U15304/Y (OAI2BB1X4MTR)                                0.097      0.940 f
  U2841/Y (AOI21X2MTR)                                   0.091      1.031 r
  U2077/Y (AND2X2MTR)                                    0.110      1.141 r
  U399/Y (OAI21X2MTR)                                    0.047      1.188 f
  U5772/Y (NAND3X2MTR)                                   0.049      1.237 r
  U5282/Y (INVX2MTR)                                     0.036      1.273 f
  U7891/Y (NOR2X3MTR)                                    0.055      1.328 r
  U6313/Y (NAND3X4MTR)                                   0.073      1.402 f
  U7020/Y (NAND2X4MTR)                                   0.049      1.450 r
  U7855/Y (OAI2BB2X2MTR)                                 0.050      1.501 f
  U0_BANK_TOP/vACC_3_reg_6__6_/D (DFFRHQX4MTR)           0.000      1.501 f
  data arrival time                                                 1.501

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_6__6_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.098      1.502
  data required time                                                1.502
  --------------------------------------------------------------------------
  data required time                                                1.502
  data arrival time                                                -1.501
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_108_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.112      0.112 r
  U1944/Y (INVX4MTR)                                     0.040      0.152 f
  U2740/Y (NOR2X5MTR)                                    0.075      0.227 r
  U1218/Y (NAND3X8MTR)                                   0.103      0.330 f
  U8896/Y (NAND2X8MTR)                                   0.058      0.387 r
  U1095/Y (BUFX6MTR)                                     0.082      0.469 r
  U550/Y (BUFX5MTR)                                      0.087      0.556 r
  U1851/Y (NAND2X1MTR)                                   0.060      0.616 f
  U17339/Y (CLKNAND2X2MTR)                               0.056      0.673 r
  U17340/Y (OR2X4MTR)                                    0.097      0.770 r
  U577/Y (INVX2MTR)                                      0.036      0.806 f
  U17341/Y (NAND2X4MTR)                                  0.047      0.853 r
  U2276/Y (NOR2X4MTR)                                    0.033      0.886 f
  U2254/Y (NAND2X2MTR)                                   0.054      0.940 r
  U4299/Y (NAND2X4MTR)                                   0.056      0.996 f
  U3262/Y (INVX2MTR)                                     0.042      1.038 r
  U11055/Y (OAI211X4MTR)                                 0.065      1.103 f
  U15454/Y (NOR3X4MTR)                                   0.122      1.225 r
  U6302/Y (NOR2X1MTR)                                    0.075      1.300 f
  U10410/Y (AOI211X4MTR)                                 0.134      1.434 r
  U8255/Y (NOR2X1MTR)                                    0.062      1.496 f
  PIM_result_reg_108_/D (DFFRHQX4MTR)                    0.000      1.496 f
  data arrival time                                                 1.496

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_108_/CK (DFFRHQX4MTR)                   0.000      1.600 r
  library setup time                                    -0.103      1.497
  data required time                                                1.497
  --------------------------------------------------------------------------
  data required time                                                1.497
  data arrival time                                                -1.496
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.142      0.142 r
  U8955/Y (INVX12MTR)                                    0.036      0.178 f
  U1710/Y (NAND3X8MTR)                                   0.053      0.231 r
  U1684/Y (INVX4MTR)                                     0.053      0.285 f
  U1732/Y (INVX4MTR)                                     0.047      0.332 r
  U3144/Y (INVX4MTR)                                     0.044      0.375 f
  U8805/Y (NAND2X2MTR)                                   0.037      0.412 r
  U3053/Y (NAND3X2MTR)                                   0.062      0.475 f
  U8526/Y (OAI2B1X2MTR)                                  0.079      0.553 r
  U899/Y (NAND2X2MTR)                                    0.090      0.643 f
  U5500/Y (NOR2X2MTR)                                    0.127      0.771 r
  U1628/Y (NOR2X3MTR)                                    0.052      0.823 f
  U10745/Y (AOI21X4MTR)                                  0.109      0.932 r
  U1482/Y (OAI21X6MTR)                                   0.079      1.011 f
  U8240/Y (AOI21X4MTR)                                   0.079      1.090 r
  U1651/Y (XNOR2X2MTR)                                   0.082      1.171 r
  U7158/Y (NAND2X3MTR)                                   0.058      1.230 f
  U11378/Y (OAI2BB1X4MTR)                                0.050      1.279 r
  U11317/Y (NOR2X6MTR)                                   0.038      1.318 f
  U10887/Y (NOR2X4MTR)                                   0.052      1.370 r
  U11327/Y (NOR2X4MTR)                                   0.037      1.407 f
  U11278/Y (OAI2BB2X2MTR)                                0.069      1.475 r
  U0_BANK_TOP/vACC_3_reg_6__5_/D (DFFRHQX4MTR)           0.000      1.475 r
  data arrival time                                                 1.475

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_6__5_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.123      1.477
  data required time                                                1.477
  --------------------------------------------------------------------------
  data required time                                                1.477
  data arrival time                                                -1.475
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.124      0.124 r
  U1378/Y (INVX8MTR)                                     0.036      0.160 f
  U6955/Y (NAND2X4MTR)                                   0.053      0.213 r
  U6931/Y (INVX2MTR)                                     0.055      0.268 f
  U13367/Y (NAND2X1MTR)                                  0.043      0.311 r
  U13366/Y (OAI21X2MTR)                                  0.047      0.358 f
  U13722/Y (NOR3X2MTR)                                   0.114      0.473 r
  U13720/Y (OAI211X2MTR)                                 0.137      0.609 f
  U11572/Y (INVX1MTR)                                    0.059      0.668 r
  U3984/Y (CLKNAND2X2MTR)                                0.059      0.727 f
  U4389/Y (CLKNAND2X2MTR)                                0.041      0.768 r
  U6527/Y (NAND2X2MTR)                                   0.056      0.823 f
  U11954/Y (OAI2BB1X4MTR)                                0.103      0.926 f
  U7214/Y (INVX2MTR)                                     0.055      0.981 r
  U13313/Y (AOI2BB1X1MTR)                                0.102      1.082 r
  U9136/Y (XNOR2X1MTR)                                   0.082      1.165 r
  U16240/Y (AOI22X2MTR)                                  0.062      1.227 f
  U3222/Y (AOI21X2MTR)                                   0.135      1.362 r
  U11625/Y (AOI2BB1X8MTR)                                0.051      1.413 f
  U11196/Y (OAI22X2MTR)                                  0.057      1.470 r
  U0_BANK_TOP/vACC_0_reg_0__6_/D (DFFRHQX4MTR)           0.000      1.470 r
  data arrival time                                                 1.470

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_0__6_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.129      1.471
  data required time                                                1.471
  --------------------------------------------------------------------------
  data required time                                                1.471
  data arrival time                                                -1.470
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.116      0.116 f
  U9317/Y (INVX3MTR)                                     0.040      0.156 r
  U1221/Y (CLKNAND2X2MTR)                                0.052      0.207 f
  U5689/Y (INVX2MTR)                                     0.080      0.288 r
  U10774/Y (CLKNAND2X2MTR)                               0.052      0.340 f
  U1110/Y (NOR2BX2MTR)                                   0.088      0.428 f
  U6862/Y (OAI211X2MTR)                                  0.085      0.514 r
  U7640/Y (INVX2MTR)                                     0.047      0.560 f
  U3063/Y (NAND2X3MTR)                                   0.055      0.615 r
  U6737/Y (INVX3MTR)                                     0.045      0.660 f
  U8350/Y (NOR2X6MTR)                                    0.076      0.736 r
  U1491/Y (OAI21X4MTR)                                   0.071      0.807 f
  U10557/Y (AOI21X6MTR)                                  0.081      0.888 r
  U10798/Y (OAI21X6MTR)                                  0.064      0.953 f
  U1577/Y (BUFX10MTR)                                    0.083      1.035 f
  U10799/Y (AOI21X4MTR)                                  0.066      1.101 r
  U5820/Y (XNOR2X2MTR)                                   0.076      1.177 r
  U325/Y (NAND2X2MTR)                                    0.060      1.237 f
  U1639/Y (NAND3X2MTR)                                   0.056      1.293 r
  U1638/Y (NAND2X2MTR)                                   0.047      1.339 f
  U1388/Y (NAND2X2MTR)                                   0.050      1.390 r
  U11394/Y (INVX4MTR)                                    0.032      1.421 f
  U8994/Y (OAI22X2MTR)                                   0.049      1.471 r
  U0_BANK_TOP/vACC_2_reg_2__4_/D (DFFRHQX4MTR)           0.000      1.471 r
  data arrival time                                                 1.471

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_2__4_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.128      1.472
  data required time                                                1.472
  --------------------------------------------------------------------------
  data required time                                                1.472
  data arrival time                                                -1.471
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U1666/Y (INVX12MTR)                                    0.037      0.174 f
  U1661/Y (NAND3X12MTR)                                  0.045      0.220 r
  U8911/Y (BUFX10MTR)                                    0.080      0.299 r
  U10459/Y (NAND2BX4MTR)                                 0.067      0.366 r
  U10604/Y (AND2X4MTR)                                   0.087      0.453 r
  U8753/Y (NAND3X2MTR)                                   0.069      0.522 f
  U11750/Y (AOI21X4MTR)                                  0.103      0.625 r
  U1649/Y (BUFX6MTR)                                     0.083      0.708 r
  U819/Y (NAND2X5MTR)                                    0.046      0.754 f
  U11519/Y (AOI21X6MTR)                                  0.094      0.848 r
  U2330/Y (OAI21X6MTR)                                   0.066      0.914 f
  U1342/Y (NAND2X3MTR)                                   0.052      0.966 r
  U11116/Y (NAND2X6MTR)                                  0.056      1.021 f
  U10576/Y (AOI21X2MTR)                                  0.094      1.115 r
  U6399/Y (XNOR2X2MTR)                                   0.093      1.209 r
  U1525/Y (NOR2X4MTR)                                    0.052      1.261 f
  U4244/Y (NAND2BX4MTR)                                  0.091      1.352 f
  U9111/Y (OAI2BB2X4MTR)                                 0.084      1.436 r
  U9035/Y (OAI2BB2X2MTR)                                 0.064      1.500 f
  U0_BANK_TOP/vACC_0_reg_7__6_/D (DFFRHQX4MTR)           0.000      1.500 f
  data arrival time                                                 1.500

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_7__6_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.098      1.502
  data required time                                                1.502
  --------------------------------------------------------------------------
  data required time                                                1.502
  data arrival time                                                -1.500
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.116      0.116 f
  U9317/Y (INVX3MTR)                                     0.040      0.156 r
  U1221/Y (CLKNAND2X2MTR)                                0.052      0.207 f
  U5689/Y (INVX2MTR)                                     0.080      0.288 r
  U10774/Y (CLKNAND2X2MTR)                               0.052      0.340 f
  U1110/Y (NOR2BX2MTR)                                   0.088      0.428 f
  U6862/Y (OAI211X2MTR)                                  0.085      0.514 r
  U7640/Y (INVX2MTR)                                     0.047      0.560 f
  U3063/Y (NAND2X3MTR)                                   0.055      0.615 r
  U6737/Y (INVX3MTR)                                     0.045      0.660 f
  U8350/Y (NOR2X6MTR)                                    0.076      0.736 r
  U1491/Y (OAI21X4MTR)                                   0.071      0.807 f
  U10557/Y (AOI21X6MTR)                                  0.081      0.888 r
  U10798/Y (OAI21X6MTR)                                  0.064      0.953 f
  U1577/Y (BUFX10MTR)                                    0.083      1.035 f
  U10799/Y (AOI21X4MTR)                                  0.066      1.101 r
  U5820/Y (XNOR2X2MTR)                                   0.076      1.177 r
  U325/Y (NAND2X2MTR)                                    0.060      1.237 f
  U1639/Y (NAND3X2MTR)                                   0.056      1.293 r
  U1638/Y (NAND2X2MTR)                                   0.047      1.339 f
  U1388/Y (NAND2X2MTR)                                   0.050      1.390 r
  U11394/Y (INVX4MTR)                                    0.032      1.421 f
  U9009/Y (OAI22X2MTR)                                   0.049      1.471 r
  U0_BANK_TOP/vACC_3_reg_2__4_/D (DFFRHQX4MTR)           0.000      1.471 r
  data arrival time                                                 1.471

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_2__4_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.128      1.472
  data required time                                                1.472
  --------------------------------------------------------------------------
  data required time                                                1.472
  data arrival time                                                -1.471
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U12245/Y (NAND3X12MTR)                                 0.098      0.249 f
  U8867/Y (INVX3MTR)                                     0.075      0.323 r
  U9959/Y (INVX3MTR)                                     0.056      0.379 f
  U9946/Y (INVX4MTR)                                     0.042      0.421 r
  U8827/Y (NAND2X1MTR)                                   0.058      0.479 f
  U5626/Y (OAI2B11X2MTR)                                 0.049      0.527 r
  U5087/Y (NOR2X2MTR)                                    0.049      0.576 f
  U5548/Y (OAI22X4MTR)                                   0.095      0.671 r
  U2120/Y (NAND2X2MTR)                                   0.079      0.751 f
  U11653/Y (AND2X4MTR)                                   0.093      0.844 f
  U4342/Y (NAND2X2MTR)                                   0.038      0.882 r
  U397/Y (NAND2X4MTR)                                    0.047      0.928 f
  U14204/Y (INVX3MTR)                                    0.043      0.971 r
  U4772/Y (NAND2X6MTR)                                   0.059      1.030 f
  U4266/Y (AOI21X2MTR)                                   0.094      1.124 r
  U1617/Y (XNOR2X2MTR)                                   0.093      1.217 r
  U11387/Y (NOR2X4MTR)                                   0.054      1.271 f
  U1387/Y (NOR2X8MTR)                                    0.077      1.349 r
  U19858/Y (OAI222X2MTR)                                 0.120      1.469 f
  U0_BANK_TOP/vACC_0_reg_0__14_/D (DFFRHQX2MTR)          0.000      1.469 f
  data arrival time                                                 1.469

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_0__14_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.130      1.470
  data required time                                                1.470
  --------------------------------------------------------------------------
  data required time                                                1.470
  data arrival time                                                -1.469
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U12245/Y (NAND3X12MTR)                                 0.098      0.249 f
  U8867/Y (INVX3MTR)                                     0.075      0.323 r
  U9959/Y (INVX3MTR)                                     0.056      0.379 f
  U9946/Y (INVX4MTR)                                     0.042      0.421 r
  U8827/Y (NAND2X1MTR)                                   0.058      0.479 f
  U5626/Y (OAI2B11X2MTR)                                 0.049      0.527 r
  U5087/Y (NOR2X2MTR)                                    0.049      0.576 f
  U5548/Y (OAI22X4MTR)                                   0.095      0.671 r
  U2120/Y (NAND2X2MTR)                                   0.079      0.751 f
  U11653/Y (AND2X4MTR)                                   0.093      0.844 f
  U4342/Y (NAND2X2MTR)                                   0.038      0.882 r
  U397/Y (NAND2X4MTR)                                    0.047      0.928 f
  U14204/Y (INVX3MTR)                                    0.043      0.971 r
  U4772/Y (NAND2X6MTR)                                   0.059      1.030 f
  U4266/Y (AOI21X2MTR)                                   0.094      1.124 r
  U1617/Y (XNOR2X2MTR)                                   0.093      1.217 r
  U11387/Y (NOR2X4MTR)                                   0.054      1.271 f
  U1387/Y (NOR2X8MTR)                                    0.077      1.349 r
  U19860/Y (OAI222X2MTR)                                 0.120      1.469 f
  U0_BANK_TOP/vACC_3_reg_0__14_/D (DFFRHQX2MTR)          0.000      1.469 f
  data arrival time                                                 1.469

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_0__14_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.130      1.470
  data required time                                                1.470
  --------------------------------------------------------------------------
  data required time                                                1.470
  data arrival time                                                -1.469
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U12245/Y (NAND3X12MTR)                                 0.098      0.249 f
  U8867/Y (INVX3MTR)                                     0.075      0.323 r
  U9959/Y (INVX3MTR)                                     0.056      0.379 f
  U9946/Y (INVX4MTR)                                     0.042      0.421 r
  U8827/Y (NAND2X1MTR)                                   0.058      0.479 f
  U5626/Y (OAI2B11X2MTR)                                 0.049      0.527 r
  U5087/Y (NOR2X2MTR)                                    0.049      0.576 f
  U5548/Y (OAI22X4MTR)                                   0.095      0.671 r
  U2120/Y (NAND2X2MTR)                                   0.079      0.751 f
  U11653/Y (AND2X4MTR)                                   0.093      0.844 f
  U4342/Y (NAND2X2MTR)                                   0.038      0.882 r
  U397/Y (NAND2X4MTR)                                    0.047      0.928 f
  U14204/Y (INVX3MTR)                                    0.043      0.971 r
  U4772/Y (NAND2X6MTR)                                   0.059      1.030 f
  U4266/Y (AOI21X2MTR)                                   0.094      1.124 r
  U1617/Y (XNOR2X2MTR)                                   0.093      1.217 r
  U11387/Y (NOR2X4MTR)                                   0.054      1.271 f
  U1387/Y (NOR2X8MTR)                                    0.077      1.349 r
  U19859/Y (OAI222X2MTR)                                 0.120      1.469 f
  U0_BANK_TOP/vACC_1_reg_0__14_/D (DFFRHQX2MTR)          0.000      1.469 f
  data arrival time                                                 1.469

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_0__14_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.130      1.470
  data required time                                                1.470
  --------------------------------------------------------------------------
  data required time                                                1.470
  data arrival time                                                -1.469
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U1026/Y (INVX12MTR)                                    0.031      0.144 r
  U10636/Y (CLKNAND2X16MTR)                              0.044      0.188 f
  U11009/Y (CLKNAND2X16MTR)                              0.039      0.227 r
  U10709/Y (NAND2X12MTR)                                 0.042      0.269 f
  U2141/Y (INVX20MTR)                                    0.047      0.316 r
  U11017/Y (INVX18MTR)                                   0.043      0.359 f
  U10536/Y (INVX14MTR)                                   0.037      0.396 r
  U1102/Y (INVX16MTR)                                    0.034      0.430 f
  U11253/Y (NOR2X12MTR)                                  0.042      0.472 r
  U10628/Y (INVX4MTR)                                    0.044      0.516 f
  U15466/Y (NOR2X1MTR)                                   0.078      0.594 r
  U15465/S (ADDFHX2MTR)                                  0.296      0.890 r
  U10722/Y (XNOR2X8MTR)                                  0.105      0.995 r
  U15931/Y (XNOR2X8MTR)                                  0.105      1.100 r
  U160/Y (NAND2X4MTR)                                    0.064      1.164 f
  U10046/Y (OAI21X6MTR)                                  0.094      1.258 r
  U10607/Y (AOI21X8MTR)                                  0.045      1.303 f
  U10606/Y (OAI21X4MTR)                                  0.076      1.379 r
  U15709/Y (XNOR2X2MTR)                                  0.046      1.425 f
  U15628/Y (NOR2X2MTR)                                   0.055      1.480 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_9_/D (DFFRHQX4MTR)
                                                         0.000      1.480 r
  data arrival time                                                 1.480

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.118      1.482
  data required time                                                1.482
  --------------------------------------------------------------------------
  data required time                                                1.482
  data arrival time                                                -1.480
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.124      0.124 r
  U1378/Y (INVX8MTR)                                     0.036      0.160 f
  U6955/Y (NAND2X4MTR)                                   0.053      0.213 r
  U6931/Y (INVX2MTR)                                     0.055      0.268 f
  U13367/Y (NAND2X1MTR)                                  0.043      0.311 r
  U13366/Y (OAI21X2MTR)                                  0.047      0.358 f
  U13722/Y (NOR3X2MTR)                                   0.114      0.473 r
  U13720/Y (OAI211X2MTR)                                 0.137      0.609 f
  U11572/Y (INVX1MTR)                                    0.059      0.668 r
  U3984/Y (CLKNAND2X2MTR)                                0.059      0.727 f
  U4389/Y (CLKNAND2X2MTR)                                0.041      0.768 r
  U6527/Y (NAND2X2MTR)                                   0.056      0.823 f
  U11954/Y (OAI2BB1X4MTR)                                0.103      0.926 f
  U7214/Y (INVX2MTR)                                     0.055      0.981 r
  U13313/Y (AOI2BB1X1MTR)                                0.102      1.082 r
  U9136/Y (XNOR2X1MTR)                                   0.082      1.165 r
  U16240/Y (AOI22X2MTR)                                  0.062      1.227 f
  U3222/Y (AOI21X2MTR)                                   0.135      1.362 r
  U11625/Y (AOI2BB1X8MTR)                                0.051      1.413 f
  U8987/Y (OAI22X2MTR)                                   0.057      1.470 r
  U0_BANK_TOP/vACC_3_reg_0__6_/D (DFFRHQX4MTR)           0.000      1.470 r
  data arrival time                                                 1.470

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_0__6_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.128      1.472
  data required time                                                1.472
  --------------------------------------------------------------------------
  data required time                                                1.472
  data arrival time                                                -1.470
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_67_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U1156/Y (CLKNAND2X8MTR)                                0.061      0.355 f
  U10175/Y (INVX1MTR)                                    0.060      0.415 r
  U13115/Y (INVX2MTR)                                    0.056      0.471 f
  U16520/Y (NAND2X2MTR)                                  0.042      0.513 r
  U16521/Y (OAI21X2MTR)                                  0.046      0.559 f
  U16523/Y (NOR2X2MTR)                                   0.127      0.686 r
  U4256/Y (INVX1MTR)                                     0.094      0.780 f
  U426/Y (NAND2X2MTR)                                    0.099      0.880 r
  U11758/Y (OAI211X1MTR)                                 0.115      0.995 f
  U13523/Y (AOI21X1MTR)                                  0.083      1.078 r
  U19368/Y (NAND4BX2MTR)                                 0.091      1.169 f
  U2218/Y (AOI21X1MTR)                                   0.078      1.247 r
  U10472/Y (NOR2BX4MTR)                                  0.091      1.338 r
  U76/Y (OAI2BB1X2MTR)                                   0.060      1.398 f
  U7193/Y (AND2X1MTR)                                    0.106      1.504 f
  PIM_result_reg_67_/D (DFFRHQX4MTR)                     0.000      1.504 f
  data arrival time                                                 1.504

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_67_/CK (DFFRHQX4MTR)                    0.000      1.600 r
  library setup time                                    -0.095      1.505
  data required time                                                1.505
  --------------------------------------------------------------------------
  data required time                                                1.505
  data arrival time                                                -1.504
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U12245/Y (NAND3X12MTR)                                 0.098      0.249 f
  U8230/Y (INVX2MTR)                                     0.091      0.339 r
  U8779/Y (BUFX2MTR)                                     0.104      0.444 r
  U756/Y (NAND2X1MTR)                                    0.084      0.528 f
  U10424/Y (NAND3BX4MTR)                                 0.067      0.594 r
  U5025/Y (NAND2X6MTR)                                   0.046      0.641 f
  U15437/Y (NAND2X8MTR)                                  0.046      0.687 r
  U9565/Y (CLKNAND2X4MTR)                                0.039      0.726 f
  U9458/Y (INVX2MTR)                                     0.038      0.764 r
  U821/Y (INVX2MTR)                                      0.041      0.806 f
  U4835/Y (NAND3X4MTR)                                   0.045      0.851 r
  U4812/Y (NAND2X4MTR)                                   0.047      0.898 f
  U1571/Y (NAND2X4MTR)                                   0.044      0.942 r
  U9593/Y (NAND2X4MTR)                                   0.066      1.008 f
  U10884/Y (NAND2X2MTR)                                  0.048      1.056 r
  U5304/Y (CLKNAND2X2MTR)                                0.047      1.103 f
  U6346/Y (XNOR2X2MTR)                                   0.072      1.175 r
  U8898/Y (OAI2B1X4MTR)                                  0.068      1.243 f
  U6321/Y (NOR2X4MTR)                                    0.075      1.318 r
  U7902/Y (NAND2X4MTR)                                   0.050      1.368 f
  U8996/Y (OAI2B1X4MTR)                                  0.045      1.412 r
  U6881/Y (OAI22X1MTR)                                   0.078      1.490 f
  U0_BANK_TOP/vACC_1_reg_3__2_/D (DFFRHQX4MTR)           0.000      1.490 f
  data arrival time                                                 1.490

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_3__2_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.109      1.491
  data required time                                                1.491
  --------------------------------------------------------------------------
  data required time                                                1.491
  data arrival time                                                -1.490
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1710/Y (NAND3X8MTR)                                   0.112      0.263 f
  U1670/Y (INVX12MTR)                                    0.069      0.332 r
  U1403/Y (INVX8MTR)                                     0.041      0.373 f
  U1329/Y (INVX6MTR)                                     0.040      0.413 r
  U8706/Y (INVX1MTR)                                     0.043      0.456 f
  U949/Y (CLKOR2X1MTR)                                   0.114      0.570 f
  U865/Y (NAND3X2MTR)                                    0.057      0.627 r
  U6023/Y (NAND2X2MTR)                                   0.068      0.695 f
  U5485/Y (INVX2MTR)                                     0.052      0.747 r
  U622/Y (NOR2X2MTR)                                     0.037      0.784 f
  U2018/Y (NOR2X2MTR)                                    0.143      0.927 r
  U477/Y (INVX2MTR)                                      0.053      0.980 f
  U11291/Y (NOR2X2MTR)                                   0.096      1.076 r
  U7081/Y (NAND2X6MTR)                                   0.092      1.168 f
  U220/Y (INVX8MTR)                                      0.053      1.221 r
  U4701/Y (INVX2MTR)                                     0.049      1.270 f
  U1994/Y (MXI2X4MTR)                                    0.081      1.351 f
  U14538/Y (OAI22X1MTR)                                  0.063      1.414 r
  U0_BANK_TOP/vACC_0_reg_1__0_/D (DFFRQX4MTR)            0.000      1.414 r
  data arrival time                                                 1.414

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_1__0_/CK (DFFRQX4MTR)           0.000      1.600 r
  library setup time                                    -0.185      1.415
  data required time                                                1.415
  --------------------------------------------------------------------------
  data required time                                                1.415
  data arrival time                                                -1.414
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_206_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U11700/Y (NOR2X6MTR)                                   0.030      0.266 f
  U1267/Y (INVX6MTR)                                     0.028      0.294 r
  U10431/Y (NAND2X8MTR)                                  0.045      0.339 f
  U963/Y (BUFX8MTR)                                      0.078      0.417 f
  U825/Y (BUFX2MTR)                                      0.113      0.530 f
  U15384/Y (CLKNAND2X2MTR)                               0.048      0.578 r
  U16530/Y (NAND2X2MTR)                                  0.040      0.618 f
  U546/Y (OR2X2MTR)                                      0.128      0.745 f
  U5465/Y (INVX4MTR)                                     0.072      0.818 r
  U17433/Y (NOR2BX1MTR)                                  0.098      0.916 r
  U10951/Y (OAI211X2MTR)                                 0.102      1.018 f
  U10952/Y (AOI31X4MTR)                                  0.122      1.139 r
  U12283/Y (NAND2BX4MTR)                                 0.063      1.202 f
  U4769/Y (AOI2BB1X2MTR)                                 0.084      1.286 r
  U4724/Y (OAI21X2MTR)                                   0.073      1.359 f
  U16080/Y (AOI2B1X4MTR)                                 0.093      1.453 r
  U15743/Y (NOR2X1MTR)                                   0.048      1.501 f
  PIM_result_reg_206_/D (DFFRHQX4MTR)                    0.000      1.501 f
  data arrival time                                                 1.501

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_206_/CK (DFFRHQX4MTR)                   0.000      1.600 r
  library setup time                                    -0.098      1.502
  data required time                                                1.502
  --------------------------------------------------------------------------
  data required time                                                1.502
  data arrival time                                                -1.501
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U10440/Y (NOR2X8MTR)                                   0.058      0.248 r
  U15327/Y (NAND3X6MTR)                                  0.063      0.311 f
  U16513/Y (OAI2B1X8MTR)                                 0.046      0.358 r
  U1211/Y (INVX8MTR)                                     0.038      0.396 f
  U1152/Y (BUFX8MTR)                                     0.071      0.467 f
  U4088/Y (INVX4MTR)                                     0.048      0.515 r
  U16557/Y (CLKNAND2X2MTR)                               0.046      0.561 f
  U11673/Y (OAI211X2MTR)                                 0.071      0.632 r
  U2481/Y (INVX2MTR)                                     0.052      0.684 f
  U15558/Y (INVX2MTR)                                    0.072      0.755 r
  U16570/Y (NOR2X2MTR)                                   0.052      0.808 f
  U438/Y (NAND2X2MTR)                                    0.076      0.883 r
  U7274/Y (NAND2X2MTR)                                   0.063      0.947 f
  U6944/Y (NOR2X1MTR)                                    0.094      1.040 r
  U17886/Y (NAND4BX4MTR)                                 0.122      1.162 f
  U3254/Y (AOI21X2MTR)                                   0.104      1.266 r
  U3224/Y (OAI21X2MTR)                                   0.077      1.342 f
  U11048/Y (AOI21X4MTR)                                  0.103      1.446 r
  U18084/Y (NOR2X2MTR)                                   0.041      1.487 f
  PIM_result_reg_14_/D (DFFRHQX2MTR)                     0.000      1.487 f
  data arrival time                                                 1.487

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_14_/CK (DFFRHQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.112      1.488
  data required time                                                1.488
  --------------------------------------------------------------------------
  data required time                                                1.488
  data arrival time                                                -1.487
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_270_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U10440/Y (NOR2X8MTR)                                   0.058      0.248 r
  U15327/Y (NAND3X6MTR)                                  0.063      0.311 f
  U16513/Y (OAI2B1X8MTR)                                 0.046      0.358 r
  U1211/Y (INVX8MTR)                                     0.038      0.396 f
  U1152/Y (BUFX8MTR)                                     0.071      0.467 f
  U4088/Y (INVX4MTR)                                     0.048      0.515 r
  U16557/Y (CLKNAND2X2MTR)                               0.046      0.561 f
  U11673/Y (OAI211X2MTR)                                 0.071      0.632 r
  U2481/Y (INVX2MTR)                                     0.052      0.684 f
  U15558/Y (INVX2MTR)                                    0.072      0.755 r
  U16570/Y (NOR2X2MTR)                                   0.052      0.808 f
  U438/Y (NAND2X2MTR)                                    0.076      0.883 r
  U7274/Y (NAND2X2MTR)                                   0.063      0.947 f
  U6944/Y (NOR2X1MTR)                                    0.094      1.040 r
  U17886/Y (NAND4BX4MTR)                                 0.122      1.162 f
  U3254/Y (AOI21X2MTR)                                   0.104      1.266 r
  U3224/Y (OAI21X2MTR)                                   0.077      1.342 f
  U11048/Y (AOI21X4MTR)                                  0.103      1.446 r
  U11047/Y (NOR2X2MTR)                                   0.041      1.487 f
  PIM_result_reg_270_/D (DFFRHQX2MTR)                    0.000      1.487 f
  data arrival time                                                 1.487

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_270_/CK (DFFRHQX2MTR)                   0.000      1.600 r
  library setup time                                    -0.112      1.488
  data required time                                                1.488
  --------------------------------------------------------------------------
  data required time                                                1.488
  data arrival time                                                -1.487
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_398_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U10440/Y (NOR2X8MTR)                                   0.058      0.248 r
  U15327/Y (NAND3X6MTR)                                  0.063      0.311 f
  U16513/Y (OAI2B1X8MTR)                                 0.046      0.358 r
  U1211/Y (INVX8MTR)                                     0.038      0.396 f
  U1152/Y (BUFX8MTR)                                     0.071      0.467 f
  U4088/Y (INVX4MTR)                                     0.048      0.515 r
  U16557/Y (CLKNAND2X2MTR)                               0.046      0.561 f
  U11673/Y (OAI211X2MTR)                                 0.071      0.632 r
  U2481/Y (INVX2MTR)                                     0.052      0.684 f
  U15558/Y (INVX2MTR)                                    0.072      0.755 r
  U16570/Y (NOR2X2MTR)                                   0.052      0.808 f
  U438/Y (NAND2X2MTR)                                    0.076      0.883 r
  U7274/Y (NAND2X2MTR)                                   0.063      0.947 f
  U6944/Y (NOR2X1MTR)                                    0.094      1.040 r
  U17886/Y (NAND4BX4MTR)                                 0.122      1.162 f
  U3254/Y (AOI21X2MTR)                                   0.104      1.266 r
  U3224/Y (OAI21X2MTR)                                   0.077      1.342 f
  U11048/Y (AOI21X4MTR)                                  0.103      1.446 r
  U18086/Y (NOR2X2MTR)                                   0.041      1.487 f
  PIM_result_reg_398_/D (DFFRHQX2MTR)                    0.000      1.487 f
  data arrival time                                                 1.487

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_398_/CK (DFFRHQX2MTR)                   0.000      1.600 r
  library setup time                                    -0.112      1.488
  data required time                                                1.488
  --------------------------------------------------------------------------
  data required time                                                1.488
  data arrival time                                                -1.487
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.133      0.133 r
  U8684/Y (INVX5MTR)                                     0.041      0.175 f
  U7425/Y (NAND2X1MTR)                                   0.038      0.213 r
  U1792/Y (INVX2MTR)                                     0.032      0.245 f
  U1794/Y (INVX2MTR)                                     0.054      0.298 r
  U13044/Y (OAI22X1MTR)                                  0.086      0.384 f
  U11951/Y (NOR2X1MTR)                                   0.072      0.457 r
  U11614/Y (CLKAND2X2MTR)                                0.103      0.559 r
  U1065/Y (NAND2X2MTR)                                   0.067      0.626 f
  U3048/Y (INVX2MTR)                                     0.046      0.672 r
  U2168/Y (NAND2X2MTR)                                   0.051      0.723 f
  U1662/Y (NAND2X2MTR)                                   0.043      0.767 r
  U11256/Y (NAND2X2MTR)                                  0.055      0.822 f
  U12006/Y (OAI2BB1X4MTR)                                0.101      0.922 f
  U11329/Y (NAND2X4MTR)                                  0.046      0.969 r
  U8047/Y (NAND2X6MTR)                                   0.060      1.029 f
  U5331/Y (AOI21X2MTR)                                   0.086      1.115 r
  U6393/Y (XNOR2X2MTR)                                   0.049      1.164 f
  U5311/Y (NOR2X2MTR)                                    0.073      1.237 r
  U5734/Y (NAND2BX4MTR)                                  0.092      1.329 r
  U4707/Y (INVX2MTR)                                     0.033      1.362 f
  U4232/Y (OAI21BX2MTR)                                  0.059      1.421 r
  U0_BANK_TOP/vACC_1_reg_4__12_/D (DFFRQX4MTR)           0.000      1.421 r
  data arrival time                                                 1.421

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_4__12_/CK (DFFRQX4MTR)          0.000      1.600 r
  library setup time                                    -0.178      1.422
  data required time                                                1.422
  --------------------------------------------------------------------------
  data required time                                                1.422
  data arrival time                                                -1.421
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1661/Y (NAND3X12MTR)                                  0.096      0.247 f
  U8911/Y (BUFX10MTR)                                    0.094      0.341 f
  U637/Y (BUFX6MTR)                                      0.071      0.412 f
  U563/Y (CLKOR2X4MTR)                                   0.078      0.489 f
  U1199/Y (OAI2B1X4MTR)                                  0.101      0.590 f
  U924/Y (OAI21X6MTR)                                    0.051      0.641 r
  U1592/Y (NAND2X2MTR)                                   0.069      0.710 f
  U716/Y (OAI21X2MTR)                                    0.103      0.813 r
  U7296/Y (NAND2X4MTR)                                   0.060      0.872 f
  U12465/Y (NAND2X6MTR)                                  0.051      0.924 r
  U12408/Y (NAND2X2MTR)                                  0.054      0.977 f
  U5828/Y (NAND2X4MTR)                                   0.050      1.027 r
  U10821/Y (OAI2BB1X2MTR)                                0.100      1.127 r
  U295/Y (XNOR2X2MTR)                                    0.078      1.204 r
  U2806/Y (NOR2X3MTR)                                    0.052      1.256 f
  U263/Y (NOR2X6MTR)                                     0.083      1.339 r
  U2191/Y (NOR2X4MTR)                                    0.036      1.375 f
  U10729/Y (NOR2X4MTR)                                   0.067      1.442 r
  U10755/Y (OAI22X2MTR)                                  0.055      1.497 f
  U0_BANK_TOP/vACC_1_reg_2__3_/D (DFFRHQX4MTR)           0.000      1.497 f
  data arrival time                                                 1.497

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_2__3_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.102      1.498
  data required time                                                1.498
  --------------------------------------------------------------------------
  data required time                                                1.498
  data arrival time                                                -1.497
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1661/Y (NAND3X12MTR)                                  0.096      0.247 f
  U1726/Y (INVX12MTR)                                    0.059      0.306 r
  U9753/Y (INVX6MTR)                                     0.035      0.341 f
  U9744/Y (INVX2MTR)                                     0.076      0.417 r
  U7657/Y (CLKNAND2X2MTR)                                0.057      0.475 f
  U6779/Y (NAND3X2MTR)                                   0.060      0.534 r
  U714/Y (AND2X4MTR)                                     0.112      0.647 r
  U2996/Y (NOR2X2MTR)                                    0.059      0.706 f
  U4452/Y (NOR2X2MTR)                                    0.085      0.791 r
  U3364/Y (INVX2MTR)                                     0.049      0.840 f
  U10827/Y (NAND2BX2MTR)                                 0.101      0.940 f
  U3774/Y (NOR2X1MTR)                                    0.063      1.003 r
  U1382/Y (OAI2BB1X2MTR)                                 0.126      1.129 r
  U15349/Y (NAND3X8MTR)                                  0.093      1.222 f
  U2196/Y (INVX2MTR)                                     0.065      1.287 r
  U3209/Y (NOR2X4MTR)                                    0.042      1.329 f
  U14640/Y (OAI31X1MTR)                                  0.083      1.412 r
  U0_BANK_TOP/vACC_0_reg_2__16_/D (DFFRQX4MTR)           0.000      1.412 r
  data arrival time                                                 1.412

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_2__16_/CK (DFFRQX4MTR)          0.000      1.600 r
  library setup time                                    -0.186      1.414
  data required time                                                1.414
  --------------------------------------------------------------------------
  data required time                                                1.414
  data arrival time                                                -1.412
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_334_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U11700/Y (NOR2X6MTR)                                   0.030      0.266 f
  U1267/Y (INVX6MTR)                                     0.028      0.294 r
  U10431/Y (NAND2X8MTR)                                  0.045      0.339 f
  U963/Y (BUFX8MTR)                                      0.078      0.417 f
  U825/Y (BUFX2MTR)                                      0.113      0.530 f
  U15384/Y (CLKNAND2X2MTR)                               0.048      0.578 r
  U16530/Y (NAND2X2MTR)                                  0.040      0.618 f
  U546/Y (OR2X2MTR)                                      0.128      0.745 f
  U5465/Y (INVX4MTR)                                     0.072      0.818 r
  U17433/Y (NOR2BX1MTR)                                  0.098      0.916 r
  U10951/Y (OAI211X2MTR)                                 0.102      1.018 f
  U10952/Y (AOI31X4MTR)                                  0.122      1.139 r
  U12283/Y (NAND2BX4MTR)                                 0.063      1.202 f
  U4769/Y (AOI2BB1X2MTR)                                 0.084      1.286 r
  U4724/Y (OAI21X2MTR)                                   0.073      1.359 f
  U16080/Y (AOI2B1X4MTR)                                 0.093      1.453 r
  U15744/Y (NOR2X1MTR)                                   0.048      1.501 f
  PIM_result_reg_334_/D (DFFRHQX4MTR)                    0.000      1.501 f
  data arrival time                                                 1.501

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_334_/CK (DFFRHQX4MTR)                   0.000      1.600 r
  library setup time                                    -0.098      1.502
  data required time                                                1.502
  --------------------------------------------------------------------------
  data required time                                                1.502
  data arrival time                                                -1.501
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U1026/Y (INVX12MTR)                                    0.031      0.144 r
  U10636/Y (CLKNAND2X16MTR)                              0.044      0.188 f
  U11009/Y (CLKNAND2X16MTR)                              0.039      0.227 r
  U10709/Y (NAND2X12MTR)                                 0.042      0.269 f
  U2141/Y (INVX20MTR)                                    0.047      0.316 r
  U10996/Y (INVX20MTR)                                   0.043      0.359 f
  U10462/Y (BUFX14MTR)                                   0.072      0.431 f
  U8476/Y (INVX8MTR)                                     0.027      0.458 r
  U472/Y (NAND2X6MTR)                                    0.045      0.503 f
  U1216/Y (NOR2X4MTR)                                    0.069      0.572 r
  U10499/Y (XNOR2X2MTR)                                  0.120      0.692 r
  U16018/Y (XNOR2X1MTR)                                  0.152      0.844 r
  U15783/Y (XNOR2X4MTR)                                  0.146      0.990 r
  U15910/Y (XNOR2X8MTR)                                  0.112      1.102 r
  U11287/Y (NOR2X8MTR)                                   0.041      1.143 f
  U13734/Y (OAI21X6MTR)                                  0.080      1.223 r
  U15762/Y (AOI21X8MTR)                                  0.066      1.289 f
  U15448/Y (OAI21X2MTR)                                  0.085      1.374 r
  U15827/Y (XNOR2X2MTR)                                  0.050      1.424 f
  U15826/Y (NOR2X2MTR)                                   0.055      1.479 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_8_/D (DFFRHQX4MTR)
                                                         0.000      1.479 r
  data arrival time                                                 1.479

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_8_/CK (DFFRHQX4MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.119      1.481
  data required time                                                1.481
  --------------------------------------------------------------------------
  data required time                                                1.481
  data arrival time                                                -1.479
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U1026/Y (INVX12MTR)                                    0.031      0.144 r
  U10636/Y (CLKNAND2X16MTR)                              0.044      0.188 f
  U15348/Y (CLKNAND2X16MTR)                              0.054      0.242 r
  U608/Y (INVX12MTR)                                     0.039      0.281 f
  U1704/Y (INVX5MTR)                                     0.037      0.317 r
  U15623/Y (NAND2X2MTR)                                  0.060      0.378 f
  U4095/Y (INVX2MTR)                                     0.058      0.436 r
  U16076/CO (ADDHX4MTR)                                  0.111      0.547 r
  U10923/Y (XNOR2X8MTR)                                  0.075      0.622 r
  U10675/Y (XNOR2X8MTR)                                  0.093      0.715 r
  U2891/Y (OAI21X2MTR)                                   0.078      0.793 f
  U16075/Y (OAI2BB1X4MTR)                                0.052      0.845 r
  U15698/Y (XNOR2X2MTR)                                  0.111      0.956 r
  U15885/Y (XNOR2X4MTR)                                  0.139      1.095 r
  U4269/Y (NAND2X6MTR)                                   0.065      1.160 f
  U15405/Y (OAI21X6MTR)                                  0.096      1.255 r
  U11349/Y (AOI21X8MTR)                                  0.046      1.301 f
  U11382/Y (OAI21X4MTR)                                  0.076      1.377 r
  U15887/Y (XNOR2X2MTR)                                  0.046      1.423 f
  U16047/Y (NOR2X2MTR)                                   0.055      1.479 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_8_/D (DFFRHQX4MTR)
                                                         0.000      1.479 r
  data arrival time                                                 1.479

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_8_/CK (DFFRHQX4MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.120      1.480
  data required time                                                1.480
  --------------------------------------------------------------------------
  data required time                                                1.480
  data arrival time                                                -1.479
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.142      0.142 r
  U9359/Y (NAND2X6MTR)                                   0.064      0.206 f
  U11079/Y (INVX12MTR)                                   0.054      0.260 r
  U10031/Y (CLKNAND2X16MTR)                              0.050      0.310 f
  U1341/Y (INVX4MTR)                                     0.051      0.361 r
  U13218/Y (AND2X2MTR)                                   0.097      0.458 r
  U1186/Y (AOI21X2MTR)                                   0.030      0.489 f
  U11098/Y (NAND3X2MTR)                                  0.055      0.543 r
  U11669/Y (AND2X4MTR)                                   0.108      0.652 r
  U6698/Y (INVX2MTR)                                     0.035      0.687 f
  U5495/Y (NAND2X3MTR)                                   0.051      0.738 r
  U16246/Y (NAND2BX2MTR)                                 0.075      0.812 f
  U2363/Y (NOR2X4MTR)                                    0.074      0.887 r
  U3837/Y (INVX2MTR)                                     0.041      0.927 f
  U3808/Y (NAND2BX2MTR)                                  0.098      1.025 f
  U3781/Y (NOR2X1MTR)                                    0.064      1.090 r
  U4131/Y (NAND2BX1MTR)                                  0.065      1.155 f
  U9187/Y (NAND2X2MTR)                                   0.062      1.217 r
  U11179/Y (OAI2B1X4MTR)                                 0.066      1.283 f
  U209/Y (NAND2X2MTR)                                    0.047      1.329 r
  U11406/Y (NAND2X2MTR)                                  0.055      1.384 f
  U16172/Y (NAND2X4MTR)                                  0.047      1.431 r
  U16239/Y (OAI21X1MTR)                                  0.064      1.494 f
  U0_BANK_TOP/vACC_2_reg_7__16_/D (DFFRHQX4MTR)          0.000      1.494 f
  data arrival time                                                 1.494

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_7__16_/CK (DFFRHQX4MTR)         0.000      1.600 r
  library setup time                                    -0.104      1.496
  data required time                                                1.496
  --------------------------------------------------------------------------
  data required time                                                1.496
  data arrival time                                                -1.494
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.116      0.116 f
  U9271/Y (NOR2X2MTR)                                    0.050      0.166 r
  U9316/Y (AND2X2MTR)                                    0.112      0.277 r
  U8906/Y (INVX2MTR)                                     0.040      0.317 f
  U5212/Y (INVX4MTR)                                     0.048      0.365 r
  U6909/Y (NOR3X2MTR)                                    0.039      0.404 f
  U2256/Y (NOR2X1MTR)                                    0.055      0.459 r
  U6745/Y (OAI21X2MTR)                                   0.053      0.512 f
  U9323/Y (AOI21X2MTR)                                   0.079      0.591 r
  U9083/Y (CLKNAND2X4MTR)                                0.066      0.657 f
  U1478/Y (NOR2X1MTR)                                    0.112      0.769 r
  U661/Y (NOR2X4MTR)                                     0.049      0.818 f
  U569/Y (AND2X4MTR)                                     0.088      0.906 f
  U3789/Y (NAND2X3MTR)                                   0.043      0.949 r
  U3766/Y (NAND2X6MTR)                                   0.057      1.006 f
  U6425/Y (AOI21X2MTR)                                   0.090      1.096 r
  U1502/Y (XNOR2X2MTR)                                   0.084      1.180 r
  U7110/Y (OAI2B1X2MTR)                                  0.077      1.257 f
  U7094/Y (AOI21X4MTR)                                   0.077      1.335 r
  U9080/Y (OAI222X2MTR)                                  0.118      1.453 f
  U0_BANK_TOP/vACC_1_reg_2__10_/D (DFFRHQX1MTR)          0.000      1.453 f
  data arrival time                                                 1.453

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_2__10_/CK (DFFRHQX1MTR)         0.000      1.600 r
  library setup time                                    -0.146      1.454
  data required time                                                1.454
  --------------------------------------------------------------------------
  data required time                                                1.454
  data arrival time                                                -1.453
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 r
  U1363/Y (INVX4MTR)                                     0.042      0.171 f
  U7801/Y (INVX3MTR)                                     0.039      0.210 r
  U1333/Y (NAND2BX4MTR)                                  0.079      0.289 r
  U11450/Y (NAND2BX1MTR)                                 0.069      0.358 r
  U16439/Y (CLKNAND2X2MTR)                               0.042      0.400 f
  U10433/Y (NOR2X2MTR)                                   0.065      0.465 r
  U16440/Y (NAND4X4MTR)                                  0.095      0.561 f
  U3049/Y (INVX1MTR)                                     0.056      0.617 r
  U7904/Y (CLKNAND2X2MTR)                                0.057      0.674 f
  U4965/Y (NOR2X4MTR)                                    0.080      0.754 r
  U642/Y (OAI21X6MTR)                                    0.064      0.818 f
  U11184/Y (AOI21X4MTR)                                  0.093      0.911 r
  U1462/Y (OAI21X8MTR)                                   0.078      0.988 f
  U9389/Y (BUFX8MTR)                                     0.088      1.076 f
  U11441/Y (AOI21X8MTR)                                  0.056      1.132 r
  U7493/Y (XOR2X2MTR)                                    0.082      1.214 r
  U10761/Y (OAI22X4MTR)                                  0.066      1.280 f
  U167/Y (NOR2X4MTR)                                     0.069      1.349 r
  U7795/Y (BUFX2MTR)                                     0.097      1.446 r
  U4710/Y (OAI21BX2MTR)                                  0.054      1.500 f
  U0_BANK_TOP/vACC_3_reg_4__9_/D (DFFRHQX4MTR)           0.000      1.500 f
  data arrival time                                                 1.500

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_4__9_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.098      1.502
  data required time                                                1.502
  --------------------------------------------------------------------------
  data required time                                                1.502
  data arrival time                                                -1.500
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_exp_align_reg_6_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/Q (DFFRHQX1MTR)
                                                         0.145      0.145 f
  U16482/Y (INVX1MTR)                                    0.043      0.189 r
  U16483/Y (NOR2X2MTR)                                   0.044      0.232 f
  U7800/Y (INVX2MTR)                                     0.050      0.282 r
  U8861/Y (INVX4MTR)                                     0.043      0.325 f
  U10156/Y (CLKNAND2X2MTR)                               0.038      0.364 r
  U11384/Y (CLKNAND2X2MTR)                               0.041      0.404 f
  U5125/Y (NAND3BX2MTR)                                  0.114      0.518 f
  U8682/Y (OR3X4MTR)                                     0.116      0.633 f
  U6090/Y (NOR2X2MTR)                                    0.057      0.691 r
  U11364/Y (AND2X4MTR)                                   0.111      0.801 r
  U4926/Y (NOR2X4MTR)                                    0.035      0.837 f
  U10925/Y (AOI21X4MTR)                                  0.108      0.945 r
  U10471/Y (OAI2B1X8MTR)                                 0.082      1.027 f
  U9172/Y (AOI21X6MTR)                                   0.079      1.106 r
  U1601/Y (XNOR2X2MTR)                                   0.079      1.185 r
  U6352/Y (OAI2BB2X4MTR)                                 0.129      1.314 r
  U7073/Y (NOR2X4MTR)                                    0.049      1.363 f
  U7933/Y (OAI21BX2MTR)                                  0.064      1.428 r
  U0_BANK_TOP/vACC_0_reg_7__11_/D (DFFRQX2MTR)           0.000      1.428 r
  data arrival time                                                 1.428

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_7__11_/CK (DFFRQX2MTR)          0.000      1.600 r
  library setup time                                    -0.171      1.429
  data required time                                                1.429
  --------------------------------------------------------------------------
  data required time                                                1.429
  data arrival time                                                -1.428
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.116      0.116 f
  U3186/Y (BUFX3MTR)                                     0.095      0.210 f
  U11313/Y (NAND2X4MTR)                                  0.050      0.260 r
  U5659/Y (NAND2BX2MTR)                                  0.077      0.337 r
  U10088/Y (OAI2B1X2MTR)                                 0.046      0.383 f
  U2558/Y (NOR2X1MTR)                                    0.057      0.440 r
  U15654/Y (NAND2X2MTR)                                  0.051      0.492 f
  U7550/Y (NOR2X2MTR)                                    0.077      0.568 r
  U888/Y (INVX2MTR)                                      0.052      0.621 f
  U5503/Y (NOR2X2MTR)                                    0.092      0.713 r
  U3884/Y (NOR2X2MTR)                                    0.043      0.756 f
  U3338/Y (NOR2X2MTR)                                    0.073      0.829 r
  U8221/Y (NAND2X4MTR)                                   0.073      0.902 f
  U8129/Y (INVX2MTR)                                     0.054      0.956 r
  U8080/Y (NOR2X1MTR)                                    0.046      1.002 f
  U11577/Y (CLKNAND2X2MTR)                               0.038      1.039 r
  U11576/Y (NAND2BX2MTR)                                 0.042      1.081 f
  U6388/Y (NOR2X2MTR)                                    0.064      1.145 r
  U9116/Y (XNOR2X2MTR)                                   0.089      1.234 r
  U9108/Y (OAI2B1X4MTR)                                  0.081      1.315 f
  U11598/Y (NOR2X4MTR)                                   0.080      1.395 r
  U15679/Y (OAI21BX1MTR)                                 0.084      1.479 f
  U0_BANK_TOP/vACC_1_reg_7__12_/D (DFFRHQX2MTR)          0.000      1.479 f
  data arrival time                                                 1.479

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_7__12_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.119      1.481
  data required time                                                1.481
  --------------------------------------------------------------------------
  data required time                                                1.481
  data arrival time                                                -1.479
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.116      0.116 f
  U9271/Y (NOR2X2MTR)                                    0.050      0.166 r
  U9316/Y (AND2X2MTR)                                    0.112      0.277 r
  U8906/Y (INVX2MTR)                                     0.040      0.317 f
  U5212/Y (INVX4MTR)                                     0.048      0.365 r
  U6909/Y (NOR3X2MTR)                                    0.039      0.404 f
  U2256/Y (NOR2X1MTR)                                    0.055      0.459 r
  U6745/Y (OAI21X2MTR)                                   0.053      0.512 f
  U9323/Y (AOI21X2MTR)                                   0.079      0.591 r
  U9083/Y (CLKNAND2X4MTR)                                0.066      0.657 f
  U1478/Y (NOR2X1MTR)                                    0.112      0.769 r
  U661/Y (NOR2X4MTR)                                     0.049      0.818 f
  U569/Y (AND2X4MTR)                                     0.088      0.906 f
  U3789/Y (NAND2X3MTR)                                   0.043      0.949 r
  U3766/Y (NAND2X6MTR)                                   0.057      1.006 f
  U11112/Y (OAI2BB1X2MTR)                                0.105      1.111 f
  U10809/Y (XNOR2X1MTR)                                  0.073      1.184 f
  U1595/Y (AOI22X2MTR)                                   0.100      1.283 r
  U4245/Y (NAND2X2MTR)                                   0.066      1.349 f
  U9064/Y (OAI22X4MTR)                                   0.084      1.433 r
  U10806/Y (OAI22X2MTR)                                  0.064      1.497 f
  U0_BANK_TOP/vACC_1_reg_2__7_/D (DFFRHQX4MTR)           0.000      1.497 f
  data arrival time                                                 1.497

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_2__7_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.102      1.498
  data required time                                                1.498
  --------------------------------------------------------------------------
  data required time                                                1.498
  data arrival time                                                -1.497
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_462_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U11700/Y (NOR2X6MTR)                                   0.030      0.266 f
  U1267/Y (INVX6MTR)                                     0.028      0.294 r
  U10431/Y (NAND2X8MTR)                                  0.045      0.339 f
  U963/Y (BUFX8MTR)                                      0.078      0.417 f
  U825/Y (BUFX2MTR)                                      0.113      0.530 f
  U15384/Y (CLKNAND2X2MTR)                               0.048      0.578 r
  U16530/Y (NAND2X2MTR)                                  0.040      0.618 f
  U546/Y (OR2X2MTR)                                      0.128      0.745 f
  U5465/Y (INVX4MTR)                                     0.072      0.818 r
  U17433/Y (NOR2BX1MTR)                                  0.098      0.916 r
  U10951/Y (OAI211X2MTR)                                 0.102      1.018 f
  U10952/Y (AOI31X4MTR)                                  0.122      1.139 r
  U12283/Y (NAND2BX4MTR)                                 0.063      1.202 f
  U4769/Y (AOI2BB1X2MTR)                                 0.084      1.286 r
  U4724/Y (OAI21X2MTR)                                   0.073      1.359 f
  U16080/Y (AOI2B1X4MTR)                                 0.093      1.453 r
  U15742/Y (NOR2X1MTR)                                   0.048      1.501 f
  PIM_result_reg_462_/D (DFFRHQX4MTR)                    0.000      1.501 f
  data arrival time                                                 1.501

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_462_/CK (DFFRHQX4MTR)                   0.000      1.600 r
  library setup time                                    -0.098      1.502
  data required time                                                1.502
  --------------------------------------------------------------------------
  data required time                                                1.502
  data arrival time                                                -1.501
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_8_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_8_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_8_/Q (DFFRHQX4MTR)
                                                         0.121      0.121 r
  U8397/Y (INVX1MTR)                                     0.034      0.155 f
  U8390/Y (NOR2X2MTR)                                    0.106      0.261 r
  U8601/Y (BUFX2MTR)                                     0.129      0.390 r
  U11901/Y (NAND2X1MTR)                                  0.068      0.458 f
  U9997/Y (OAI21X1MTR)                                   0.047      0.504 r
  U13173/Y (NOR2X2MTR)                                   0.048      0.553 f
  U1623/Y (NAND4X4MTR)                                   0.057      0.610 r
  U1039/Y (INVX2MTR)                                     0.043      0.653 f
  U10767/Y (NAND2X4MTR)                                  0.044      0.696 r
  U12311/Y (CLKAND2X2MTR)                                0.112      0.808 r
  U5906/Y (NAND2X2MTR)                                   0.048      0.856 f
  U6504/Y (INVX2MTR)                                     0.054      0.911 r
  U1448/Y (NAND2X4MTR)                                   0.053      0.964 f
  U1440/Y (NAND2X6MTR)                                   0.050      1.014 r
  U8020/Y (NAND2X2MTR)                                   0.043      1.056 f
  U7129/Y (NAND2X2MTR)                                   0.042      1.099 r
  U19696/Y (XOR2X2MTR)                                   0.080      1.178 r
  U15632/Y (OAI2BB2X4MTR)                                0.075      1.254 f
  U8320/Y (AOI21X6MTR)                                   0.081      1.335 r
  U7857/Y (NAND2X2MTR)                                   0.064      1.399 f
  U7547/Y (NAND2X4MTR)                                   0.051      1.450 r
  U14496/Y (OAI22X2MTR)                                  0.047      1.497 f
  U0_BANK_TOP/vACC_2_reg_1__2_/D (DFFRHQX4MTR)           0.000      1.497 f
  data arrival time                                                 1.497

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_1__2_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.102      1.498
  data required time                                                1.498
  --------------------------------------------------------------------------
  data required time                                                1.498
  data arrival time                                                -1.497
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.142      0.142 r
  U9359/Y (NAND2X6MTR)                                   0.064      0.206 f
  U11079/Y (INVX12MTR)                                   0.054      0.260 r
  U10031/Y (CLKNAND2X16MTR)                              0.050      0.310 f
  U1341/Y (INVX4MTR)                                     0.051      0.361 r
  U13218/Y (AND2X2MTR)                                   0.097      0.458 r
  U1186/Y (AOI21X2MTR)                                   0.030      0.489 f
  U11098/Y (NAND3X2MTR)                                  0.055      0.543 r
  U11669/Y (AND2X4MTR)                                   0.108      0.652 r
  U6698/Y (INVX2MTR)                                     0.035      0.687 f
  U5495/Y (NAND2X3MTR)                                   0.051      0.738 r
  U16246/Y (NAND2BX2MTR)                                 0.075      0.812 f
  U2363/Y (NOR2X4MTR)                                    0.074      0.887 r
  U3837/Y (INVX2MTR)                                     0.041      0.927 f
  U3808/Y (NAND2BX2MTR)                                  0.098      1.025 f
  U3781/Y (NOR2X1MTR)                                    0.064      1.090 r
  U4131/Y (NAND2BX1MTR)                                  0.065      1.155 f
  U9187/Y (NAND2X2MTR)                                   0.062      1.217 r
  U11179/Y (OAI2B1X4MTR)                                 0.066      1.283 f
  U209/Y (NAND2X2MTR)                                    0.047      1.329 r
  U11406/Y (NAND2X2MTR)                                  0.055      1.384 f
  U16172/Y (NAND2X4MTR)                                  0.047      1.431 r
  U16238/Y (OAI21X1MTR)                                  0.064      1.494 f
  U0_BANK_TOP/vACC_0_reg_7__16_/D (DFFRHQX4MTR)          0.000      1.494 f
  data arrival time                                                 1.494

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_7__16_/CK (DFFRHQX4MTR)         0.000      1.600 r
  library setup time                                    -0.104      1.496
  data required time                                                1.496
  --------------------------------------------------------------------------
  data required time                                                1.496
  data arrival time                                                -1.494
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U1666/Y (INVX12MTR)                                    0.037      0.174 f
  U1661/Y (NAND3X12MTR)                                  0.045      0.220 r
  U11998/Y (INVX10MTR)                                   0.038      0.258 f
  U1620/Y (INVX12MTR)                                    0.036      0.294 r
  U1352/Y (INVX6MTR)                                     0.032      0.326 f
  U10863/Y (AOI22X1MTR)                                  0.080      0.405 r
  U1185/Y (NAND3X2MTR)                                   0.082      0.487 f
  U5586/Y (CLKNAND2X2MTR)                                0.051      0.539 r
  U5546/Y (NAND2X2MTR)                                   0.072      0.611 f
  U10963/Y (NOR2X2MTR)                                   0.093      0.704 r
  U770/Y (OAI21X2MTR)                                    0.077      0.782 f
  U1586/Y (NAND2X2MTR)                                   0.052      0.833 r
  U13138/Y (NAND2X4MTR)                                  0.048      0.881 f
  U13100/Y (NAND2X4MTR)                                  0.042      0.923 r
  U9484/Y (NAND2X3MTR)                                   0.059      0.982 f
  U10730/Y (AOI21X2MTR)                                  0.092      1.074 r
  U1665/Y (XNOR2X2MTR)                                   0.083      1.157 r
  U3728/Y (CLKNAND2X2MTR)                                0.069      1.226 f
  U8898/Y (OAI2B1X4MTR)                                  0.044      1.271 r
  U6321/Y (NOR2X4MTR)                                    0.046      1.317 f
  U7881/Y (BUFX2MTR)                                     0.089      1.406 f
  U7002/Y (OAI21BX2MTR)                                  0.065      1.472 r
  U0_BANK_TOP/vACC_2_reg_3__10_/D (DFFRHQX2MTR)          0.000      1.472 r
  data arrival time                                                 1.472

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_3__10_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.126      1.474
  data required time                                                1.474
  --------------------------------------------------------------------------
  data required time                                                1.474
  data arrival time                                                -1.472
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.116      0.116 f
  U9271/Y (NOR2X2MTR)                                    0.050      0.166 r
  U9316/Y (AND2X2MTR)                                    0.112      0.277 r
  U8906/Y (INVX2MTR)                                     0.040      0.317 f
  U5212/Y (INVX4MTR)                                     0.048      0.365 r
  U6909/Y (NOR3X2MTR)                                    0.039      0.404 f
  U2256/Y (NOR2X1MTR)                                    0.055      0.459 r
  U6745/Y (OAI21X2MTR)                                   0.053      0.512 f
  U9323/Y (AOI21X2MTR)                                   0.079      0.591 r
  U9083/Y (CLKNAND2X4MTR)                                0.066      0.657 f
  U1478/Y (NOR2X1MTR)                                    0.112      0.769 r
  U661/Y (NOR2X4MTR)                                     0.049      0.818 f
  U569/Y (AND2X4MTR)                                     0.088      0.906 f
  U3789/Y (NAND2X3MTR)                                   0.043      0.949 r
  U3766/Y (NAND2X6MTR)                                   0.057      1.006 f
  U6425/Y (AOI21X2MTR)                                   0.090      1.096 r
  U1502/Y (XNOR2X2MTR)                                   0.084      1.180 r
  U7110/Y (OAI2B1X2MTR)                                  0.077      1.257 f
  U7094/Y (AOI21X4MTR)                                   0.077      1.335 r
  U7912/Y (CLKNAND2X2MTR)                                0.065      1.399 f
  U7006/Y (NAND2X4MTR)                                   0.052      1.451 r
  U10942/Y (OAI22X2MTR)                                  0.046      1.496 f
  U0_BANK_TOP/vACC_1_reg_2__2_/D (DFFRHQX4MTR)           0.000      1.496 f
  data arrival time                                                 1.496

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_2__2_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.102      1.498
  data required time                                                1.498
  --------------------------------------------------------------------------
  data required time                                                1.498
  data arrival time                                                -1.496
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_2_/Q (DFFRHQX8MTR)
                                                         0.108      0.108 r
  U16353/Y (INVX1MTR)                                    0.047      0.155 f
  U8709/Y (CLKOR2X1MTR)                                  0.128      0.283 f
  U10150/Y (INVX1MTR)                                    0.090      0.374 r
  U9714/Y (AOI22X1MTR)                                   0.074      0.448 f
  U2818/Y (NOR2BX1MTR)                                   0.121      0.569 f
  U5600/Y (NAND3X2MTR)                                   0.066      0.635 r
  U4566/Y (INVX3MTR)                                     0.046      0.681 f
  U5036/Y (NAND2X3MTR)                                   0.046      0.727 r
  U11653/Y (AND2X4MTR)                                   0.099      0.826 r
  U4877/Y (NOR2BX4MTR)                                   0.092      0.918 r
  U1393/Y (NAND2X6MTR)                                   0.058      0.976 f
  U11026/Y (OAI2B11X2MTR)                                0.094      1.071 r
  U7117/Y (XNOR2X1MTR)                                   0.093      1.164 r
  U7952/Y (NAND2X2MTR)                                   0.059      1.222 f
  U11095/Y (OAI2BB1X2MTR)                                0.054      1.277 r
  U7053/Y (NOR2X4MTR)                                    0.033      1.309 f
  U7010/Y (BUFX2MTR)                                     0.095      1.404 f
  U11089/Y (OAI21BX2MTR)                                 0.068      1.472 r
  U0_BANK_TOP/vACC_1_reg_0__10_/D (DFFRHQX2MTR)          0.000      1.472 r
  data arrival time                                                 1.472

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_0__10_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.126      1.474
  data required time                                                1.474
  --------------------------------------------------------------------------
  data required time                                                1.474
  data arrival time                                                -1.472
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U1026/Y (INVX12MTR)                                    0.031      0.144 r
  U10636/Y (CLKNAND2X16MTR)                              0.044      0.188 f
  U11009/Y (CLKNAND2X16MTR)                              0.039      0.227 r
  U10709/Y (NAND2X12MTR)                                 0.042      0.269 f
  U2141/Y (INVX20MTR)                                    0.047      0.316 r
  U11000/Y (INVX18MTR)                                   0.038      0.354 f
  U15778/Y (BUFX20MTR)                                   0.070      0.424 f
  U10407/Y (NOR2X8MTR)                                   0.051      0.475 r
  U15485/Y (INVX6MTR)                                    0.044      0.518 f
  U16036/Y (NOR2X6MTR)                                   0.066      0.584 r
  U7279/Y (OAI21X1MTR)                                   0.076      0.660 f
  U7298/Y (OAI2BB1X1MTR)                                 0.068      0.728 r
  U15738/Y (XNOR2X2MTR)                                  0.077      0.805 r
  U15737/Y (XNOR2X2MTR)                                  0.125      0.930 r
  U10411/Y (OAI21X1MTR)                                  0.088      1.018 f
  U5157/Y (OAI2BB1X1MTR)                                 0.064      1.082 r
  U14264/Y (NAND2X2MTR)                                  0.068      1.150 f
  U10406/Y (OAI21X2MTR)                                  0.105      1.256 r
  U12362/Y (AOI21X2MTR)                                  0.069      1.325 f
  U11332/Y (OAI21X2MTR)                                  0.049      1.374 r
  U10785/Y (XNOR2X2MTR)                                  0.056      1.430 f
  U1345/Y (NOR2X3MTR)                                    0.051      1.481 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_10_/D (DFFRHQX4MTR)
                                                         0.000      1.481 r
  data arrival time                                                 1.481

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_10_/CK (DFFRHQX4MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.117      1.483
  data required time                                                1.483
  --------------------------------------------------------------------------
  data required time                                                1.483
  data arrival time                                                -1.481
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U12245/Y (NAND3X12MTR)                                 0.098      0.249 f
  U12144/Y (INVX20MTR)                                   0.054      0.302 r
  U1723/Y (INVX12MTR)                                    0.031      0.333 f
  U598/Y (INVX8MTR)                                      0.036      0.369 r
  U1291/Y (BUFX8MTR)                                     0.072      0.442 r
  U1888/Y (CLKNAND2X2MTR)                                0.051      0.493 f
  U2643/Y (NAND4X4MTR)                                   0.046      0.538 r
  U918/Y (AND2X4MTR)                                     0.106      0.645 r
  U8724/Y (NOR2X1MTR)                                    0.066      0.710 f
  U3948/Y (NOR2X2MTR)                                    0.108      0.818 r
  U2904/Y (NAND2X2MTR)                                   0.094      0.912 f
  U493/Y (NOR2X2MTR)                                     0.082      0.994 r
  U6441/Y (CLKNAND2X2MTR)                                0.058      1.052 f
  U7162/Y (NAND2X4MTR)                                   0.052      1.104 r
  U1846/Y (NAND2X6MTR)                                   0.065      1.169 f
  U1844/Y (INVX2MTR)                                     0.045      1.214 r
  U1845/Y (INVX2MTR)                                     0.040      1.254 f
  U6377/Y (CLKNAND2X2MTR)                                0.035      1.288 r
  U2202/Y (OAI21X2MTR)                                   0.068      1.357 f
  U14893/Y (OAI22X1MTR)                                  0.061      1.418 r
  U0_BANK_TOP/vACC_3_reg_6__0_/D (DFFRQX4MTR)            0.000      1.418 r
  data arrival time                                                 1.418

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_6__0_/CK (DFFRQX4MTR)           0.000      1.600 r
  library setup time                                    -0.180      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.418
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1710/Y (NAND3X8MTR)                                   0.112      0.263 f
  U1670/Y (INVX12MTR)                                    0.069      0.332 r
  U1493/Y (BUFX8MTR)                                     0.077      0.409 r
  U1492/Y (CLKNAND2X2MTR)                                0.041      0.449 f
  U11176/Y (OAI2BB1X2MTR)                                0.040      0.489 r
  U11172/Y (INVX2MTR)                                    0.034      0.523 f
  U4556/Y (NAND3X4MTR)                                   0.037      0.560 r
  U1052/Y (NAND2X3MTR)                                   0.055      0.615 f
  U3966/Y (INVX3MTR)                                     0.054      0.669 r
  U6004/Y (NAND2X4MTR)                                   0.051      0.719 f
  U3890/Y (CLKNAND2X2MTR)                                0.039      0.759 r
  U3848/Y (INVX2MTR)                                     0.041      0.800 f
  U5895/Y (NAND2X2MTR)                                   0.045      0.845 r
  U7250/Y (NAND3X4MTR)                                   0.082      0.926 f
  U19723/Y (OAI2BB1X2MTR)                                0.104      1.030 f
  U7164/Y (AOI2B1X2MTR)                                  0.072      1.101 r
  U9171/Y (XNOR2X1MTR)                                   0.085      1.186 r
  U5728/Y (OAI21X2MTR)                                   0.077      1.263 f
  U4704/Y (NOR2X3MTR)                                    0.061      1.324 r
  U9019/Y (BUFX3MTR)                                     0.089      1.412 r
  U15302/Y (OAI21BX1MTR)                                 0.065      1.478 f
  U0_BANK_TOP/vACC_2_reg_1__13_/D (DFFRHQX2MTR)          0.000      1.478 f
  data arrival time                                                 1.478

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_1__13_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.120      1.480
  data required time                                                1.480
  --------------------------------------------------------------------------
  data required time                                                1.480
  data arrival time                                                -1.478
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U1026/Y (INVX12MTR)                                    0.031      0.144 r
  U10636/Y (CLKNAND2X16MTR)                              0.044      0.188 f
  U11009/Y (CLKNAND2X16MTR)                              0.039      0.227 r
  U10709/Y (NAND2X12MTR)                                 0.042      0.269 f
  U2141/Y (INVX20MTR)                                    0.047      0.316 r
  U11017/Y (INVX18MTR)                                   0.043      0.359 f
  U10536/Y (INVX14MTR)                                   0.037      0.396 r
  U1102/Y (INVX16MTR)                                    0.034      0.430 f
  U11253/Y (NOR2X12MTR)                                  0.042      0.472 r
  U10628/Y (INVX4MTR)                                    0.044      0.516 f
  U15466/Y (NOR2X1MTR)                                   0.078      0.594 r
  U15465/S (ADDFHX2MTR)                                  0.296      0.890 r
  U10722/Y (XNOR2X8MTR)                                  0.105      0.995 r
  U15931/Y (XNOR2X8MTR)                                  0.105      1.100 r
  U160/Y (NAND2X4MTR)                                    0.064      1.164 f
  U12438/Y (BUFX2MTR)                                    0.106      1.270 f
  U3242/Y (NAND2X2MTR)                                   0.044      1.313 r
  U15870/Y (XNOR2X1MTR)                                  0.063      1.376 r
  U15227/Y (NOR2BX1MTR)                                  0.100      1.476 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_5_/D (DFFRHQX2MTR)
                                                         0.000      1.476 r
  data arrival time                                                 1.476

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_5_/CK (DFFRHQX2MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.122      1.478
  data required time                                                1.478
  --------------------------------------------------------------------------
  data required time                                                1.478
  data arrival time                                                -1.476
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.116      0.116 f
  U9271/Y (NOR2X2MTR)                                    0.050      0.166 r
  U9316/Y (AND2X2MTR)                                    0.112      0.277 r
  U8906/Y (INVX2MTR)                                     0.040      0.317 f
  U5212/Y (INVX4MTR)                                     0.048      0.365 r
  U6909/Y (NOR3X2MTR)                                    0.039      0.404 f
  U2256/Y (NOR2X1MTR)                                    0.055      0.459 r
  U6745/Y (OAI21X2MTR)                                   0.053      0.512 f
  U9323/Y (AOI21X2MTR)                                   0.079      0.591 r
  U9083/Y (CLKNAND2X4MTR)                                0.066      0.657 f
  U1478/Y (NOR2X1MTR)                                    0.112      0.769 r
  U661/Y (NOR2X4MTR)                                     0.049      0.818 f
  U569/Y (AND2X4MTR)                                     0.088      0.906 f
  U3789/Y (NAND2X3MTR)                                   0.043      0.949 r
  U3766/Y (NAND2X6MTR)                                   0.057      1.006 f
  U11112/Y (OAI2BB1X2MTR)                                0.105      1.111 f
  U10809/Y (XNOR2X1MTR)                                  0.073      1.184 f
  U1595/Y (AOI22X2MTR)                                   0.100      1.283 r
  U4245/Y (NAND2X2MTR)                                   0.066      1.349 f
  U9064/Y (OAI22X4MTR)                                   0.084      1.433 r
  U10804/Y (OAI22X2MTR)                                  0.064      1.497 f
  U0_BANK_TOP/vACC_0_reg_2__7_/D (DFFRHQX4MTR)           0.000      1.497 f
  data arrival time                                                 1.497

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_2__7_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.102      1.498
  data required time                                                1.498
  --------------------------------------------------------------------------
  data required time                                                1.498
  data arrival time                                                -1.497
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_8_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_8_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_8_/Q (DFFRHQX4MTR)
                                                         0.121      0.121 r
  U8397/Y (INVX1MTR)                                     0.034      0.155 f
  U8390/Y (NOR2X2MTR)                                    0.106      0.261 r
  U8601/Y (BUFX2MTR)                                     0.129      0.390 r
  U11901/Y (NAND2X1MTR)                                  0.068      0.458 f
  U9997/Y (OAI21X1MTR)                                   0.047      0.504 r
  U13173/Y (NOR2X2MTR)                                   0.048      0.553 f
  U1623/Y (NAND4X4MTR)                                   0.057      0.610 r
  U1039/Y (INVX2MTR)                                     0.043      0.653 f
  U10767/Y (NAND2X4MTR)                                  0.044      0.696 r
  U12311/Y (CLKAND2X2MTR)                                0.112      0.808 r
  U5906/Y (NAND2X2MTR)                                   0.048      0.856 f
  U6504/Y (INVX2MTR)                                     0.054      0.911 r
  U1448/Y (NAND2X4MTR)                                   0.053      0.964 f
  U1440/Y (NAND2X6MTR)                                   0.050      1.014 r
  U8020/Y (NAND2X2MTR)                                   0.043      1.056 f
  U7129/Y (NAND2X2MTR)                                   0.042      1.099 r
  U19696/Y (XOR2X2MTR)                                   0.080      1.178 r
  U15632/Y (OAI2BB2X4MTR)                                0.075      1.254 f
  U8320/Y (AOI21X6MTR)                                   0.081      1.335 r
  U7857/Y (NAND2X2MTR)                                   0.064      1.399 f
  U7547/Y (NAND2X4MTR)                                   0.051      1.450 r
  U7842/Y (OAI22X2MTR)                                   0.047      1.497 f
  U0_BANK_TOP/vACC_0_reg_1__2_/D (DFFRHQX4MTR)           0.000      1.497 f
  data arrival time                                                 1.497

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_1__2_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.102      1.498
  data required time                                                1.498
  --------------------------------------------------------------------------
  data required time                                                1.498
  data arrival time                                                -1.497
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_8_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_8_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_8_/Q (DFFRHQX4MTR)
                                                         0.121      0.121 r
  U8397/Y (INVX1MTR)                                     0.034      0.155 f
  U8390/Y (NOR2X2MTR)                                    0.106      0.261 r
  U8601/Y (BUFX2MTR)                                     0.129      0.390 r
  U11901/Y (NAND2X1MTR)                                  0.068      0.458 f
  U9997/Y (OAI21X1MTR)                                   0.047      0.504 r
  U13173/Y (NOR2X2MTR)                                   0.048      0.553 f
  U1623/Y (NAND4X4MTR)                                   0.057      0.610 r
  U1039/Y (INVX2MTR)                                     0.043      0.653 f
  U10767/Y (NAND2X4MTR)                                  0.044      0.696 r
  U12311/Y (CLKAND2X2MTR)                                0.112      0.808 r
  U5906/Y (NAND2X2MTR)                                   0.048      0.856 f
  U6504/Y (INVX2MTR)                                     0.054      0.911 r
  U1448/Y (NAND2X4MTR)                                   0.053      0.964 f
  U1440/Y (NAND2X6MTR)                                   0.050      1.014 r
  U8020/Y (NAND2X2MTR)                                   0.043      1.056 f
  U7129/Y (NAND2X2MTR)                                   0.042      1.099 r
  U19696/Y (XOR2X2MTR)                                   0.080      1.178 r
  U15632/Y (OAI2BB2X4MTR)                                0.075      1.254 f
  U8320/Y (AOI21X6MTR)                                   0.081      1.335 r
  U7857/Y (NAND2X2MTR)                                   0.064      1.399 f
  U7547/Y (NAND2X4MTR)                                   0.051      1.450 r
  U8971/Y (OAI22X2MTR)                                   0.047      1.497 f
  U0_BANK_TOP/vACC_1_reg_1__2_/D (DFFRHQX4MTR)           0.000      1.497 f
  data arrival time                                                 1.497

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_1__2_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.102      1.498
  data required time                                                1.498
  --------------------------------------------------------------------------
  data required time                                                1.498
  data arrival time                                                -1.497
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_3_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_3_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_3_/Q (DFFRHQX1MTR)
                                                         0.164      0.164 f
  U6947/Y (AND2X4MTR)                                    0.107      0.271 f
  U6259/Y (INVX3MTR)                                     0.050      0.321 r
  U13186/Y (OAI22X1MTR)                                  0.065      0.387 f
  U11233/Y (OR2X2MTR)                                    0.108      0.495 f
  U3093/Y (NOR2X2MTR)                                    0.077      0.571 r
  U14696/Y (OAI2BB1X4MTR)                                0.063      0.635 f
  U3995/Y (INVX3MTR)                                     0.047      0.682 r
  U6679/Y (NAND2X2MTR)                                   0.063      0.746 f
  U5968/Y (AOI21X4MTR)                                   0.098      0.844 r
  U1480/Y (OAI21X4MTR)                                   0.068      0.912 f
  U5865/Y (NAND2X4MTR)                                   0.044      0.956 r
  U8582/Y (NAND2X2MTR)                                   0.066      1.022 f
  U1540/Y (AOI21X2MTR)                                   0.093      1.115 r
  U8024/Y (XNOR2X2MTR)                                   0.082      1.197 r
  U7152/Y (NAND2X2MTR)                                   0.069      1.266 f
  U6382/Y (NAND3X4MTR)                                   0.057      1.324 r
  U3718/Y (INVX2MTR)                                     0.045      1.369 f
  U2195/Y (OAI21X1MTR)                                   0.058      1.427 r
  U0_BANK_TOP/vACC_1_reg_6__10_/D (DFFRQX2MTR)           0.000      1.427 r
  data arrival time                                                 1.427

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_6__10_/CK (DFFRQX2MTR)          0.000      1.600 r
  library setup time                                    -0.171      1.429
  data required time                                                1.429
  --------------------------------------------------------------------------
  data required time                                                1.429
  data arrival time                                                -1.427
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_61_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U1237/Y (CLKNAND2X12MTR)                               0.034      0.297 r
  U8896/Y (NAND2X8MTR)                                   0.038      0.335 f
  U1095/Y (BUFX6MTR)                                     0.080      0.415 f
  U1053/Y (BUFX4MTR)                                     0.089      0.504 f
  U10474/Y (AOI22X2MTR)                                  0.104      0.608 r
  U17457/Y (OAI211X4MTR)                                 0.110      0.719 f
  U376/Y (NOR2BX2MTR)                                    0.110      0.829 r
  U11298/Y (NAND3BX4MTR)                                 0.095      0.923 f
  U16259/Y (NOR2X8MTR)                                   0.078      1.002 r
  U8146/Y (CLKNAND2X4MTR)                                0.057      1.058 f
  U9231/Y (NOR2X4MTR)                                    0.074      1.132 r
  U18024/Y (AOI31X4MTR)                                  0.103      1.235 f
  U7189/Y (AOI22X2MTR)                                   0.093      1.328 r
  U11045/Y (AOI21X2MTR)                                  0.057      1.385 f
  U14546/Y (NOR2X1MTR)                                   0.068      1.453 r
  PIM_result_reg_61_/D (DFFRHQX1MTR)                     0.000      1.453 r
  data arrival time                                                 1.453

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_61_/CK (DFFRHQX1MTR)                    0.000      1.600 r
  library setup time                                    -0.145      1.455
  data required time                                                1.455
  --------------------------------------------------------------------------
  data required time                                                1.455
  data arrival time                                                -1.453
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_189_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U1237/Y (CLKNAND2X12MTR)                               0.034      0.297 r
  U8896/Y (NAND2X8MTR)                                   0.038      0.335 f
  U1095/Y (BUFX6MTR)                                     0.080      0.415 f
  U1053/Y (BUFX4MTR)                                     0.089      0.504 f
  U10474/Y (AOI22X2MTR)                                  0.104      0.608 r
  U17457/Y (OAI211X4MTR)                                 0.110      0.719 f
  U376/Y (NOR2BX2MTR)                                    0.110      0.829 r
  U11298/Y (NAND3BX4MTR)                                 0.095      0.923 f
  U16259/Y (NOR2X8MTR)                                   0.078      1.002 r
  U8146/Y (CLKNAND2X4MTR)                                0.057      1.058 f
  U9231/Y (NOR2X4MTR)                                    0.074      1.132 r
  U18024/Y (AOI31X4MTR)                                  0.103      1.235 f
  U7189/Y (AOI22X2MTR)                                   0.093      1.328 r
  U11045/Y (AOI21X2MTR)                                  0.057      1.385 f
  U14545/Y (NOR2X1MTR)                                   0.068      1.453 r
  PIM_result_reg_189_/D (DFFRHQX1MTR)                    0.000      1.453 r
  data arrival time                                                 1.453

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_189_/CK (DFFRHQX1MTR)                   0.000      1.600 r
  library setup time                                    -0.145      1.455
  data required time                                                1.455
  --------------------------------------------------------------------------
  data required time                                                1.455
  data arrival time                                                -1.453
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_317_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U1237/Y (CLKNAND2X12MTR)                               0.034      0.297 r
  U8896/Y (NAND2X8MTR)                                   0.038      0.335 f
  U1095/Y (BUFX6MTR)                                     0.080      0.415 f
  U1053/Y (BUFX4MTR)                                     0.089      0.504 f
  U10474/Y (AOI22X2MTR)                                  0.104      0.608 r
  U17457/Y (OAI211X4MTR)                                 0.110      0.719 f
  U376/Y (NOR2BX2MTR)                                    0.110      0.829 r
  U11298/Y (NAND3BX4MTR)                                 0.095      0.923 f
  U16259/Y (NOR2X8MTR)                                   0.078      1.002 r
  U8146/Y (CLKNAND2X4MTR)                                0.057      1.058 f
  U9231/Y (NOR2X4MTR)                                    0.074      1.132 r
  U18024/Y (AOI31X4MTR)                                  0.103      1.235 f
  U7189/Y (AOI22X2MTR)                                   0.093      1.328 r
  U11045/Y (AOI21X2MTR)                                  0.057      1.385 f
  U14544/Y (NOR2X1MTR)                                   0.068      1.453 r
  PIM_result_reg_317_/D (DFFRHQX1MTR)                    0.000      1.453 r
  data arrival time                                                 1.453

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_317_/CK (DFFRHQX1MTR)                   0.000      1.600 r
  library setup time                                    -0.145      1.455
  data required time                                                1.455
  --------------------------------------------------------------------------
  data required time                                                1.455
  data arrival time                                                -1.453
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_445_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U1237/Y (CLKNAND2X12MTR)                               0.034      0.297 r
  U8896/Y (NAND2X8MTR)                                   0.038      0.335 f
  U1095/Y (BUFX6MTR)                                     0.080      0.415 f
  U1053/Y (BUFX4MTR)                                     0.089      0.504 f
  U10474/Y (AOI22X2MTR)                                  0.104      0.608 r
  U17457/Y (OAI211X4MTR)                                 0.110      0.719 f
  U376/Y (NOR2BX2MTR)                                    0.110      0.829 r
  U11298/Y (NAND3BX4MTR)                                 0.095      0.923 f
  U16259/Y (NOR2X8MTR)                                   0.078      1.002 r
  U8146/Y (CLKNAND2X4MTR)                                0.057      1.058 f
  U9231/Y (NOR2X4MTR)                                    0.074      1.132 r
  U18024/Y (AOI31X4MTR)                                  0.103      1.235 f
  U7189/Y (AOI22X2MTR)                                   0.093      1.328 r
  U11045/Y (AOI21X2MTR)                                  0.057      1.385 f
  U14543/Y (NOR2X1MTR)                                   0.068      1.453 r
  PIM_result_reg_445_/D (DFFRHQX1MTR)                    0.000      1.453 r
  data arrival time                                                 1.453

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_445_/CK (DFFRHQX1MTR)                   0.000      1.600 r
  library setup time                                    -0.145      1.455
  data required time                                                1.455
  --------------------------------------------------------------------------
  data required time                                                1.455
  data arrival time                                                -1.453
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/detect_pos_edge_reg_1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1710/Y (NAND3X8MTR)                                   0.112      0.263 f
  U1670/Y (INVX12MTR)                                    0.069      0.332 r
  U1403/Y (INVX8MTR)                                     0.041      0.373 f
  U1329/Y (INVX6MTR)                                     0.040      0.413 r
  U8706/Y (INVX1MTR)                                     0.043      0.456 f
  U949/Y (CLKOR2X1MTR)                                   0.114      0.570 f
  U865/Y (NAND3X2MTR)                                    0.057      0.627 r
  U1706/Y (NAND2X2MTR)                                   0.084      0.711 f
  U600/Y (INVX2MTR)                                      0.096      0.807 r
  U2929/Y (NAND2X1MTR)                                   0.068      0.875 f
  U4828/Y (NAND3BX2MTR)                                  0.136      1.010 f
  U369/Y (NOR2BX4MTR)                                    0.076      1.086 r
  U2817/Y (OAI21X4MTR)                                   0.056      1.142 f
  U3212/Y (NAND3X8MTR)                                   0.059      1.202 r
  U15305/Y (NAND2X2MTR)                                  0.057      1.258 f
  U11366/Y (NAND2X4MTR)                                  0.044      1.303 r
  U6290/Y (INVX3MTR)                                     0.039      1.341 f
  U1512/Y (NOR4X1MTR)                                    0.075      1.416 r
  U0_BANK_TOP/detect_pos_edge_reg_1_/D (DFFRQX2MTR)      0.000      1.416 r
  data arrival time                                                 1.416

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/detect_pos_edge_reg_1_/CK (DFFRQX2MTR)     0.000      1.600 r
  library setup time                                    -0.182      1.418
  data required time                                                1.418
  --------------------------------------------------------------------------
  data required time                                                1.418
  data arrival time                                                -1.416
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.121      0.121 r
  U1026/Y (INVX12MTR)                                    0.028      0.149 f
  U10636/Y (CLKNAND2X16MTR)                              0.034      0.183 r
  U11009/Y (CLKNAND2X16MTR)                              0.042      0.226 f
  U10222/Y (INVX4MTR)                                    0.064      0.289 r
  U8701/Y (INVX4MTR)                                     0.051      0.341 f
  U16753/Y (OAI2BB1X2MTR)                                0.046      0.387 r
  U6449/Y (NOR2X1MTR)                                    0.053      0.440 f
  U467/Y (OAI21X2MTR)                                    0.112      0.552 r
  U7629/Y (AOI21X4MTR)                                   0.089      0.641 f
  U15833/Y (OAI21X2MTR)                                  0.089      0.729 r
  U7641/Y (XNOR2X1MTR)                                   0.088      0.817 r
  U6519/Y (NOR2BX4MTR)                                   0.130      0.948 r
  U5875/Y (NOR2X2MTR)                                    0.050      0.998 f
  U2258/Y (INVX1MTR)                                     0.041      1.039 r
  U7217/Y (NAND2X2MTR)                                   0.044      1.082 f
  U7667/Y (XOR2X2MTR)                                    0.077      1.159 f
  U7643/Y (NOR4X1MTR)                                    0.147      1.306 r
  U15484/Y (NAND2X2MTR)                                  0.076      1.382 f
  U5277/Y (NOR2X2MTR)                                    0.080      1.462 r
  U19651/Y (AOI21X2MTR)                                  0.039      1.500 f
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/D (DFFRHQX4MTR)
                                                         0.000      1.500 f
  data arrival time                                                 1.500

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/CK (DFFRHQX4MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.098      1.502
  data required time                                                1.502
  --------------------------------------------------------------------------
  data required time                                                1.502
  data arrival time                                                -1.500
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U1666/Y (INVX12MTR)                                    0.037      0.174 f
  U1661/Y (NAND3X12MTR)                                  0.045      0.220 r
  U8911/Y (BUFX10MTR)                                    0.080      0.299 r
  U1327/Y (NAND2BX4MTR)                                  0.067      0.366 r
  U696/Y (CLKNAND2X2MTR)                                 0.040      0.406 f
  U4577/Y (NOR2X2MTR)                                    0.055      0.461 r
  U7511/Y (NAND2X2MTR)                                   0.061      0.522 f
  U7506/Y (NAND2X3MTR)                                   0.047      0.568 r
  U7513/Y (NAND2X4MTR)                                   0.059      0.627 f
  U8409/Y (INVX2MTR)                                     0.045      0.672 r
  U893/Y (NAND2X4MTR)                                    0.050      0.722 f
  U643/Y (INVX2MTR)                                      0.038      0.761 r
  U7774/Y (NOR2X2MTR)                                    0.031      0.792 f
  U530/Y (NOR2X4MTR)                                     0.064      0.856 r
  U8370/Y (OAI21X4MTR)                                   0.064      0.921 f
  U9588/Y (AOI21X8MTR)                                   0.101      1.022 r
  U11166/Y (NOR2X3MTR)                                   0.045      1.066 f
  U11347/Y (NOR2X2MTR)                                   0.065      1.131 r
  U1505/Y (XNOR2X2MTR)                                   0.077      1.209 r
  U1504/Y (NAND2X2MTR)                                   0.067      1.276 f
  U2767/Y (NAND3X2MTR)                                   0.058      1.334 r
  U6983/Y (NAND3X2MTR)                                   0.072      1.406 f
  U6810/Y (OAI21X2MTR)                                   0.045      1.450 r
  U0_BANK_TOP/vACC_0_reg_1__4_/D (DFFRHQX1MTR)           0.000      1.450 r
  data arrival time                                                 1.450

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_1__4_/CK (DFFRHQX1MTR)          0.000      1.600 r
  library setup time                                    -0.148      1.452
  data required time                                                1.452
  --------------------------------------------------------------------------
  data required time                                                1.452
  data arrival time                                                -1.450
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U1666/Y (INVX12MTR)                                    0.037      0.174 f
  U1661/Y (NAND3X12MTR)                                  0.045      0.220 r
  U1726/Y (INVX12MTR)                                    0.041      0.260 f
  U9753/Y (INVX6MTR)                                     0.037      0.298 r
  U9752/Y (INVX1MTR)                                     0.044      0.341 f
  U6875/Y (CLKNAND2X2MTR)                                0.037      0.378 r
  U14925/Y (NOR2BX4MTR)                                  0.079      0.457 r
  U560/Y (NAND3BX2MTR)                                   0.082      0.539 f
  U10685/Y (OAI2BB1X4MTR)                                0.110      0.649 f
  U971/Y (INVX3MTR)                                      0.046      0.695 r
  U7036/Y (NAND2X4MTR)                                   0.047      0.742 f
  U7026/Y (INVX4MTR)                                     0.034      0.775 r
  U3914/Y (OAI21X3MTR)                                   0.058      0.834 f
  U3868/Y (INVX2MTR)                                     0.047      0.881 r
  U4316/Y (NAND2X3MTR)                                   0.049      0.930 f
  U9375/Y (INVX3MTR)                                     0.049      0.980 r
  U11262/Y (NAND2X3MTR)                                  0.045      1.024 f
  U9413/Y (AOI21X2MTR)                                   0.079      1.103 r
  U3037/Y (XNOR2X1MTR)                                   0.085      1.188 r
  U5750/Y (NOR2X2MTR)                                    0.057      1.245 f
  U11483/Y (AOI2BB1X4MTR)                                0.073      1.318 r
  U7866/Y (NAND3X4MTR)                                   0.072      1.389 f
  U14902/Y (NAND2X2MTR)                                  0.053      1.442 r
  U10789/Y (OAI2BB1X2MTR)                                0.044      1.486 f
  U0_BANK_TOP/vACC_1_reg_0__1_/D (DFFRHQX2MTR)           0.000      1.486 f
  data arrival time                                                 1.486

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_0__1_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.112      1.488
  data required time                                                1.488
  --------------------------------------------------------------------------
  data required time                                                1.488
  data arrival time                                                -1.486
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.124      0.124 r
  U1378/Y (INVX8MTR)                                     0.036      0.160 f
  U6955/Y (NAND2X4MTR)                                   0.053      0.213 r
  U6931/Y (INVX2MTR)                                     0.055      0.268 f
  U13367/Y (NAND2X1MTR)                                  0.043      0.311 r
  U13366/Y (OAI21X2MTR)                                  0.047      0.358 f
  U13722/Y (NOR3X2MTR)                                   0.114      0.473 r
  U13720/Y (OAI211X2MTR)                                 0.137      0.609 f
  U11572/Y (INVX1MTR)                                    0.059      0.668 r
  U3984/Y (CLKNAND2X2MTR)                                0.059      0.727 f
  U4389/Y (CLKNAND2X2MTR)                                0.041      0.768 r
  U6527/Y (NAND2X2MTR)                                   0.056      0.823 f
  U11954/Y (OAI2BB1X4MTR)                                0.103      0.926 f
  U7214/Y (INVX2MTR)                                     0.055      0.981 r
  U13313/Y (AOI2BB1X1MTR)                                0.102      1.082 r
  U9136/Y (XNOR2X1MTR)                                   0.082      1.165 r
  U16240/Y (AOI22X2MTR)                                  0.062      1.227 f
  U3222/Y (AOI21X2MTR)                                   0.135      1.362 r
  U11625/Y (AOI2BB1X8MTR)                                0.051      1.413 f
  U11194/Y (OAI22X2MTR)                                  0.057      1.470 r
  U0_BANK_TOP/vACC_2_reg_0__6_/D (DFFRHQX4MTR)           0.000      1.470 r
  data arrival time                                                 1.470

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_0__6_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.128      1.472
  data required time                                                1.472
  --------------------------------------------------------------------------
  data required time                                                1.472
  data arrival time                                                -1.470
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_78_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U11700/Y (NOR2X6MTR)                                   0.030      0.266 f
  U1267/Y (INVX6MTR)                                     0.028      0.294 r
  U10431/Y (NAND2X8MTR)                                  0.045      0.339 f
  U963/Y (BUFX8MTR)                                      0.078      0.417 f
  U825/Y (BUFX2MTR)                                      0.113      0.530 f
  U15384/Y (CLKNAND2X2MTR)                               0.048      0.578 r
  U16530/Y (NAND2X2MTR)                                  0.040      0.618 f
  U546/Y (OR2X2MTR)                                      0.128      0.745 f
  U5465/Y (INVX4MTR)                                     0.072      0.818 r
  U17433/Y (NOR2BX1MTR)                                  0.098      0.916 r
  U10951/Y (OAI211X2MTR)                                 0.102      1.018 f
  U10952/Y (AOI31X4MTR)                                  0.122      1.139 r
  U12283/Y (NAND2BX4MTR)                                 0.063      1.202 f
  U4769/Y (AOI2BB1X2MTR)                                 0.084      1.286 r
  U4724/Y (OAI21X2MTR)                                   0.073      1.359 f
  U16080/Y (AOI2B1X4MTR)                                 0.093      1.453 r
  U15745/Y (NOR2X1MTR)                                   0.048      1.501 f
  PIM_result_reg_78_/D (DFFRHQX4MTR)                     0.000      1.501 f
  data arrival time                                                 1.501

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_78_/CK (DFFRHQX4MTR)                    0.000      1.600 r
  library setup time                                    -0.097      1.503
  data required time                                                1.503
  --------------------------------------------------------------------------
  data required time                                                1.503
  data arrival time                                                -1.501
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1710/Y (NAND3X8MTR)                                   0.112      0.263 f
  U1670/Y (INVX12MTR)                                    0.069      0.332 r
  U1493/Y (BUFX8MTR)                                     0.077      0.409 r
  U1492/Y (CLKNAND2X2MTR)                                0.041      0.449 f
  U11176/Y (OAI2BB1X2MTR)                                0.040      0.489 r
  U11172/Y (INVX2MTR)                                    0.034      0.523 f
  U4556/Y (NAND3X4MTR)                                   0.037      0.560 r
  U1052/Y (NAND2X3MTR)                                   0.055      0.615 f
  U3966/Y (INVX3MTR)                                     0.054      0.669 r
  U6004/Y (NAND2X4MTR)                                   0.051      0.719 f
  U3890/Y (CLKNAND2X2MTR)                                0.039      0.759 r
  U3848/Y (INVX2MTR)                                     0.041      0.800 f
  U5895/Y (NAND2X2MTR)                                   0.045      0.845 r
  U7250/Y (NAND3X4MTR)                                   0.082      0.926 f
  U19723/Y (OAI2BB1X2MTR)                                0.104      1.030 f
  U7164/Y (AOI2B1X2MTR)                                  0.072      1.101 r
  U9171/Y (XNOR2X1MTR)                                   0.085      1.186 r
  U5728/Y (OAI21X2MTR)                                   0.077      1.263 f
  U4704/Y (NOR2X3MTR)                                    0.061      1.324 r
  U9019/Y (BUFX3MTR)                                     0.089      1.412 r
  U15301/Y (OAI21BX1MTR)                                 0.065      1.478 f
  U0_BANK_TOP/vACC_0_reg_1__13_/D (DFFRHQX2MTR)          0.000      1.478 f
  data arrival time                                                 1.478

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_1__13_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.120      1.480
  data required time                                                1.480
  --------------------------------------------------------------------------
  data required time                                                1.480
  data arrival time                                                -1.478
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1710/Y (NAND3X8MTR)                                   0.112      0.263 f
  U1670/Y (INVX12MTR)                                    0.069      0.332 r
  U1685/Y (INVX4MTR)                                     0.045      0.376 f
  U1163/Y (NAND2BX2MTR)                                  0.099      0.475 f
  U10347/Y (OAI21X3MTR)                                  0.037      0.512 r
  U10334/Y (OAI21X2MTR)                                  0.064      0.577 f
  U3542/Y (CLKNAND2X2MTR)                                0.070      0.647 r
  U950/Y (CLKNAND2X2MTR)                                 0.064      0.710 f
  U3389/Y (CLKNAND2X2MTR)                                0.046      0.756 r
  U1581/Y (NAND2X2MTR)                                   0.055      0.812 f
  U703/Y (NAND2X2MTR)                                    0.053      0.864 r
  U5862/Y (CLKNAND2X4MTR)                                0.059      0.923 f
  U4797/Y (CLKNAND2X4MTR)                                0.045      0.968 r
  U1175/Y (NAND2X6MTR)                                   0.055      1.023 f
  U1173/Y (AOI21X1MTR)                                   0.090      1.113 r
  U955/Y (XNOR2X2MTR)                                    0.083      1.195 r
  U952/Y (NAND2X2MTR)                                    0.068      1.263 f
  U9108/Y (OAI2B1X4MTR)                                  0.054      1.317 r
  U11598/Y (NOR2X4MTR)                                   0.052      1.369 f
  U15677/Y (OAI21BX1MTR)                                 0.059      1.428 r
  U0_BANK_TOP/vACC_0_reg_7__12_/D (DFFRQX2MTR)           0.000      1.428 r
  data arrival time                                                 1.428

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_7__12_/CK (DFFRQX2MTR)          0.000      1.600 r
  library setup time                                    -0.170      1.430
  data required time                                                1.430
  --------------------------------------------------------------------------
  data required time                                                1.430
  data arrival time                                                -1.428
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.116      0.116 f
  U9271/Y (NOR2X2MTR)                                    0.050      0.166 r
  U9316/Y (AND2X2MTR)                                    0.112      0.277 r
  U8906/Y (INVX2MTR)                                     0.040      0.317 f
  U5212/Y (INVX4MTR)                                     0.048      0.365 r
  U6909/Y (NOR3X2MTR)                                    0.039      0.404 f
  U2256/Y (NOR2X1MTR)                                    0.055      0.459 r
  U6745/Y (OAI21X2MTR)                                   0.053      0.512 f
  U9323/Y (AOI21X2MTR)                                   0.079      0.591 r
  U9083/Y (CLKNAND2X4MTR)                                0.066      0.657 f
  U1478/Y (NOR2X1MTR)                                    0.112      0.769 r
  U661/Y (NOR2X4MTR)                                     0.049      0.818 f
  U569/Y (AND2X4MTR)                                     0.088      0.906 f
  U3789/Y (NAND2X3MTR)                                   0.043      0.949 r
  U3766/Y (NAND2X6MTR)                                   0.057      1.006 f
  U11112/Y (OAI2BB1X2MTR)                                0.105      1.111 f
  U10809/Y (XNOR2X1MTR)                                  0.073      1.184 f
  U1595/Y (AOI22X2MTR)                                   0.100      1.283 r
  U4245/Y (NAND2X2MTR)                                   0.066      1.349 f
  U9064/Y (OAI22X4MTR)                                   0.084      1.433 r
  U10805/Y (OAI22X2MTR)                                  0.064      1.497 f
  U0_BANK_TOP/vACC_3_reg_2__7_/D (DFFRHQX4MTR)           0.000      1.497 f
  data arrival time                                                 1.497

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_2__7_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.102      1.498
  data required time                                                1.498
  --------------------------------------------------------------------------
  data required time                                                1.498
  data arrival time                                                -1.497
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_3_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_3_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_3_/Q (DFFRHQX1MTR)
                                                         0.166      0.166 r
  U6947/Y (AND2X4MTR)                                    0.125      0.291 r
  U6259/Y (INVX3MTR)                                     0.045      0.337 f
  U3146/Y (NOR2X1MTR)                                    0.060      0.397 r
  U7722/Y (AOI2BB1X1MTR)                                 0.047      0.443 f
  U5141/Y (AND3X2MTR)                                    0.097      0.541 f
  U6828/Y (NAND2X2MTR)                                   0.053      0.593 r
  U3055/Y (INVX2MTR)                                     0.050      0.643 f
  U3969/Y (NOR2X3MTR)                                    0.081      0.725 r
  U8229/Y (OAI21X2MTR)                                   0.095      0.820 f
  U7613/Y (AOI21X4MTR)                                   0.120      0.939 r
  U6468/Y (NAND2X6MTR)                                   0.081      1.020 f
  U1409/Y (AOI21X4MTR)                                   0.078      1.098 r
  U6433/Y (XNOR2X1MTR)                                   0.077      1.176 r
  U5776/Y (OAI22X2MTR)                                   0.078      1.254 f
  U1516/Y (NOR2X4MTR)                                    0.093      1.347 r
  U154/Y (NAND2X3MTR)                                    0.055      1.402 f
  U113/Y (CLKNAND2X4MTR)                                 0.048      1.450 r
  U9014/Y (OAI22X2MTR)                                   0.046      1.495 f
  U0_BANK_TOP/vACC_3_reg_6__1_/D (DFFRHQX4MTR)           0.000      1.495 f
  data arrival time                                                 1.495

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_6__1_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.103      1.497
  data required time                                                1.497
  --------------------------------------------------------------------------
  data required time                                                1.497
  data arrival time                                                -1.495
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1710/Y (NAND3X8MTR)                                   0.112      0.263 f
  U1746/Y (BUFX10MTR)                                    0.102      0.365 f
  U1324/Y (INVX4MTR)                                     0.050      0.415 r
  U2308/Y (NAND2X1MTR)                                   0.061      0.477 f
  U6147/Y (CLKNAND2X2MTR)                                0.046      0.523 r
  U8184/Y (INVX2MTR)                                     0.033      0.556 f
  U15363/Y (NAND3X4MTR)                                  0.036      0.592 r
  U1063/Y (NAND2X4MTR)                                   0.043      0.636 f
  U979/Y (NAND2X3MTR)                                    0.045      0.680 r
  U787/Y (NAND2BX4MTR)                                   0.076      0.757 r
  U8142/Y (NAND2X2MTR)                                   0.047      0.804 f
  U6535/Y (INVX2MTR)                                     0.050      0.854 r
  U8190/Y (NAND2X4MTR)                                   0.061      0.915 f
  U10471/Y (OAI2B1X8MTR)                                 0.106      1.021 r
  U412/Y (NAND2X4MTR)                                    0.060      1.081 f
  U348/Y (NAND2X6MTR)                                    0.052      1.133 r
  U203/Y (NAND2X2MTR)                                    0.066      1.199 f
  U7092/Y (NOR2X2MTR)                                    0.074      1.273 r
  U16128/Y (XOR2X2MTR)                                   0.110      1.383 r
  U17443/Y (OAI22X1MTR)                                  0.090      1.473 f
  U0_BANK_TOP/vACC_3_reg_7__20_/D (DFFRQX4MTR)           0.000      1.473 f
  data arrival time                                                 1.473

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_7__20_/CK (DFFRQX4MTR)          0.000      1.600 r
  library setup time                                    -0.125      1.475
  data required time                                                1.475
  --------------------------------------------------------------------------
  data required time                                                1.475
  data arrival time                                                -1.473
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1710/Y (NAND3X8MTR)                                   0.112      0.263 f
  U1746/Y (BUFX10MTR)                                    0.102      0.365 f
  U1324/Y (INVX4MTR)                                     0.050      0.415 r
  U2308/Y (NAND2X1MTR)                                   0.061      0.477 f
  U6147/Y (CLKNAND2X2MTR)                                0.046      0.523 r
  U8184/Y (INVX2MTR)                                     0.033      0.556 f
  U15363/Y (NAND3X4MTR)                                  0.036      0.592 r
  U1063/Y (NAND2X4MTR)                                   0.043      0.636 f
  U979/Y (NAND2X3MTR)                                    0.045      0.680 r
  U787/Y (NAND2BX4MTR)                                   0.076      0.757 r
  U8142/Y (NAND2X2MTR)                                   0.047      0.804 f
  U6535/Y (INVX2MTR)                                     0.050      0.854 r
  U8190/Y (NAND2X4MTR)                                   0.061      0.915 f
  U10471/Y (OAI2B1X8MTR)                                 0.106      1.021 r
  U412/Y (NAND2X4MTR)                                    0.060      1.081 f
  U348/Y (NAND2X6MTR)                                    0.052      1.133 r
  U203/Y (NAND2X2MTR)                                    0.066      1.199 f
  U7092/Y (NOR2X2MTR)                                    0.074      1.273 r
  U16128/Y (XOR2X2MTR)                                   0.110      1.383 r
  U17441/Y (OAI22X1MTR)                                  0.090      1.473 f
  U0_BANK_TOP/vACC_0_reg_7__20_/D (DFFRQX4MTR)           0.000      1.473 f
  data arrival time                                                 1.473

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_7__20_/CK (DFFRQX4MTR)          0.000      1.600 r
  library setup time                                    -0.125      1.475
  data required time                                                1.475
  --------------------------------------------------------------------------
  data required time                                                1.475
  data arrival time                                                -1.473
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.123      0.123 f
  U7090/Y (INVX8MTR)                                     0.038      0.161 r
  U9999/Y (CLKNAND2X2MTR)                                0.086      0.247 f
  U9998/Y (INVX1MTR)                                     0.084      0.331 r
  U2710/Y (NAND2X1MTR)                                   0.071      0.402 f
  U10126/Y (OAI211X2MTR)                                 0.055      0.457 r
  U1059/Y (NAND3BX4MTR)                                  0.101      0.558 r
  U1986/Y (NAND2X1MTR)                                   0.138      0.696 f
  U1455/Y (AOI2B1X4MTR)                                  0.134      0.830 r
  U15307/Y (OAI21X4MTR)                                  0.077      0.907 f
  U9272/Y (NAND2BX2MTR)                                  0.050      0.957 r
  U13267/Y (CLKNAND2X2MTR)                               0.040      0.997 f
  U2171/Y (OAI21BX2MTR)                                  0.106      1.103 f
  U6385/Y (XNOR2X2MTR)                                   0.073      1.176 f
  U6365/Y (NOR2X2MTR)                                    0.088      1.264 r
  U5708/Y (NOR2X2MTR)                                    0.044      1.308 f
  U10759/Y (OAI2BB1X4MTR)                                0.091      1.399 f
  U11464/Y (OAI2BB2X2MTR)                                0.074      1.473 r
  U0_BANK_TOP/vACC_0_reg_1__6_/D (DFFRHQX2MTR)           0.000      1.473 r
  data arrival time                                                 1.473

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_1__6_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.125      1.475
  data required time                                                1.475
  --------------------------------------------------------------------------
  data required time                                                1.475
  data arrival time                                                -1.473
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.132      0.132 f
  U610/Y (BUFX14MTR)                                     0.088      0.220 f
  U10031/Y (CLKNAND2X16MTR)                              0.045      0.265 r
  U1337/Y (BUFX16MTR)                                    0.066      0.331 r
  U7568/Y (INVX8MTR)                                     0.027      0.358 f
  U689/Y (NAND2X1MTR)                                    0.028      0.385 r
  U824/Y (OAI2B1X1MTR)                                   0.081      0.466 f
  U11884/Y (OAI21BX4MTR)                                 0.097      0.563 r
  U11808/Y (NAND2X2MTR)                                  0.071      0.634 f
  U3926/Y (INVX2MTR)                                     0.051      0.685 r
  U872/Y (CLKNAND2X4MTR)                                 0.059      0.744 f
  U11569/Y (AOI21X3MTR)                                  0.113      0.856 r
  U11086/Y (OAI2B1X4MTR)                                 0.062      0.918 f
  U11355/Y (INVX3MTR)                                    0.044      0.962 r
  U11260/Y (NAND2X6MTR)                                  0.059      1.021 f
  U8435/Y (INVX3MTR)                                     0.052      1.074 r
  U13360/Y (XNOR2X2MTR)                                  0.096      1.169 r
  U11373/Y (OAI2BB1X4MTR)                                0.118      1.287 r
  U7100/Y (MXI2X4MTR)                                    0.068      1.355 f
  U7948/Y (OAI22X1MTR)                                   0.063      1.418 r
  U0_BANK_TOP/vACC_3_reg_4__0_/D (DFFRQX4MTR)            0.000      1.418 r
  data arrival time                                                 1.418

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_4__0_/CK (DFFRQX4MTR)           0.000      1.600 r
  library setup time                                    -0.180      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.418
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 r
  U1363/Y (INVX4MTR)                                     0.042      0.171 f
  U7801/Y (INVX3MTR)                                     0.039      0.210 r
  U1333/Y (NAND2BX4MTR)                                  0.079      0.289 r
  U11450/Y (NAND2BX1MTR)                                 0.069      0.358 r
  U16439/Y (CLKNAND2X2MTR)                               0.042      0.400 f
  U10433/Y (NOR2X2MTR)                                   0.065      0.465 r
  U16440/Y (NAND4X4MTR)                                  0.095      0.561 f
  U3049/Y (INVX1MTR)                                     0.056      0.617 r
  U7904/Y (CLKNAND2X2MTR)                                0.057      0.674 f
  U4965/Y (NOR2X4MTR)                                    0.080      0.754 r
  U642/Y (OAI21X6MTR)                                    0.064      0.818 f
  U11184/Y (AOI21X4MTR)                                  0.093      0.911 r
  U1462/Y (OAI21X8MTR)                                   0.078      0.988 f
  U9389/Y (BUFX8MTR)                                     0.088      1.076 f
  U11441/Y (AOI21X8MTR)                                  0.056      1.132 r
  U7493/Y (XOR2X2MTR)                                    0.082      1.214 r
  U10761/Y (OAI22X4MTR)                                  0.066      1.280 f
  U167/Y (NOR2X4MTR)                                     0.069      1.349 r
  U7795/Y (BUFX2MTR)                                     0.097      1.446 r
  U11445/Y (OAI21BX2MTR)                                 0.054      1.500 f
  U0_BANK_TOP/vACC_1_reg_4__9_/D (DFFRHQX4MTR)           0.000      1.500 f
  data arrival time                                                 1.500

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_4__9_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.098      1.502
  data required time                                                1.502
  --------------------------------------------------------------------------
  data required time                                                1.502
  data arrival time                                                -1.500
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.115      0.115 f
  U1378/Y (INVX8MTR)                                     0.041      0.156 r
  U6954/Y (INVX6MTR)                                     0.039      0.195 f
  U4413/Y (NOR2BX2MTR)                                   0.142      0.337 r
  U13012/Y (AOI22X1MTR)                                  0.132      0.469 f
  U15285/Y (AND2X4MTR)                                   0.104      0.573 f
  U15284/Y (NAND3X4MTR)                                  0.045      0.619 r
  U5545/Y (INVX4MTR)                                     0.036      0.654 f
  U2984/Y (NOR2X2MTR)                                    0.076      0.730 r
  U3409/Y (INVX2MTR)                                     0.048      0.779 f
  U3320/Y (OAI21X2MTR)                                   0.049      0.828 r
  U4342/Y (NAND2X2MTR)                                   0.073      0.901 f
  U397/Y (NAND2X4MTR)                                    0.047      0.948 r
  U14204/Y (INVX3MTR)                                    0.033      0.981 f
  U4772/Y (NAND2X6MTR)                                   0.047      1.028 r
  U5319/Y (INVX1MTR)                                     0.045      1.073 f
  U2021/Y (XOR2X1MTR)                                    0.072      1.145 f
  U13156/Y (AOI22X2MTR)                                  0.092      1.237 r
  U13152/Y (OAI2BB1X4MTR)                                0.066      1.303 f
  U6301/Y (MXI2X2MTR)                                    0.108      1.410 r
  U17547/Y (OAI22X2MTR)                                  0.069      1.479 f
  U0_BANK_TOP/vACC_3_reg_0__0_/D (DFFRHQX2MTR)           0.000      1.479 f
  data arrival time                                                 1.479

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_0__0_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.119      1.481
  data required time                                                1.481
  --------------------------------------------------------------------------
  data required time                                                1.481
  data arrival time                                                -1.479
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.115      0.115 f
  U1378/Y (INVX8MTR)                                     0.041      0.156 r
  U6954/Y (INVX6MTR)                                     0.039      0.195 f
  U4413/Y (NOR2BX2MTR)                                   0.142      0.337 r
  U13012/Y (AOI22X1MTR)                                  0.132      0.469 f
  U15285/Y (AND2X4MTR)                                   0.104      0.573 f
  U15284/Y (NAND3X4MTR)                                  0.045      0.619 r
  U5545/Y (INVX4MTR)                                     0.036      0.654 f
  U2984/Y (NOR2X2MTR)                                    0.076      0.730 r
  U3409/Y (INVX2MTR)                                     0.048      0.779 f
  U3320/Y (OAI21X2MTR)                                   0.049      0.828 r
  U4342/Y (NAND2X2MTR)                                   0.073      0.901 f
  U397/Y (NAND2X4MTR)                                    0.047      0.948 r
  U14204/Y (INVX3MTR)                                    0.033      0.981 f
  U4772/Y (NAND2X6MTR)                                   0.047      1.028 r
  U5319/Y (INVX1MTR)                                     0.045      1.073 f
  U2021/Y (XOR2X1MTR)                                    0.072      1.145 f
  U13156/Y (AOI22X2MTR)                                  0.092      1.237 r
  U13152/Y (OAI2BB1X4MTR)                                0.066      1.303 f
  U6301/Y (MXI2X2MTR)                                    0.108      1.410 r
  U17543/Y (OAI22X2MTR)                                  0.069      1.479 f
  U0_BANK_TOP/vACC_2_reg_0__0_/D (DFFRHQX2MTR)           0.000      1.479 f
  data arrival time                                                 1.479

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_0__0_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.119      1.481
  data required time                                                1.481
  --------------------------------------------------------------------------
  data required time                                                1.481
  data arrival time                                                -1.479
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.115      0.115 f
  U1378/Y (INVX8MTR)                                     0.041      0.156 r
  U6954/Y (INVX6MTR)                                     0.039      0.195 f
  U4413/Y (NOR2BX2MTR)                                   0.142      0.337 r
  U13012/Y (AOI22X1MTR)                                  0.132      0.469 f
  U15285/Y (AND2X4MTR)                                   0.104      0.573 f
  U15284/Y (NAND3X4MTR)                                  0.045      0.619 r
  U5545/Y (INVX4MTR)                                     0.036      0.654 f
  U2984/Y (NOR2X2MTR)                                    0.076      0.730 r
  U3409/Y (INVX2MTR)                                     0.048      0.779 f
  U3320/Y (OAI21X2MTR)                                   0.049      0.828 r
  U4342/Y (NAND2X2MTR)                                   0.073      0.901 f
  U397/Y (NAND2X4MTR)                                    0.047      0.948 r
  U14204/Y (INVX3MTR)                                    0.033      0.981 f
  U4772/Y (NAND2X6MTR)                                   0.047      1.028 r
  U5319/Y (INVX1MTR)                                     0.045      1.073 f
  U2021/Y (XOR2X1MTR)                                    0.072      1.145 f
  U13156/Y (AOI22X2MTR)                                  0.092      1.237 r
  U13152/Y (OAI2BB1X4MTR)                                0.066      1.303 f
  U6301/Y (MXI2X2MTR)                                    0.108      1.410 r
  U17542/Y (OAI22X2MTR)                                  0.069      1.479 f
  U0_BANK_TOP/vACC_0_reg_0__0_/D (DFFRHQX2MTR)           0.000      1.479 f
  data arrival time                                                 1.479

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_0__0_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.119      1.481
  data required time                                                1.481
  --------------------------------------------------------------------------
  data required time                                                1.481
  data arrival time                                                -1.479
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.115      0.115 f
  U1378/Y (INVX8MTR)                                     0.041      0.156 r
  U6954/Y (INVX6MTR)                                     0.039      0.195 f
  U4413/Y (NOR2BX2MTR)                                   0.142      0.337 r
  U13012/Y (AOI22X1MTR)                                  0.132      0.469 f
  U15285/Y (AND2X4MTR)                                   0.104      0.573 f
  U15284/Y (NAND3X4MTR)                                  0.045      0.619 r
  U5545/Y (INVX4MTR)                                     0.036      0.654 f
  U2984/Y (NOR2X2MTR)                                    0.076      0.730 r
  U3409/Y (INVX2MTR)                                     0.048      0.779 f
  U3320/Y (OAI21X2MTR)                                   0.049      0.828 r
  U4342/Y (NAND2X2MTR)                                   0.073      0.901 f
  U397/Y (NAND2X4MTR)                                    0.047      0.948 r
  U14204/Y (INVX3MTR)                                    0.033      0.981 f
  U4772/Y (NAND2X6MTR)                                   0.047      1.028 r
  U5319/Y (INVX1MTR)                                     0.045      1.073 f
  U2021/Y (XOR2X1MTR)                                    0.072      1.145 f
  U13156/Y (AOI22X2MTR)                                  0.092      1.237 r
  U13152/Y (OAI2BB1X4MTR)                                0.066      1.303 f
  U6301/Y (MXI2X2MTR)                                    0.108      1.410 r
  U17544/Y (OAI22X2MTR)                                  0.069      1.479 f
  U0_BANK_TOP/vACC_1_reg_0__0_/D (DFFRHQX2MTR)           0.000      1.479 f
  data arrival time                                                 1.479

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_0__0_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.119      1.481
  data required time                                                1.481
  --------------------------------------------------------------------------
  data required time                                                1.481
  data arrival time                                                -1.479
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1710/Y (NAND3X8MTR)                                   0.112      0.263 f
  U1670/Y (INVX12MTR)                                    0.069      0.332 r
  U1403/Y (INVX8MTR)                                     0.041      0.373 f
  U1329/Y (INVX6MTR)                                     0.040      0.413 r
  U8706/Y (INVX1MTR)                                     0.043      0.456 f
  U949/Y (CLKOR2X1MTR)                                   0.114      0.570 f
  U865/Y (NAND3X2MTR)                                    0.057      0.627 r
  U1706/Y (NAND2X2MTR)                                   0.084      0.711 f
  U600/Y (INVX2MTR)                                      0.096      0.807 r
  U2929/Y (NAND2X1MTR)                                   0.068      0.875 f
  U4828/Y (NAND3BX2MTR)                                  0.136      1.010 f
  U369/Y (NOR2BX4MTR)                                    0.076      1.086 r
  U2817/Y (OAI21X4MTR)                                   0.056      1.142 f
  U3212/Y (NAND3X8MTR)                                   0.059      1.202 r
  U3203/Y (NAND2X2MTR)                                   0.065      1.266 f
  U6157/Y (INVX1MTR)                                     0.054      1.321 r
  U120/Y (NOR2X4MTR)                                     0.033      1.354 f
  U14527/Y (OAI31X1MTR)                                  0.089      1.443 r
  U0_BANK_TOP/vACC_0_reg_1__19_/D (DFFRHQX1MTR)          0.000      1.443 r
  data arrival time                                                 1.443

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_1__19_/CK (DFFRHQX1MTR)         0.000      1.600 r
  library setup time                                    -0.155      1.445
  data required time                                                1.445
  --------------------------------------------------------------------------
  data required time                                                1.445
  data arrival time                                                -1.443
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.135      0.135 r
  U7090/Y (INVX8MTR)                                     0.035      0.169 f
  U1381/Y (INVX6MTR)                                     0.041      0.211 r
  U8740/Y (NOR2X1MTR)                                    0.054      0.264 f
  U9076/Y (INVX1MTR)                                     0.047      0.311 r
  U9089/Y (INVX1MTR)                                     0.062      0.373 f
  U2674/Y (NAND2X1MTR)                                   0.048      0.422 r
  U16397/Y (CLKNAND2X2MTR)                               0.046      0.468 f
  U7637/Y (NOR2X2MTR)                                    0.081      0.549 r
  U8608/Y (NAND2BX4MTR)                                  0.067      0.616 f
  U7517/Y (INVX2MTR)                                     0.046      0.661 r
  U9434/Y (CLKNAND2X2MTR)                                0.062      0.723 f
  U7385/Y (CLKNAND2X2MTR)                                0.048      0.771 r
  U15542/Y (AND2X4MTR)                                   0.094      0.865 r
  U6503/Y (NAND2X4MTR)                                   0.049      0.914 f
  U579/Y (INVX3MTR)                                      0.042      0.956 r
  U1440/Y (NAND2X6MTR)                                   0.052      1.009 f
  U9227/Y (INVX2MTR)                                     0.055      1.064 r
  U10973/Y (OAI21X2MTR)                                  0.060      1.124 f
  U12182/Y (AOI21X2MTR)                                  0.081      1.205 r
  U9223/Y (OAI21X4MTR)                                   0.059      1.265 f
  U268/Y (NOR2X6MTR)                                     0.072      1.337 r
  U15310/Y (NAND2X2MTR)                                  0.060      1.397 f
  U111/Y (CLKNAND2X4MTR)                                 0.049      1.446 r
  U15323/Y (OAI22X2MTR)                                  0.050      1.496 f
  U0_BANK_TOP/vACC_2_reg_1__1_/D (DFFRHQX4MTR)           0.000      1.496 f
  data arrival time                                                 1.496

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_1__1_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.102      1.498
  data required time                                                1.498
  --------------------------------------------------------------------------
  data required time                                                1.498
  data arrival time                                                -1.496
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_286_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.112      0.112 r
  U1944/Y (INVX4MTR)                                     0.040      0.152 f
  U2740/Y (NOR2X5MTR)                                    0.075      0.227 r
  U1218/Y (NAND3X8MTR)                                   0.103      0.330 f
  U8896/Y (NAND2X8MTR)                                   0.058      0.387 r
  U1103/Y (BUFX5MTR)                                     0.091      0.478 r
  U1031/Y (INVX4MTR)                                     0.048      0.526 f
  U17613/Y (OAI21X2MTR)                                  0.089      0.615 r
  U7853/Y (NOR2X4MTR)                                    0.061      0.676 f
  U4278/Y (INVX1MTR)                                     0.092      0.768 r
  U13242/Y (NOR2X2MTR)                                   0.058      0.826 f
  U9269/Y (NAND2X2MTR)                                   0.055      0.880 r
  U10693/Y (NAND2X2MTR)                                  0.054      0.935 f
  U13856/Y (NOR2X2MTR)                                   0.071      1.006 r
  U12195/Y (NAND4X2MTR)                                  0.111      1.117 f
  U7133/Y (NOR2X4MTR)                                    0.092      1.209 r
  U10689/Y (NOR2X2MTR)                                   0.041      1.250 f
  U14159/Y (AOI211X2MTR)                                 0.154      1.404 r
  U14385/Y (NOR2X1MTR)                                   0.061      1.465 f
  PIM_result_reg_286_/D (DFFRQX2MTR)                     0.000      1.465 f
  data arrival time                                                 1.465

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_286_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.133      1.467
  data required time                                                1.467
  --------------------------------------------------------------------------
  data required time                                                1.467
  data arrival time                                                -1.465
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_30_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.112      0.112 r
  U1944/Y (INVX4MTR)                                     0.040      0.152 f
  U2740/Y (NOR2X5MTR)                                    0.075      0.227 r
  U1218/Y (NAND3X8MTR)                                   0.103      0.330 f
  U8896/Y (NAND2X8MTR)                                   0.058      0.387 r
  U1103/Y (BUFX5MTR)                                     0.091      0.478 r
  U1031/Y (INVX4MTR)                                     0.048      0.526 f
  U17613/Y (OAI21X2MTR)                                  0.089      0.615 r
  U7853/Y (NOR2X4MTR)                                    0.061      0.676 f
  U4278/Y (INVX1MTR)                                     0.092      0.768 r
  U13242/Y (NOR2X2MTR)                                   0.058      0.826 f
  U9269/Y (NAND2X2MTR)                                   0.055      0.880 r
  U10693/Y (NAND2X2MTR)                                  0.054      0.935 f
  U13856/Y (NOR2X2MTR)                                   0.071      1.006 r
  U12195/Y (NAND4X2MTR)                                  0.111      1.117 f
  U7133/Y (NOR2X4MTR)                                    0.092      1.209 r
  U10689/Y (NOR2X2MTR)                                   0.041      1.250 f
  U14159/Y (AOI211X2MTR)                                 0.154      1.404 r
  U14387/Y (NOR2X1MTR)                                   0.061      1.465 f
  PIM_result_reg_30_/D (DFFRQX2MTR)                      0.000      1.465 f
  data arrival time                                                 1.465

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_30_/CK (DFFRQX2MTR)                     0.000      1.600 r
  library setup time                                    -0.133      1.467
  data required time                                                1.467
  --------------------------------------------------------------------------
  data required time                                                1.467
  data arrival time                                                -1.465
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_158_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.112      0.112 r
  U1944/Y (INVX4MTR)                                     0.040      0.152 f
  U2740/Y (NOR2X5MTR)                                    0.075      0.227 r
  U1218/Y (NAND3X8MTR)                                   0.103      0.330 f
  U8896/Y (NAND2X8MTR)                                   0.058      0.387 r
  U1103/Y (BUFX5MTR)                                     0.091      0.478 r
  U1031/Y (INVX4MTR)                                     0.048      0.526 f
  U17613/Y (OAI21X2MTR)                                  0.089      0.615 r
  U7853/Y (NOR2X4MTR)                                    0.061      0.676 f
  U4278/Y (INVX1MTR)                                     0.092      0.768 r
  U13242/Y (NOR2X2MTR)                                   0.058      0.826 f
  U9269/Y (NAND2X2MTR)                                   0.055      0.880 r
  U10693/Y (NAND2X2MTR)                                  0.054      0.935 f
  U13856/Y (NOR2X2MTR)                                   0.071      1.006 r
  U12195/Y (NAND4X2MTR)                                  0.111      1.117 f
  U7133/Y (NOR2X4MTR)                                    0.092      1.209 r
  U10689/Y (NOR2X2MTR)                                   0.041      1.250 f
  U14159/Y (AOI211X2MTR)                                 0.154      1.404 r
  U14386/Y (NOR2X1MTR)                                   0.061      1.465 f
  PIM_result_reg_158_/D (DFFRQX2MTR)                     0.000      1.465 f
  data arrival time                                                 1.465

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_158_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.133      1.467
  data required time                                                1.467
  --------------------------------------------------------------------------
  data required time                                                1.467
  data arrival time                                                -1.465
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_414_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.112      0.112 r
  U1944/Y (INVX4MTR)                                     0.040      0.152 f
  U2740/Y (NOR2X5MTR)                                    0.075      0.227 r
  U1218/Y (NAND3X8MTR)                                   0.103      0.330 f
  U8896/Y (NAND2X8MTR)                                   0.058      0.387 r
  U1103/Y (BUFX5MTR)                                     0.091      0.478 r
  U1031/Y (INVX4MTR)                                     0.048      0.526 f
  U17613/Y (OAI21X2MTR)                                  0.089      0.615 r
  U7853/Y (NOR2X4MTR)                                    0.061      0.676 f
  U4278/Y (INVX1MTR)                                     0.092      0.768 r
  U13242/Y (NOR2X2MTR)                                   0.058      0.826 f
  U9269/Y (NAND2X2MTR)                                   0.055      0.880 r
  U10693/Y (NAND2X2MTR)                                  0.054      0.935 f
  U13856/Y (NOR2X2MTR)                                   0.071      1.006 r
  U12195/Y (NAND4X2MTR)                                  0.111      1.117 f
  U7133/Y (NOR2X4MTR)                                    0.092      1.209 r
  U10689/Y (NOR2X2MTR)                                   0.041      1.250 f
  U14159/Y (AOI211X2MTR)                                 0.154      1.404 r
  U14384/Y (NOR2X1MTR)                                   0.061      1.465 f
  PIM_result_reg_414_/D (DFFRQX2MTR)                     0.000      1.465 f
  data arrival time                                                 1.465

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_414_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.133      1.467
  data required time                                                1.467
  --------------------------------------------------------------------------
  data required time                                                1.467
  data arrival time                                                -1.465
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U1026/Y (INVX12MTR)                                    0.031      0.144 r
  U10636/Y (CLKNAND2X16MTR)                              0.044      0.188 f
  U11009/Y (CLKNAND2X16MTR)                              0.039      0.227 r
  U10709/Y (NAND2X12MTR)                                 0.042      0.269 f
  U2141/Y (INVX20MTR)                                    0.047      0.316 r
  U10996/Y (INVX20MTR)                                   0.043      0.359 f
  U10208/Y (INVX14MTR)                                   0.035      0.394 r
  U15615/Y (NAND2X5MTR)                                  0.054      0.448 f
  U720/Y (NOR2X3MTR)                                     0.079      0.527 r
  U10534/Y (XNOR2X2MTR)                                  0.088      0.615 r
  U601/Y (XNOR2X2MTR)                                    0.106      0.721 r
  U15825/Y (OAI21X3MTR)                                  0.071      0.792 f
  U15983/Y (OAI2BB1X4MTR)                                0.056      0.848 r
  U10366/Y (XNOR2X2MTR)                                  0.103      0.951 r
  U10567/Y (XNOR2X2MTR)                                  0.122      1.073 r
  U16729/Y (NOR2X4MTR)                                   0.057      1.130 f
  U11002/Y (OAI21X6MTR)                                  0.092      1.222 r
  U15869/Y (OAI2BB1X4MTR)                                0.106      1.328 r
  U16923/Y (XNOR2X2MTR)                                  0.064      1.392 r
  U16924/Y (NOR2BX4MTR)                                  0.097      1.490 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_6_/D (DFFRHQX8MTR)
                                                         0.000      1.490 r
  data arrival time                                                 1.490

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_6_/CK (DFFRHQX8MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.108      1.492
  data required time                                                1.492
  --------------------------------------------------------------------------
  data required time                                                1.492
  data arrival time                                                -1.490
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_7_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_7_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_7_/Q (DFFRHQX4MTR)
                                                         0.121      0.121 r
  U7013/Y (NOR2BX2MTR)                                   0.124      0.244 r
  U1866/Y (INVX2MTR)                                     0.044      0.288 f
  U1868/Y (INVX2MTR)                                     0.076      0.364 r
  U13108/Y (NAND2X1MTR)                                  0.070      0.434 f
  U16455/Y (OAI21X1MTR)                                  0.045      0.478 r
  U2629/Y (NOR2X1MTR)                                    0.055      0.533 f
  U5597/Y (AND3X4MTR)                                    0.092      0.625 f
  U4080/Y (INVX2MTR)                                     0.039      0.664 r
  U7434/Y (NAND2X2MTR)                                   0.066      0.730 f
  U9428/Y (OAI21X4MTR)                                   0.088      0.819 r
  U718/Y (INVX2MTR)                                      0.042      0.861 f
  U11234/Y (NAND2X4MTR)                                  0.049      0.910 r
  U9213/Y (NAND2X4MTR)                                   0.056      0.965 f
  U489/Y (NAND2X4MTR)                                    0.060      1.026 r
  U11148/Y (MXI2X2MTR)                                   0.081      1.107 r
  U6366/Y (NAND2X2MTR)                                   0.051      1.158 f
  U5856/Y (NAND2X1MTR)                                   0.041      1.199 r
  U225/Y (OAI21X2MTR)                                    0.055      1.253 f
  U1418/Y (AOI21X4MTR)                                   0.095      1.348 r
  U6297/Y (NAND2X4MTR)                                   0.053      1.401 f
  U8976/Y (NAND2X4MTR)                                   0.047      1.448 r
  U14735/Y (OAI22X2MTR)                                  0.048      1.496 f
  U0_BANK_TOP/vACC_2_reg_5__2_/D (DFFRHQX4MTR)           0.000      1.496 f
  data arrival time                                                 1.496

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_5__2_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.102      1.498
  data required time                                                1.498
  --------------------------------------------------------------------------
  data required time                                                1.498
  data arrival time                                                -1.496
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 r
  U1363/Y (INVX4MTR)                                     0.042      0.171 f
  U7801/Y (INVX3MTR)                                     0.039      0.210 r
  U1333/Y (NAND2BX4MTR)                                  0.079      0.289 r
  U11450/Y (NAND2BX1MTR)                                 0.069      0.358 r
  U16439/Y (CLKNAND2X2MTR)                               0.042      0.400 f
  U10433/Y (NOR2X2MTR)                                   0.065      0.465 r
  U16440/Y (NAND4X4MTR)                                  0.095      0.561 f
  U3049/Y (INVX1MTR)                                     0.056      0.617 r
  U7904/Y (CLKNAND2X2MTR)                                0.057      0.674 f
  U4965/Y (NOR2X4MTR)                                    0.080      0.754 r
  U642/Y (OAI21X6MTR)                                    0.064      0.818 f
  U11184/Y (AOI21X4MTR)                                  0.093      0.911 r
  U1462/Y (OAI21X8MTR)                                   0.078      0.988 f
  U9389/Y (BUFX8MTR)                                     0.088      1.076 f
  U10547/Y (AOI21X3MTR)                                  0.071      1.147 r
  U11479/Y (XNOR2X2MTR)                                  0.080      1.227 r
  U9186/Y (NAND2X2MTR)                                   0.073      1.299 f
  U157/Y (NAND2BX4MTR)                                   0.053      1.352 r
  U124/Y (NOR2X4MTR)                                     0.034      1.387 f
  U3695/Y (OAI21BX2MTR)                                  0.064      1.451 r
  U0_BANK_TOP/vACC_2_reg_4__13_/D (DFFRHQX1MTR)          0.000      1.451 r
  data arrival time                                                 1.451

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_4__13_/CK (DFFRHQX1MTR)         0.000      1.600 r
  library setup time                                    -0.147      1.453
  data required time                                                1.453
  --------------------------------------------------------------------------
  data required time                                                1.453
  data arrival time                                                -1.451
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U9364/Y (BUFX3MTR)                                     0.099      0.236 r
  U3173/Y (INVX4MTR)                                     0.032      0.269 f
  U11463/Y (OAI22X2MTR)                                  0.081      0.349 r
  U9091/Y (OAI2BB1X2MTR)                                 0.117      0.466 r
  U6163/Y (NAND2X4MTR)                                   0.046      0.512 f
  U4099/Y (NOR2X3MTR)                                    0.060      0.572 r
  U11750/Y (AOI21X4MTR)                                  0.042      0.613 f
  U11745/Y (NAND2BX2MTR)                                 0.053      0.666 r
  U8500/Y (NAND3X4MTR)                                   0.054      0.721 f
  U9794/Y (OAI2B1X4MTR)                                  0.041      0.762 r
  U1929/Y (NAND2X2MTR)                                   0.063      0.825 f
  U8221/Y (NAND2X4MTR)                                   0.054      0.878 r
  U8129/Y (INVX2MTR)                                     0.042      0.920 f
  U11408/Y (OAI31X2MTR)                                  0.126      1.046 r
  U11096/Y (AOI2BB1X2MTR)                                0.053      1.100 f
  U11145/Y (XNOR2X2MTR)                                  0.077      1.177 f
  U11090/Y (OAI22X4MTR)                                  0.106      1.282 r
  U161/Y (NOR2X8MTR)                                     0.044      1.327 f
  U140/Y (NAND2X4MTR)                                    0.037      1.364 r
  U118/Y (NAND2X2MTR)                                    0.047      1.411 f
  U11681/Y (OAI22X2MTR)                                  0.057      1.468 r
  U0_BANK_TOP/vACC_1_reg_7__2_/D (DFFRHQX2MTR)           0.000      1.468 r
  data arrival time                                                 1.468

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_7__2_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.129      1.471
  data required time                                                1.471
  --------------------------------------------------------------------------
  data required time                                                1.471
  data arrival time                                                -1.468
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U1666/Y (INVX12MTR)                                    0.037      0.174 f
  U1661/Y (NAND3X12MTR)                                  0.045      0.220 r
  U11998/Y (INVX10MTR)                                   0.038      0.258 f
  U1620/Y (INVX12MTR)                                    0.036      0.294 r
  U1352/Y (INVX6MTR)                                     0.032      0.326 f
  U10863/Y (AOI22X1MTR)                                  0.080      0.405 r
  U1185/Y (NAND3X2MTR)                                   0.082      0.487 f
  U5586/Y (CLKNAND2X2MTR)                                0.051      0.539 r
  U5546/Y (NAND2X2MTR)                                   0.072      0.611 f
  U10963/Y (NOR2X2MTR)                                   0.093      0.704 r
  U770/Y (OAI21X2MTR)                                    0.077      0.782 f
  U1586/Y (NAND2X2MTR)                                   0.052      0.833 r
  U13138/Y (NAND2X4MTR)                                  0.048      0.881 f
  U13100/Y (NAND2X4MTR)                                  0.042      0.923 r
  U9484/Y (NAND2X3MTR)                                   0.059      0.982 f
  U10730/Y (AOI21X2MTR)                                  0.092      1.074 r
  U1665/Y (XNOR2X2MTR)                                   0.083      1.157 r
  U3728/Y (CLKNAND2X2MTR)                                0.069      1.226 f
  U8898/Y (OAI2B1X4MTR)                                  0.044      1.271 r
  U6321/Y (NOR2X4MTR)                                    0.046      1.317 f
  U7881/Y (BUFX2MTR)                                     0.089      1.406 f
  U7001/Y (OAI21BX2MTR)                                  0.065      1.472 r
  U0_BANK_TOP/vACC_3_reg_3__10_/D (DFFRHQX2MTR)          0.000      1.472 r
  data arrival time                                                 1.472

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_3__10_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.126      1.474
  data required time                                                1.474
  --------------------------------------------------------------------------
  data required time                                                1.474
  data arrival time                                                -1.472
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_37_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.112      0.112 r
  U1944/Y (INVX4MTR)                                     0.040      0.152 f
  U2740/Y (NOR2X5MTR)                                    0.075      0.227 r
  U1218/Y (NAND3X8MTR)                                   0.103      0.330 f
  U9688/Y (NAND2X8MTR)                                   0.073      0.403 r
  U1882/Y (BUFX6MTR)                                     0.090      0.493 r
  U15257/Y (INVX4MTR)                                    0.041      0.534 f
  U15588/Y (OAI21X2MTR)                                  0.080      0.613 r
  U9469/Y (NOR2X3MTR)                                    0.067      0.680 f
  U9663/Y (NAND2X4MTR)                                   0.056      0.736 r
  U4391/Y (INVX2MTR)                                     0.036      0.772 f
  U8201/Y (CLKNAND2X4MTR)                                0.041      0.813 r
  U2864/Y (INVX1MTR)                                     0.041      0.853 f
  U17641/Y (NAND2X2MTR)                                  0.072      0.925 r
  U13840/Y (OAI22X1MTR)                                  0.105      1.030 f
  U13839/Y (AOI21X1MTR)                                  0.074      1.103 r
  U2220/Y (OAI211X1MTR)                                  0.104      1.208 f
  U123/Y (NOR4X1MTR)                                     0.189      1.397 r
  U15164/Y (NOR2X1MTR)                                   0.065      1.462 f
  PIM_result_reg_37_/D (DFFRQX2MTR)                      0.000      1.462 f
  data arrival time                                                 1.462

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_37_/CK (DFFRQX2MTR)                     0.000      1.600 r
  library setup time                                    -0.136      1.464
  data required time                                                1.464
  --------------------------------------------------------------------------
  data required time                                                1.464
  data arrival time                                                -1.462
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_165_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.112      0.112 r
  U1944/Y (INVX4MTR)                                     0.040      0.152 f
  U2740/Y (NOR2X5MTR)                                    0.075      0.227 r
  U1218/Y (NAND3X8MTR)                                   0.103      0.330 f
  U9688/Y (NAND2X8MTR)                                   0.073      0.403 r
  U1882/Y (BUFX6MTR)                                     0.090      0.493 r
  U15257/Y (INVX4MTR)                                    0.041      0.534 f
  U15588/Y (OAI21X2MTR)                                  0.080      0.613 r
  U9469/Y (NOR2X3MTR)                                    0.067      0.680 f
  U9663/Y (NAND2X4MTR)                                   0.056      0.736 r
  U4391/Y (INVX2MTR)                                     0.036      0.772 f
  U8201/Y (CLKNAND2X4MTR)                                0.041      0.813 r
  U2864/Y (INVX1MTR)                                     0.041      0.853 f
  U17641/Y (NAND2X2MTR)                                  0.072      0.925 r
  U13840/Y (OAI22X1MTR)                                  0.105      1.030 f
  U13839/Y (AOI21X1MTR)                                  0.074      1.103 r
  U2220/Y (OAI211X1MTR)                                  0.104      1.208 f
  U123/Y (NOR4X1MTR)                                     0.189      1.397 r
  U15111/Y (NOR2X1MTR)                                   0.065      1.462 f
  PIM_result_reg_165_/D (DFFRQX2MTR)                     0.000      1.462 f
  data arrival time                                                 1.462

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_165_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.136      1.464
  data required time                                                1.464
  --------------------------------------------------------------------------
  data required time                                                1.464
  data arrival time                                                -1.462
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_293_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.112      0.112 r
  U1944/Y (INVX4MTR)                                     0.040      0.152 f
  U2740/Y (NOR2X5MTR)                                    0.075      0.227 r
  U1218/Y (NAND3X8MTR)                                   0.103      0.330 f
  U9688/Y (NAND2X8MTR)                                   0.073      0.403 r
  U1882/Y (BUFX6MTR)                                     0.090      0.493 r
  U15257/Y (INVX4MTR)                                    0.041      0.534 f
  U15588/Y (OAI21X2MTR)                                  0.080      0.613 r
  U9469/Y (NOR2X3MTR)                                    0.067      0.680 f
  U9663/Y (NAND2X4MTR)                                   0.056      0.736 r
  U4391/Y (INVX2MTR)                                     0.036      0.772 f
  U8201/Y (CLKNAND2X4MTR)                                0.041      0.813 r
  U2864/Y (INVX1MTR)                                     0.041      0.853 f
  U17641/Y (NAND2X2MTR)                                  0.072      0.925 r
  U13840/Y (OAI22X1MTR)                                  0.105      1.030 f
  U13839/Y (AOI21X1MTR)                                  0.074      1.103 r
  U2220/Y (OAI211X1MTR)                                  0.104      1.208 f
  U123/Y (NOR4X1MTR)                                     0.189      1.397 r
  U15057/Y (NOR2X1MTR)                                   0.065      1.462 f
  PIM_result_reg_293_/D (DFFRQX2MTR)                     0.000      1.462 f
  data arrival time                                                 1.462

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_293_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.136      1.464
  data required time                                                1.464
  --------------------------------------------------------------------------
  data required time                                                1.464
  data arrival time                                                -1.462
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_421_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.112      0.112 r
  U1944/Y (INVX4MTR)                                     0.040      0.152 f
  U2740/Y (NOR2X5MTR)                                    0.075      0.227 r
  U1218/Y (NAND3X8MTR)                                   0.103      0.330 f
  U9688/Y (NAND2X8MTR)                                   0.073      0.403 r
  U1882/Y (BUFX6MTR)                                     0.090      0.493 r
  U15257/Y (INVX4MTR)                                    0.041      0.534 f
  U15588/Y (OAI21X2MTR)                                  0.080      0.613 r
  U9469/Y (NOR2X3MTR)                                    0.067      0.680 f
  U9663/Y (NAND2X4MTR)                                   0.056      0.736 r
  U4391/Y (INVX2MTR)                                     0.036      0.772 f
  U8201/Y (CLKNAND2X4MTR)                                0.041      0.813 r
  U2864/Y (INVX1MTR)                                     0.041      0.853 f
  U17641/Y (NAND2X2MTR)                                  0.072      0.925 r
  U13840/Y (OAI22X1MTR)                                  0.105      1.030 f
  U13839/Y (AOI21X1MTR)                                  0.074      1.103 r
  U2220/Y (OAI211X1MTR)                                  0.104      1.208 f
  U123/Y (NOR4X1MTR)                                     0.189      1.397 r
  U15003/Y (NOR2X1MTR)                                   0.065      1.462 f
  PIM_result_reg_421_/D (DFFRQX2MTR)                     0.000      1.462 f
  data arrival time                                                 1.462

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_421_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.136      1.464
  data required time                                                1.464
  --------------------------------------------------------------------------
  data required time                                                1.464
  data arrival time                                                -1.462
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.112      0.112 f
  U1389/Y (BUFX8MTR)                                     0.069      0.181 f
  U1314/Y (NAND2X2MTR)                                   0.057      0.239 r
  U16456/Y (OAI22X1MTR)                                  0.099      0.338 f
  U6198/Y (AOI21X1MTR)                                   0.071      0.409 r
  U5617/Y (CLKAND2X2MTR)                                 0.112      0.521 r
  U5597/Y (AND3X4MTR)                                    0.101      0.622 r
  U4080/Y (INVX2MTR)                                     0.034      0.656 f
  U4979/Y (NOR2X1MTR)                                    0.087      0.743 r
  U11216/Y (NOR2X2MTR)                                   0.049      0.792 f
  U7257/Y (NAND2X2MTR)                                   0.047      0.839 r
  U11234/Y (NAND2X4MTR)                                  0.054      0.893 f
  U9213/Y (NAND2X4MTR)                                   0.052      0.946 r
  U489/Y (NAND2X4MTR)                                    0.064      1.010 f
  U6398/Y (AOI21X2MTR)                                   0.102      1.112 r
  U6367/Y (XNOR2X2MTR)                                   0.094      1.206 r
  U1978/Y (NOR2X4MTR)                                    0.048      1.254 f
  U4879/Y (INVX1MTR)                                     0.038      1.293 r
  U6294/Y (NAND2X2MTR)                                   0.045      1.338 f
  U6981/Y (OAI22X4MTR)                                   0.078      1.415 r
  U11138/Y (OAI22X2MTR)                                  0.065      1.480 f
  U0_BANK_TOP/vACC_0_reg_5__7_/D (DFFRHQX2MTR)           0.000      1.480 f
  data arrival time                                                 1.480

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_5__7_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.118      1.482
  data required time                                                1.482
  --------------------------------------------------------------------------
  data required time                                                1.482
  data arrival time                                                -1.480
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_70_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U10104/Y (NAND2X4MTR)                                  0.043      0.337 f
  U1154/Y (INVX4MTR)                                     0.048      0.385 r
  U17501/Y (INVX4MTR)                                    0.048      0.433 f
  U10986/Y (AOI22X2MTR)                                  0.080      0.513 r
  U15747/Y (OAI211X4MTR)                                 0.094      0.607 f
  U9812/Y (NOR2X4MTR)                                    0.093      0.699 r
  U1633/Y (NAND2X4MTR)                                   0.058      0.757 f
  U10290/Y (NOR2X4MTR)                                   0.064      0.821 r
  U2314/Y (NAND3X4MTR)                                   0.073      0.894 f
  U12039/Y (INVX4MTR)                                    0.045      0.939 r
  U11237/Y (NAND2X4MTR)                                  0.042      0.981 f
  U474/Y (INVX4MTR)                                      0.040      1.021 r
  U2232/Y (NAND3X8MTR)                                   0.062      1.083 f
  U12290/Y (INVX4MTR)                                    0.056      1.139 r
  U12149/Y (OAI211X1MTR)                                 0.104      1.243 f
  U2200/Y (OAI211X2MTR)                                  0.077      1.320 r
  U14176/Y (AOI211X2MTR)                                 0.062      1.383 f
  U14471/Y (NOR2X1MTR)                                   0.070      1.452 r
  PIM_result_reg_70_/D (DFFRHQX1MTR)                     0.000      1.452 r
  data arrival time                                                 1.452

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_70_/CK (DFFRHQX1MTR)                    0.000      1.600 r
  library setup time                                    -0.146      1.454
  data required time                                                1.454
  --------------------------------------------------------------------------
  data required time                                                1.454
  data arrival time                                                -1.452
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_198_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U10104/Y (NAND2X4MTR)                                  0.043      0.337 f
  U1154/Y (INVX4MTR)                                     0.048      0.385 r
  U17501/Y (INVX4MTR)                                    0.048      0.433 f
  U10986/Y (AOI22X2MTR)                                  0.080      0.513 r
  U15747/Y (OAI211X4MTR)                                 0.094      0.607 f
  U9812/Y (NOR2X4MTR)                                    0.093      0.699 r
  U1633/Y (NAND2X4MTR)                                   0.058      0.757 f
  U10290/Y (NOR2X4MTR)                                   0.064      0.821 r
  U2314/Y (NAND3X4MTR)                                   0.073      0.894 f
  U12039/Y (INVX4MTR)                                    0.045      0.939 r
  U11237/Y (NAND2X4MTR)                                  0.042      0.981 f
  U474/Y (INVX4MTR)                                      0.040      1.021 r
  U2232/Y (NAND3X8MTR)                                   0.062      1.083 f
  U12290/Y (INVX4MTR)                                    0.056      1.139 r
  U12149/Y (OAI211X1MTR)                                 0.104      1.243 f
  U2200/Y (OAI211X2MTR)                                  0.077      1.320 r
  U14176/Y (AOI211X2MTR)                                 0.062      1.383 f
  U14470/Y (NOR2X1MTR)                                   0.070      1.452 r
  PIM_result_reg_198_/D (DFFRHQX1MTR)                    0.000      1.452 r
  data arrival time                                                 1.452

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_198_/CK (DFFRHQX1MTR)                   0.000      1.600 r
  library setup time                                    -0.146      1.454
  data required time                                                1.454
  --------------------------------------------------------------------------
  data required time                                                1.454
  data arrival time                                                -1.452
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_326_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U10104/Y (NAND2X4MTR)                                  0.043      0.337 f
  U1154/Y (INVX4MTR)                                     0.048      0.385 r
  U17501/Y (INVX4MTR)                                    0.048      0.433 f
  U10986/Y (AOI22X2MTR)                                  0.080      0.513 r
  U15747/Y (OAI211X4MTR)                                 0.094      0.607 f
  U9812/Y (NOR2X4MTR)                                    0.093      0.699 r
  U1633/Y (NAND2X4MTR)                                   0.058      0.757 f
  U10290/Y (NOR2X4MTR)                                   0.064      0.821 r
  U2314/Y (NAND3X4MTR)                                   0.073      0.894 f
  U12039/Y (INVX4MTR)                                    0.045      0.939 r
  U11237/Y (NAND2X4MTR)                                  0.042      0.981 f
  U474/Y (INVX4MTR)                                      0.040      1.021 r
  U2232/Y (NAND3X8MTR)                                   0.062      1.083 f
  U12290/Y (INVX4MTR)                                    0.056      1.139 r
  U12149/Y (OAI211X1MTR)                                 0.104      1.243 f
  U2200/Y (OAI211X2MTR)                                  0.077      1.320 r
  U14176/Y (AOI211X2MTR)                                 0.062      1.383 f
  U14469/Y (NOR2X1MTR)                                   0.070      1.452 r
  PIM_result_reg_326_/D (DFFRHQX1MTR)                    0.000      1.452 r
  data arrival time                                                 1.452

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_326_/CK (DFFRHQX1MTR)                   0.000      1.600 r
  library setup time                                    -0.146      1.454
  data required time                                                1.454
  --------------------------------------------------------------------------
  data required time                                                1.454
  data arrival time                                                -1.452
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_454_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U10104/Y (NAND2X4MTR)                                  0.043      0.337 f
  U1154/Y (INVX4MTR)                                     0.048      0.385 r
  U17501/Y (INVX4MTR)                                    0.048      0.433 f
  U10986/Y (AOI22X2MTR)                                  0.080      0.513 r
  U15747/Y (OAI211X4MTR)                                 0.094      0.607 f
  U9812/Y (NOR2X4MTR)                                    0.093      0.699 r
  U1633/Y (NAND2X4MTR)                                   0.058      0.757 f
  U10290/Y (NOR2X4MTR)                                   0.064      0.821 r
  U2314/Y (NAND3X4MTR)                                   0.073      0.894 f
  U12039/Y (INVX4MTR)                                    0.045      0.939 r
  U11237/Y (NAND2X4MTR)                                  0.042      0.981 f
  U474/Y (INVX4MTR)                                      0.040      1.021 r
  U2232/Y (NAND3X8MTR)                                   0.062      1.083 f
  U12290/Y (INVX4MTR)                                    0.056      1.139 r
  U12149/Y (OAI211X1MTR)                                 0.104      1.243 f
  U2200/Y (OAI211X2MTR)                                  0.077      1.320 r
  U14176/Y (AOI211X2MTR)                                 0.062      1.383 f
  U14468/Y (NOR2X1MTR)                                   0.070      1.452 r
  PIM_result_reg_454_/D (DFFRHQX1MTR)                    0.000      1.452 r
  data arrival time                                                 1.452

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_454_/CK (DFFRHQX1MTR)                   0.000      1.600 r
  library setup time                                    -0.146      1.454
  data required time                                                1.454
  --------------------------------------------------------------------------
  data required time                                                1.454
  data arrival time                                                -1.452
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.112      0.112 f
  U1389/Y (BUFX8MTR)                                     0.069      0.181 f
  U1314/Y (NAND2X2MTR)                                   0.057      0.239 r
  U16456/Y (OAI22X1MTR)                                  0.099      0.338 f
  U6198/Y (AOI21X1MTR)                                   0.071      0.409 r
  U5617/Y (CLKAND2X2MTR)                                 0.112      0.521 r
  U5597/Y (AND3X4MTR)                                    0.101      0.622 r
  U4080/Y (INVX2MTR)                                     0.034      0.656 f
  U4979/Y (NOR2X1MTR)                                    0.087      0.743 r
  U11216/Y (NOR2X2MTR)                                   0.049      0.792 f
  U7257/Y (NAND2X2MTR)                                   0.047      0.839 r
  U11234/Y (NAND2X4MTR)                                  0.054      0.893 f
  U9213/Y (NAND2X4MTR)                                   0.052      0.946 r
  U489/Y (NAND2X4MTR)                                    0.064      1.010 f
  U6398/Y (AOI21X2MTR)                                   0.102      1.112 r
  U6367/Y (XNOR2X2MTR)                                   0.094      1.206 r
  U1978/Y (NOR2X4MTR)                                    0.048      1.254 f
  U4879/Y (INVX1MTR)                                     0.038      1.293 r
  U6294/Y (NAND2X2MTR)                                   0.045      1.338 f
  U6981/Y (OAI22X4MTR)                                   0.078      1.415 r
  U11592/Y (OAI22X2MTR)                                  0.065      1.480 f
  U0_BANK_TOP/vACC_2_reg_5__7_/D (DFFRHQX2MTR)           0.000      1.480 f
  data arrival time                                                 1.480

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_5__7_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.118      1.482
  data required time                                                1.482
  --------------------------------------------------------------------------
  data required time                                                1.482
  data arrival time                                                -1.480
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.112      0.112 f
  U1389/Y (BUFX8MTR)                                     0.069      0.181 f
  U1314/Y (NAND2X2MTR)                                   0.057      0.239 r
  U16456/Y (OAI22X1MTR)                                  0.099      0.338 f
  U6198/Y (AOI21X1MTR)                                   0.071      0.409 r
  U5617/Y (CLKAND2X2MTR)                                 0.112      0.521 r
  U5597/Y (AND3X4MTR)                                    0.101      0.622 r
  U4080/Y (INVX2MTR)                                     0.034      0.656 f
  U4979/Y (NOR2X1MTR)                                    0.087      0.743 r
  U11216/Y (NOR2X2MTR)                                   0.049      0.792 f
  U7257/Y (NAND2X2MTR)                                   0.047      0.839 r
  U11234/Y (NAND2X4MTR)                                  0.054      0.893 f
  U9213/Y (NAND2X4MTR)                                   0.052      0.946 r
  U523/Y (NAND2X6MTR)                                    0.051      0.996 f
  U398/Y (AOI21X2MTR)                                    0.091      1.088 r
  U13668/Y (XNOR2X1MTR)                                  0.085      1.173 r
  U1430/Y (OAI2B2X2MTR)                                  0.092      1.265 f
  U7067/Y (NOR2X4MTR)                                    0.064      1.329 r
  U9038/Y (NAND2X2MTR)                                   0.056      1.385 f
  U6604/Y (NAND2X4MTR)                                   0.048      1.433 r
  U8983/Y (OAI22X2MTR)                                   0.047      1.480 f
  U0_BANK_TOP/vACC_2_reg_5__4_/D (DFFRHQX2MTR)           0.000      1.480 f
  data arrival time                                                 1.480

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_5__4_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.118      1.482
  data required time                                                1.482
  --------------------------------------------------------------------------
  data required time                                                1.482
  data arrival time                                                -1.480
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_3_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_3_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_3_/Q (DFFRHQX1MTR)
                                                         0.164      0.164 f
  U6947/Y (AND2X4MTR)                                    0.107      0.271 f
  U6259/Y (INVX3MTR)                                     0.050      0.321 r
  U13186/Y (OAI22X1MTR)                                  0.065      0.387 f
  U11233/Y (OR2X2MTR)                                    0.108      0.495 f
  U3093/Y (NOR2X2MTR)                                    0.077      0.571 r
  U14696/Y (OAI2BB1X4MTR)                                0.063      0.635 f
  U3995/Y (INVX3MTR)                                     0.047      0.682 r
  U6679/Y (NAND2X2MTR)                                   0.063      0.746 f
  U5968/Y (AOI21X4MTR)                                   0.098      0.844 r
  U1480/Y (OAI21X4MTR)                                   0.068      0.912 f
  U5865/Y (NAND2X4MTR)                                   0.044      0.956 r
  U8582/Y (NAND2X2MTR)                                   0.066      1.022 f
  U1540/Y (AOI21X2MTR)                                   0.093      1.115 r
  U8024/Y (XNOR2X2MTR)                                   0.082      1.197 r
  U7152/Y (NAND2X2MTR)                                   0.069      1.266 f
  U6382/Y (NAND3X4MTR)                                   0.057      1.324 r
  U3718/Y (INVX2MTR)                                     0.045      1.369 f
  U2780/Y (OAI21BX1MTR)                                  0.058      1.427 r
  U0_BANK_TOP/vACC_0_reg_6__10_/D (DFFRQX2MTR)           0.000      1.427 r
  data arrival time                                                 1.427

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_6__10_/CK (DFFRQX2MTR)          0.000      1.600 r
  library setup time                                    -0.171      1.429
  data required time                                                1.429
  --------------------------------------------------------------------------
  data required time                                                1.429
  data arrival time                                                -1.427
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.142      0.142 r
  U8955/Y (INVX12MTR)                                    0.036      0.178 f
  U1710/Y (NAND3X8MTR)                                   0.053      0.231 r
  U1684/Y (INVX4MTR)                                     0.053      0.285 f
  U1732/Y (INVX4MTR)                                     0.047      0.332 r
  U3144/Y (INVX4MTR)                                     0.044      0.375 f
  U8805/Y (NAND2X2MTR)                                   0.037      0.412 r
  U3053/Y (NAND3X2MTR)                                   0.062      0.475 f
  U8526/Y (OAI2B1X2MTR)                                  0.079      0.553 r
  U899/Y (NAND2X2MTR)                                    0.090      0.643 f
  U5500/Y (NOR2X2MTR)                                    0.127      0.771 r
  U6611/Y (AOI21X3MTR)                                   0.078      0.849 f
  U1480/Y (OAI21X4MTR)                                   0.050      0.898 r
  U5865/Y (NAND2X4MTR)                                   0.057      0.955 f
  U8582/Y (NAND2X2MTR)                                   0.062      1.017 r
  U10766/Y (OAI2BB1X2MTR)                                0.105      1.122 r
  U11075/Y (XNOR2X2MTR)                                  0.080      1.202 r
  U9122/Y (NOR2X4MTR)                                    0.046      1.249 f
  U11317/Y (NOR2X6MTR)                                   0.073      1.322 r
  U10887/Y (NOR2X4MTR)                                   0.036      1.357 f
  U11327/Y (NOR2X4MTR)                                   0.066      1.424 r
  U8995/Y (OAI22X2MTR)                                   0.056      1.480 f
  U0_BANK_TOP/vACC_2_reg_6__5_/D (DFFRHQX2MTR)           0.000      1.480 f
  data arrival time                                                 1.480

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_6__5_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.118      1.482
  data required time                                                1.482
  --------------------------------------------------------------------------
  data required time                                                1.482
  data arrival time                                                -1.480
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U9364/Y (BUFX3MTR)                                     0.099      0.236 r
  U3173/Y (INVX4MTR)                                     0.032      0.269 f
  U11463/Y (OAI22X2MTR)                                  0.081      0.349 r
  U9091/Y (OAI2BB1X2MTR)                                 0.117      0.466 r
  U6163/Y (NAND2X4MTR)                                   0.046      0.512 f
  U4099/Y (NOR2X3MTR)                                    0.060      0.572 r
  U11750/Y (AOI21X4MTR)                                  0.042      0.613 f
  U11745/Y (NAND2BX2MTR)                                 0.053      0.666 r
  U8500/Y (NAND3X4MTR)                                   0.054      0.721 f
  U9794/Y (OAI2B1X4MTR)                                  0.041      0.762 r
  U1929/Y (NAND2X2MTR)                                   0.063      0.825 f
  U8221/Y (NAND2X4MTR)                                   0.054      0.878 r
  U8129/Y (INVX2MTR)                                     0.042      0.920 f
  U11408/Y (OAI31X2MTR)                                  0.126      1.046 r
  U11096/Y (AOI2BB1X2MTR)                                0.053      1.100 f
  U11145/Y (XNOR2X2MTR)                                  0.077      1.177 f
  U11090/Y (OAI22X4MTR)                                  0.106      1.282 r
  U161/Y (NOR2X8MTR)                                     0.044      1.327 f
  U140/Y (NAND2X4MTR)                                    0.037      1.364 r
  U118/Y (NAND2X2MTR)                                    0.047      1.411 f
  U11675/Y (OAI22X2MTR)                                  0.057      1.468 r
  U0_BANK_TOP/vACC_2_reg_7__2_/D (DFFRHQX2MTR)           0.000      1.468 r
  data arrival time                                                 1.468

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_7__2_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.129      1.471
  data required time                                                1.471
  --------------------------------------------------------------------------
  data required time                                                1.471
  data arrival time                                                -1.468
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1661/Y (NAND3X12MTR)                                  0.096      0.247 f
  U1726/Y (INVX12MTR)                                    0.059      0.306 r
  U9753/Y (INVX6MTR)                                     0.035      0.341 f
  U9744/Y (INVX2MTR)                                     0.076      0.417 r
  U7657/Y (CLKNAND2X2MTR)                                0.057      0.475 f
  U6779/Y (NAND3X2MTR)                                   0.060      0.534 r
  U714/Y (AND2X4MTR)                                     0.112      0.647 r
  U2996/Y (NOR2X2MTR)                                    0.059      0.706 f
  U4452/Y (NOR2X2MTR)                                    0.085      0.791 r
  U3364/Y (INVX2MTR)                                     0.049      0.840 f
  U10827/Y (NAND2BX2MTR)                                 0.101      0.940 f
  U3774/Y (NOR2X1MTR)                                    0.063      1.003 r
  U1382/Y (OAI2BB1X2MTR)                                 0.126      1.129 r
  U15349/Y (NAND3X8MTR)                                  0.093      1.222 f
  U2196/Y (INVX2MTR)                                     0.065      1.287 r
  U3209/Y (NOR2X4MTR)                                    0.042      1.329 f
  U14426/Y (OAI31X1MTR)                                  0.083      1.412 r
  U0_BANK_TOP/vACC_3_reg_2__16_/D (DFFRQX4MTR)           0.000      1.412 r
  data arrival time                                                 1.412

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_2__16_/CK (DFFRQX4MTR)          0.000      1.600 r
  library setup time                                    -0.185      1.415
  data required time                                                1.415
  --------------------------------------------------------------------------
  data required time                                                1.415
  data arrival time                                                -1.412
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1661/Y (NAND3X12MTR)                                  0.096      0.247 f
  U1726/Y (INVX12MTR)                                    0.059      0.306 r
  U9753/Y (INVX6MTR)                                     0.035      0.341 f
  U9744/Y (INVX2MTR)                                     0.076      0.417 r
  U7657/Y (CLKNAND2X2MTR)                                0.057      0.475 f
  U6779/Y (NAND3X2MTR)                                   0.060      0.534 r
  U714/Y (AND2X4MTR)                                     0.112      0.647 r
  U2996/Y (NOR2X2MTR)                                    0.059      0.706 f
  U4452/Y (NOR2X2MTR)                                    0.085      0.791 r
  U3364/Y (INVX2MTR)                                     0.049      0.840 f
  U10827/Y (NAND2BX2MTR)                                 0.101      0.940 f
  U3774/Y (NOR2X1MTR)                                    0.063      1.003 r
  U1382/Y (OAI2BB1X2MTR)                                 0.126      1.129 r
  U15349/Y (NAND3X8MTR)                                  0.093      1.222 f
  U2196/Y (INVX2MTR)                                     0.065      1.287 r
  U3209/Y (NOR2X4MTR)                                    0.042      1.329 f
  U14822/Y (OAI31X1MTR)                                  0.083      1.412 r
  U0_BANK_TOP/vACC_1_reg_2__16_/D (DFFRQX4MTR)           0.000      1.412 r
  data arrival time                                                 1.412

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_2__16_/CK (DFFRQX4MTR)          0.000      1.600 r
  library setup time                                    -0.185      1.415
  data required time                                                1.415
  --------------------------------------------------------------------------
  data required time                                                1.415
  data arrival time                                                -1.412
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1661/Y (NAND3X12MTR)                                  0.096      0.247 f
  U1726/Y (INVX12MTR)                                    0.059      0.306 r
  U9753/Y (INVX6MTR)                                     0.035      0.341 f
  U9744/Y (INVX2MTR)                                     0.076      0.417 r
  U7657/Y (CLKNAND2X2MTR)                                0.057      0.475 f
  U6779/Y (NAND3X2MTR)                                   0.060      0.534 r
  U714/Y (AND2X4MTR)                                     0.112      0.647 r
  U2996/Y (NOR2X2MTR)                                    0.059      0.706 f
  U4452/Y (NOR2X2MTR)                                    0.085      0.791 r
  U3364/Y (INVX2MTR)                                     0.049      0.840 f
  U10827/Y (NAND2BX2MTR)                                 0.101      0.940 f
  U3774/Y (NOR2X1MTR)                                    0.063      1.003 r
  U1382/Y (OAI2BB1X2MTR)                                 0.126      1.129 r
  U15349/Y (NAND3X8MTR)                                  0.093      1.222 f
  U2196/Y (INVX2MTR)                                     0.065      1.287 r
  U3209/Y (NOR2X4MTR)                                    0.042      1.329 f
  U14820/Y (OAI31X1MTR)                                  0.083      1.412 r
  U0_BANK_TOP/vACC_2_reg_2__16_/D (DFFRQX4MTR)           0.000      1.412 r
  data arrival time                                                 1.412

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_2__16_/CK (DFFRQX4MTR)          0.000      1.600 r
  library setup time                                    -0.185      1.415
  data required time                                                1.415
  --------------------------------------------------------------------------
  data required time                                                1.415
  data arrival time                                                -1.412
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1661/Y (NAND3X12MTR)                                  0.096      0.247 f
  U8911/Y (BUFX10MTR)                                    0.094      0.341 f
  U637/Y (BUFX6MTR)                                      0.071      0.412 f
  U563/Y (CLKOR2X4MTR)                                   0.078      0.489 f
  U1199/Y (OAI2B1X4MTR)                                  0.101      0.590 f
  U924/Y (OAI21X6MTR)                                    0.051      0.641 r
  U1592/Y (NAND2X2MTR)                                   0.069      0.710 f
  U716/Y (OAI21X2MTR)                                    0.103      0.813 r
  U7296/Y (NAND2X4MTR)                                   0.060      0.872 f
  U12465/Y (NAND2X6MTR)                                  0.051      0.924 r
  U12408/Y (NAND2X2MTR)                                  0.054      0.977 f
  U5828/Y (NAND2X4MTR)                                   0.050      1.027 r
  U6420/Y (NAND2X4MTR)                                   0.041      1.068 f
  U7142/Y (NAND2X4MTR)                                   0.041      1.108 r
  U5765/Y (NAND2X4MTR)                                   0.047      1.156 f
  U15349/Y (NAND3X8MTR)                                  0.050      1.206 r
  U15346/Y (NAND2X4MTR)                                  0.052      1.258 f
  U6312/Y (NAND2X1MTR)                                   0.042      1.300 r
  U4698/Y (NAND2X2MTR)                                   0.056      1.356 f
  U15658/Y (OAI21X1MTR)                                  0.065      1.421 r
  U0_BANK_TOP/vACC_0_reg_2__18_/D (DFFRQX4MTR)           0.000      1.421 r
  data arrival time                                                 1.421

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_2__18_/CK (DFFRQX4MTR)          0.000      1.600 r
  library setup time                                    -0.177      1.423
  data required time                                                1.423
  --------------------------------------------------------------------------
  data required time                                                1.423
  data arrival time                                                -1.421
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_3_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_3_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_3_/Q (DFFRHQX1MTR)
                                                         0.164      0.164 f
  U6947/Y (AND2X4MTR)                                    0.107      0.271 f
  U6259/Y (INVX3MTR)                                     0.050      0.321 r
  U13186/Y (OAI22X1MTR)                                  0.065      0.387 f
  U11233/Y (OR2X2MTR)                                    0.108      0.495 f
  U3093/Y (NOR2X2MTR)                                    0.077      0.571 r
  U14696/Y (OAI2BB1X4MTR)                                0.063      0.635 f
  U3995/Y (INVX3MTR)                                     0.047      0.682 r
  U6679/Y (NAND2X2MTR)                                   0.063      0.746 f
  U5968/Y (AOI21X4MTR)                                   0.098      0.844 r
  U1480/Y (OAI21X4MTR)                                   0.068      0.912 f
  U5865/Y (NAND2X4MTR)                                   0.044      0.956 r
  U8582/Y (NAND2X2MTR)                                   0.066      1.022 f
  U1540/Y (AOI21X2MTR)                                   0.093      1.115 r
  U8024/Y (XNOR2X2MTR)                                   0.082      1.197 r
  U7152/Y (NAND2X2MTR)                                   0.069      1.266 f
  U6382/Y (NAND3X4MTR)                                   0.057      1.324 r
  U3718/Y (INVX2MTR)                                     0.045      1.369 f
  U2194/Y (OAI21BX1MTR)                                  0.058      1.427 r
  U0_BANK_TOP/vACC_2_reg_6__10_/D (DFFRQX2MTR)           0.000      1.427 r
  data arrival time                                                 1.427

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_6__10_/CK (DFFRQX2MTR)          0.000      1.600 r
  library setup time                                    -0.171      1.429
  data required time                                                1.429
  --------------------------------------------------------------------------
  data required time                                                1.429
  data arrival time                                                -1.427
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_490_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U1156/Y (CLKNAND2X8MTR)                                0.061      0.355 f
  U7634/Y (BUFX6MTR)                                     0.091      0.446 f
  U13436/Y (BUFX4MTR)                                    0.087      0.534 f
  U10688/Y (AOI22X2MTR)                                  0.087      0.621 r
  U17352/Y (OAI211X4MTR)                                 0.119      0.740 f
  U8271/Y (NOR2X3MTR)                                    0.101      0.841 r
  U15720/Y (NAND4X4MTR)                                  0.114      0.955 f
  U15423/Y (INVX4MTR)                                    0.055      1.010 r
  U6459/Y (NAND2X4MTR)                                   0.049      1.059 f
  U3745/Y (INVX2MTR)                                     0.050      1.109 r
  U16197/Y (NAND2X4MTR)                                  0.042      1.151 f
  U1976/Y (AOI2BB1X2MTR)                                 0.125      1.276 f
  U13596/Y (INVX2MTR)                                    0.056      1.333 r
  U14200/Y (MXI2X2MTR)                                   0.076      1.408 f
  U14590/Y (NOR2X1MTR)                                   0.066      1.475 r
  PIM_result_reg_490_/D (DFFRHQX2MTR)                    0.000      1.475 r
  data arrival time                                                 1.475

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_490_/CK (DFFRHQX2MTR)                   0.000      1.600 r
  library setup time                                    -0.123      1.477
  data required time                                                1.477
  --------------------------------------------------------------------------
  data required time                                                1.477
  data arrival time                                                -1.475
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_362_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U1156/Y (CLKNAND2X8MTR)                                0.061      0.355 f
  U7634/Y (BUFX6MTR)                                     0.091      0.446 f
  U13436/Y (BUFX4MTR)                                    0.087      0.534 f
  U10688/Y (AOI22X2MTR)                                  0.087      0.621 r
  U17352/Y (OAI211X4MTR)                                 0.119      0.740 f
  U8271/Y (NOR2X3MTR)                                    0.101      0.841 r
  U15720/Y (NAND4X4MTR)                                  0.114      0.955 f
  U15423/Y (INVX4MTR)                                    0.055      1.010 r
  U6459/Y (NAND2X4MTR)                                   0.049      1.059 f
  U3745/Y (INVX2MTR)                                     0.050      1.109 r
  U16197/Y (NAND2X4MTR)                                  0.042      1.151 f
  U1976/Y (AOI2BB1X2MTR)                                 0.125      1.276 f
  U13596/Y (INVX2MTR)                                    0.056      1.333 r
  U14200/Y (MXI2X2MTR)                                   0.076      1.408 f
  U14591/Y (NOR2X1MTR)                                   0.066      1.475 r
  PIM_result_reg_362_/D (DFFRHQX2MTR)                    0.000      1.475 r
  data arrival time                                                 1.475

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_362_/CK (DFFRHQX2MTR)                   0.000      1.600 r
  library setup time                                    -0.123      1.477
  data required time                                                1.477
  --------------------------------------------------------------------------
  data required time                                                1.477
  data arrival time                                                -1.475
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_234_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U1156/Y (CLKNAND2X8MTR)                                0.061      0.355 f
  U7634/Y (BUFX6MTR)                                     0.091      0.446 f
  U13436/Y (BUFX4MTR)                                    0.087      0.534 f
  U10688/Y (AOI22X2MTR)                                  0.087      0.621 r
  U17352/Y (OAI211X4MTR)                                 0.119      0.740 f
  U8271/Y (NOR2X3MTR)                                    0.101      0.841 r
  U15720/Y (NAND4X4MTR)                                  0.114      0.955 f
  U15423/Y (INVX4MTR)                                    0.055      1.010 r
  U6459/Y (NAND2X4MTR)                                   0.049      1.059 f
  U3745/Y (INVX2MTR)                                     0.050      1.109 r
  U16197/Y (NAND2X4MTR)                                  0.042      1.151 f
  U1976/Y (AOI2BB1X2MTR)                                 0.125      1.276 f
  U13596/Y (INVX2MTR)                                    0.056      1.333 r
  U14200/Y (MXI2X2MTR)                                   0.076      1.408 f
  U14592/Y (NOR2X1MTR)                                   0.066      1.475 r
  PIM_result_reg_234_/D (DFFRHQX2MTR)                    0.000      1.475 r
  data arrival time                                                 1.475

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_234_/CK (DFFRHQX2MTR)                   0.000      1.600 r
  library setup time                                    -0.123      1.477
  data required time                                                1.477
  --------------------------------------------------------------------------
  data required time                                                1.477
  data arrival time                                                -1.475
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_106_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U1156/Y (CLKNAND2X8MTR)                                0.061      0.355 f
  U7634/Y (BUFX6MTR)                                     0.091      0.446 f
  U13436/Y (BUFX4MTR)                                    0.087      0.534 f
  U10688/Y (AOI22X2MTR)                                  0.087      0.621 r
  U17352/Y (OAI211X4MTR)                                 0.119      0.740 f
  U8271/Y (NOR2X3MTR)                                    0.101      0.841 r
  U15720/Y (NAND4X4MTR)                                  0.114      0.955 f
  U15423/Y (INVX4MTR)                                    0.055      1.010 r
  U6459/Y (NAND2X4MTR)                                   0.049      1.059 f
  U3745/Y (INVX2MTR)                                     0.050      1.109 r
  U16197/Y (NAND2X4MTR)                                  0.042      1.151 f
  U1976/Y (AOI2BB1X2MTR)                                 0.125      1.276 f
  U13596/Y (INVX2MTR)                                    0.056      1.333 r
  U14200/Y (MXI2X2MTR)                                   0.076      1.408 f
  U14593/Y (NOR2X1MTR)                                   0.066      1.475 r
  PIM_result_reg_106_/D (DFFRHQX2MTR)                    0.000      1.475 r
  data arrival time                                                 1.475

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_106_/CK (DFFRHQX2MTR)                   0.000      1.600 r
  library setup time                                    -0.123      1.477
  data required time                                                1.477
  --------------------------------------------------------------------------
  data required time                                                1.477
  data arrival time                                                -1.475
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 r
  U1363/Y (INVX4MTR)                                     0.042      0.171 f
  U7801/Y (INVX3MTR)                                     0.039      0.210 r
  U1333/Y (NAND2BX4MTR)                                  0.079      0.289 r
  U11450/Y (NAND2BX1MTR)                                 0.069      0.358 r
  U16439/Y (CLKNAND2X2MTR)                               0.042      0.400 f
  U10433/Y (NOR2X2MTR)                                   0.065      0.465 r
  U16440/Y (NAND4X4MTR)                                  0.095      0.561 f
  U3049/Y (INVX1MTR)                                     0.056      0.617 r
  U7904/Y (CLKNAND2X2MTR)                                0.057      0.674 f
  U4965/Y (NOR2X4MTR)                                    0.080      0.754 r
  U642/Y (OAI21X6MTR)                                    0.064      0.818 f
  U11184/Y (AOI21X4MTR)                                  0.093      0.911 r
  U1462/Y (OAI21X8MTR)                                   0.078      0.988 f
  U9389/Y (BUFX8MTR)                                     0.088      1.076 f
  U10547/Y (AOI21X3MTR)                                  0.071      1.147 r
  U11479/Y (XNOR2X2MTR)                                  0.080      1.227 r
  U9186/Y (NAND2X2MTR)                                   0.073      1.299 f
  U157/Y (NAND2BX4MTR)                                   0.053      1.352 r
  U9077/Y (OAI22X4MTR)                                   0.057      1.409 f
  U11490/Y (OAI22X2MTR)                                  0.061      1.470 r
  U0_BANK_TOP/vACC_2_reg_4__5_/D (DFFRHQX4MTR)           0.000      1.470 r
  data arrival time                                                 1.470

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_4__5_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.128      1.472
  data required time                                                1.472
  --------------------------------------------------------------------------
  data required time                                                1.472
  data arrival time                                                -1.470
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U1026/Y (INVX12MTR)                                    0.031      0.144 r
  U10636/Y (CLKNAND2X16MTR)                              0.044      0.188 f
  U11009/Y (CLKNAND2X16MTR)                              0.039      0.227 r
  U10709/Y (NAND2X12MTR)                                 0.042      0.269 f
  U2141/Y (INVX20MTR)                                    0.047      0.316 r
  U10996/Y (INVX20MTR)                                   0.043      0.359 f
  U10462/Y (BUFX14MTR)                                   0.072      0.431 f
  U8476/Y (INVX8MTR)                                     0.027      0.458 r
  U472/Y (NAND2X6MTR)                                    0.045      0.503 f
  U15396/Y (NOR2X4MTR)                                   0.074      0.577 r
  U15853/S (ADDHX4MTR)                                   0.107      0.683 r
  U15922/Y (OR2X2MTR)                                    0.096      0.779 r
  U11202/Y (OAI2BB1X4MTR)                                0.099      0.878 r
  U11181/Y (XNOR2X8MTR)                                  0.065      0.943 f
  U11005/Y (INVX3MTR)                                    0.038      0.981 r
  U382/Y (NAND2X3MTR)                                    0.045      1.026 f
  U15830/Y (AOI21X4MTR)                                  0.092      1.118 r
  U13734/Y (OAI21X6MTR)                                  0.076      1.194 f
  U15762/Y (AOI21X8MTR)                                  0.091      1.285 r
  U15456/Y (OAI21X2MTR)                                  0.065      1.350 f
  U15829/Y (XNOR2X2MTR)                                  0.074      1.424 f
  U15828/Y (NOR2X2MTR)                                   0.055      1.479 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_10_/D (DFFRHQX4MTR)
                                                         0.000      1.479 r
  data arrival time                                                 1.479

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_10_/CK (DFFRHQX4MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.118      1.482
  data required time                                                1.482
  --------------------------------------------------------------------------
  data required time                                                1.482
  data arrival time                                                -1.479
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U1666/Y (INVX12MTR)                                    0.037      0.174 f
  U12245/Y (NAND3X12MTR)                                 0.051      0.225 r
  U12144/Y (INVX20MTR)                                   0.037      0.262 f
  U1723/Y (INVX12MTR)                                    0.034      0.296 r
  U14133/Y (INVX8MTR)                                    0.025      0.320 f
  U1673/Y (BUFX4MTR)                                     0.067      0.387 f
  U11419/Y (NAND2X2MTR)                                  0.032      0.419 r
  U10072/Y (OAI2B1X2MTR)                                 0.043      0.462 f
  U1179/Y (OAI21X2MTR)                                   0.084      0.546 r
  U10918/Y (NAND3X4MTR)                                  0.073      0.619 f
  U9815/Y (INVX4MTR)                                     0.049      0.667 r
  U10916/Y (NAND2X2MTR)                                  0.058      0.725 f
  U4392/Y (INVX2MTR)                                     0.042      0.767 r
  U11415/Y (AOI2BB1X4MTR)                                0.084      0.851 r
  U5350/Y (NAND2X4MTR)                                   0.055      0.906 f
  U531/Y (NAND2X4MTR)                                    0.049      0.955 r
  U5816/Y (NAND2X6MTR)                                   0.063      1.017 f
  U11066/Y (AOI21X4MTR)                                  0.079      1.097 r
  U11065/Y (XNOR2X2MTR)                                  0.075      1.171 r
  U10778/Y (OAI22X2MTR)                                  0.087      1.258 f
  U1489/Y (NOR2X4MTR)                                    0.083      1.341 r
  U7867/Y (NAND2X3MTR)                                   0.054      1.395 f
  U11222/Y (OAI2BB1X4MTR)                                0.052      1.447 r
  U7836/Y (OAI2BB2X2MTR)                                 0.052      1.499 f
  U0_BANK_TOP/vACC_1_reg_5__3_/D (DFFRHQX4MTR)           0.000      1.499 f
  data arrival time                                                 1.499

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_5__3_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.098      1.502
  data required time                                                1.502
  --------------------------------------------------------------------------
  data required time                                                1.502
  data arrival time                                                -1.499
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 r
  U1363/Y (INVX4MTR)                                     0.042      0.171 f
  U7801/Y (INVX3MTR)                                     0.039      0.210 r
  U1333/Y (NAND2BX4MTR)                                  0.079      0.289 r
  U11450/Y (NAND2BX1MTR)                                 0.069      0.358 r
  U16439/Y (CLKNAND2X2MTR)                               0.042      0.400 f
  U10433/Y (NOR2X2MTR)                                   0.065      0.465 r
  U16440/Y (NAND4X4MTR)                                  0.095      0.561 f
  U3049/Y (INVX1MTR)                                     0.056      0.617 r
  U7904/Y (CLKNAND2X2MTR)                                0.057      0.674 f
  U4965/Y (NOR2X4MTR)                                    0.080      0.754 r
  U642/Y (OAI21X6MTR)                                    0.064      0.818 f
  U11184/Y (AOI21X4MTR)                                  0.093      0.911 r
  U1462/Y (OAI21X8MTR)                                   0.078      0.988 f
  U9389/Y (BUFX8MTR)                                     0.088      1.076 f
  U10547/Y (AOI21X3MTR)                                  0.071      1.147 r
  U11479/Y (XNOR2X2MTR)                                  0.080      1.227 r
  U9186/Y (NAND2X2MTR)                                   0.073      1.299 f
  U157/Y (NAND2BX4MTR)                                   0.053      1.352 r
  U9077/Y (OAI22X4MTR)                                   0.057      1.409 f
  U11488/Y (OAI22X2MTR)                                  0.061      1.470 r
  U0_BANK_TOP/vACC_3_reg_4__5_/D (DFFRHQX4MTR)           0.000      1.470 r
  data arrival time                                                 1.470

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_4__5_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.128      1.472
  data required time                                                1.472
  --------------------------------------------------------------------------
  data required time                                                1.472
  data arrival time                                                -1.470
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.133      0.133 r
  U8684/Y (INVX5MTR)                                     0.041      0.175 f
  U7425/Y (NAND2X1MTR)                                   0.038      0.213 r
  U1792/Y (INVX2MTR)                                     0.032      0.245 f
  U1794/Y (INVX2MTR)                                     0.054      0.298 r
  U13044/Y (OAI22X1MTR)                                  0.086      0.384 f
  U11951/Y (NOR2X1MTR)                                   0.072      0.457 r
  U11614/Y (CLKAND2X2MTR)                                0.103      0.559 r
  U1065/Y (NAND2X2MTR)                                   0.067      0.626 f
  U3048/Y (INVX2MTR)                                     0.046      0.672 r
  U2168/Y (NAND2X2MTR)                                   0.051      0.723 f
  U1662/Y (NAND2X2MTR)                                   0.043      0.767 r
  U11256/Y (NAND2X2MTR)                                  0.055      0.822 f
  U12006/Y (OAI2BB1X4MTR)                                0.101      0.922 f
  U11329/Y (NAND2X4MTR)                                  0.046      0.969 r
  U8047/Y (NAND2X6MTR)                                   0.060      1.029 f
  U7830/Y (AOI21X2MTR)                                   0.086      1.115 r
  U10505/Y (XNOR2X2MTR)                                  0.088      1.203 r
  U7825/Y (NOR2X3MTR)                                    0.053      1.256 f
  U1572/Y (INVX2MTR)                                     0.044      1.301 r
  U1514/Y (NAND2X3MTR)                                   0.046      1.347 f
  U11193/Y (OAI21X6MTR)                                  0.077      1.423 r
  U2178/Y (OAI21X2MTR)                                   0.060      1.484 f
  U0_BANK_TOP/vACC_2_reg_4__7_/D (DFFRHQX2MTR)           0.000      1.484 f
  data arrival time                                                 1.484

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_4__7_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.114      1.486
  data required time                                                1.486
  --------------------------------------------------------------------------
  data required time                                                1.486
  data arrival time                                                -1.484
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1661/Y (NAND3X12MTR)                                  0.096      0.247 f
  U11998/Y (INVX10MTR)                                   0.056      0.303 r
  U1620/Y (INVX12MTR)                                    0.033      0.336 f
  U1264/Y (INVX5MTR)                                     0.032      0.368 r
  U1228/Y (INVX4MTR)                                     0.034      0.402 f
  U5198/Y (OR2X2MTR)                                     0.091      0.494 f
  U1134/Y (NAND3X2MTR)                                   0.048      0.542 r
  U1088/Y (NAND2X2MTR)                                   0.045      0.587 f
  U5531/Y (NAND2X2MTR)                                   0.060      0.647 r
  U4964/Y (INVX2MTR)                                     0.035      0.682 f
  U5443/Y (NAND2X2MTR)                                   0.044      0.726 r
  U5430/Y (INVX2MTR)                                     0.037      0.763 f
  U7290/Y (AOI21X2MTR)                                   0.084      0.847 r
  U10926/Y (OAI2BB1X4MTR)                                0.072      0.918 f
  U1419/Y (NAND2X2MTR)                                   0.051      0.969 r
  U5817/Y (NAND2X4MTR)                                   0.052      1.021 f
  U11804/Y (INVX2MTR)                                    0.062      1.083 r
  U253/Y (XNOR2X1MTR)                                    0.078      1.161 r
  U5758/Y (NAND2X2MTR)                                   0.070      1.231 f
  U149/Y (NAND3X4MTR)                                    0.053      1.284 r
  U1565/Y (NOR2X4MTR)                                    0.038      1.322 f
  U11725/Y (OAI222X2MTR)                                 0.073      1.395 r
  U0_BANK_TOP/vACC_2_reg_5__8_/D (DFFRQX4MTR)            0.000      1.395 r
  data arrival time                                                 1.395

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_5__8_/CK (DFFRQX4MTR)           0.000      1.600 r
  library setup time                                    -0.202      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.395
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1661/Y (NAND3X12MTR)                                  0.096      0.247 f
  U11998/Y (INVX10MTR)                                   0.056      0.303 r
  U1620/Y (INVX12MTR)                                    0.033      0.336 f
  U1264/Y (INVX5MTR)                                     0.032      0.368 r
  U1228/Y (INVX4MTR)                                     0.034      0.402 f
  U5198/Y (OR2X2MTR)                                     0.091      0.494 f
  U1134/Y (NAND3X2MTR)                                   0.048      0.542 r
  U1088/Y (NAND2X2MTR)                                   0.045      0.587 f
  U5531/Y (NAND2X2MTR)                                   0.060      0.647 r
  U4964/Y (INVX2MTR)                                     0.035      0.682 f
  U5443/Y (NAND2X2MTR)                                   0.044      0.726 r
  U5430/Y (INVX2MTR)                                     0.037      0.763 f
  U7290/Y (AOI21X2MTR)                                   0.084      0.847 r
  U10926/Y (OAI2BB1X4MTR)                                0.072      0.918 f
  U1419/Y (NAND2X2MTR)                                   0.051      0.969 r
  U5817/Y (NAND2X4MTR)                                   0.052      1.021 f
  U11804/Y (INVX2MTR)                                    0.062      1.083 r
  U253/Y (XNOR2X1MTR)                                    0.078      1.161 r
  U5758/Y (NAND2X2MTR)                                   0.070      1.231 f
  U149/Y (NAND3X4MTR)                                    0.053      1.284 r
  U1565/Y (NOR2X4MTR)                                    0.038      1.322 f
  U11727/Y (OAI222X2MTR)                                 0.073      1.395 r
  U0_BANK_TOP/vACC_3_reg_5__8_/D (DFFRQX4MTR)            0.000      1.395 r
  data arrival time                                                 1.395

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_5__8_/CK (DFFRQX4MTR)           0.000      1.600 r
  library setup time                                    -0.202      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.395
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1661/Y (NAND3X12MTR)                                  0.096      0.247 f
  U8911/Y (BUFX10MTR)                                    0.094      0.341 f
  U637/Y (BUFX6MTR)                                      0.071      0.412 f
  U563/Y (CLKOR2X4MTR)                                   0.078      0.489 f
  U1199/Y (OAI2B1X4MTR)                                  0.101      0.590 f
  U924/Y (OAI21X6MTR)                                    0.051      0.641 r
  U1592/Y (NAND2X2MTR)                                   0.069      0.710 f
  U716/Y (OAI21X2MTR)                                    0.103      0.813 r
  U7296/Y (NAND2X4MTR)                                   0.060      0.872 f
  U12465/Y (NAND2X6MTR)                                  0.051      0.924 r
  U12408/Y (NAND2X2MTR)                                  0.054      0.977 f
  U5828/Y (NAND2X4MTR)                                   0.050      1.027 r
  U10821/Y (OAI2BB1X2MTR)                                0.100      1.127 r
  U295/Y (XNOR2X2MTR)                                    0.078      1.204 r
  U2806/Y (NOR2X3MTR)                                    0.052      1.256 f
  U263/Y (NOR2X6MTR)                                     0.083      1.339 r
  U2191/Y (NOR2X4MTR)                                    0.036      1.375 f
  U10729/Y (NOR2X4MTR)                                   0.067      1.442 r
  U10826/Y (OAI22X2MTR)                                  0.055      1.497 f
  U0_BANK_TOP/vACC_2_reg_2__3_/D (DFFRHQX4MTR)           0.000      1.497 f
  data arrival time                                                 1.497

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_2__3_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.101      1.499
  data required time                                                1.499
  --------------------------------------------------------------------------
  data required time                                                1.499
  data arrival time                                                -1.497
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1661/Y (NAND3X12MTR)                                  0.096      0.247 f
  U11998/Y (INVX10MTR)                                   0.056      0.303 r
  U1620/Y (INVX12MTR)                                    0.033      0.336 f
  U1264/Y (INVX5MTR)                                     0.032      0.368 r
  U1228/Y (INVX4MTR)                                     0.034      0.402 f
  U5198/Y (OR2X2MTR)                                     0.091      0.494 f
  U1134/Y (NAND3X2MTR)                                   0.048      0.542 r
  U1088/Y (NAND2X2MTR)                                   0.045      0.587 f
  U5531/Y (NAND2X2MTR)                                   0.060      0.647 r
  U4964/Y (INVX2MTR)                                     0.035      0.682 f
  U5443/Y (NAND2X2MTR)                                   0.044      0.726 r
  U5430/Y (INVX2MTR)                                     0.037      0.763 f
  U7290/Y (AOI21X2MTR)                                   0.084      0.847 r
  U10926/Y (OAI2BB1X4MTR)                                0.072      0.918 f
  U1419/Y (NAND2X2MTR)                                   0.051      0.969 r
  U5817/Y (NAND2X4MTR)                                   0.052      1.021 f
  U11804/Y (INVX2MTR)                                    0.062      1.083 r
  U253/Y (XNOR2X1MTR)                                    0.078      1.161 r
  U5758/Y (NAND2X2MTR)                                   0.070      1.231 f
  U149/Y (NAND3X4MTR)                                    0.053      1.284 r
  U4234/Y (MXI2X2MTR)                                    0.075      1.359 f
  U8307/Y (OAI22X1MTR)                                   0.064      1.423 r
  U0_BANK_TOP/vACC_0_reg_5__0_/D (DFFRQX2MTR)            0.000      1.423 r
  data arrival time                                                 1.423

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_5__0_/CK (DFFRQX2MTR)           0.000      1.600 r
  library setup time                                    -0.175      1.425
  data required time                                                1.425
  --------------------------------------------------------------------------
  data required time                                                1.425
  data arrival time                                                -1.423
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_508_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U10440/Y (NOR2X8MTR)                                   0.058      0.248 r
  U15327/Y (NAND3X6MTR)                                  0.063      0.311 f
  U16513/Y (OAI2B1X8MTR)                                 0.046      0.358 r
  U1211/Y (INVX8MTR)                                     0.038      0.396 f
  U1111/Y (BUFX8MTR)                                     0.076      0.472 f
  U13429/Y (INVX4MTR)                                    0.046      0.518 r
  U17417/Y (NAND2X2MTR)                                  0.054      0.572 f
  U15559/Y (OAI211X4MTR)                                 0.056      0.628 r
  U465/Y (INVX2MTR)                                      0.085      0.713 f
  U17422/Y (NAND2X2MTR)                                  0.077      0.790 r
  U10656/Y (AND2X2MTR)                                   0.121      0.911 r
  U17424/Y (NAND3X2MTR)                                  0.092      1.003 f
  U18065/Y (NOR4X2MTR)                                   0.196      1.199 r
  U3248/Y (INVX2MTR)                                     0.075      1.274 f
  U18098/Y (AOI211X4MTR)                                 0.159      1.433 r
  U8633/Y (NOR2X1MTR)                                    0.062      1.495 f
  PIM_result_reg_508_/D (DFFRHQX4MTR)                    0.000      1.495 f
  data arrival time                                                 1.495

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_508_/CK (DFFRHQX4MTR)                   0.000      1.600 r
  library setup time                                    -0.103      1.497
  data required time                                                1.497
  --------------------------------------------------------------------------
  data required time                                                1.497
  data arrival time                                                -1.495
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.112      0.112 f
  U1389/Y (BUFX8MTR)                                     0.069      0.181 f
  U1314/Y (NAND2X2MTR)                                   0.057      0.239 r
  U16456/Y (OAI22X1MTR)                                  0.099      0.338 f
  U6198/Y (AOI21X1MTR)                                   0.071      0.409 r
  U5617/Y (CLKAND2X2MTR)                                 0.112      0.521 r
  U5597/Y (AND3X4MTR)                                    0.101      0.622 r
  U4080/Y (INVX2MTR)                                     0.034      0.656 f
  U4979/Y (NOR2X1MTR)                                    0.087      0.743 r
  U11216/Y (NOR2X2MTR)                                   0.049      0.792 f
  U7257/Y (NAND2X2MTR)                                   0.047      0.839 r
  U11234/Y (NAND2X4MTR)                                  0.054      0.893 f
  U9213/Y (NAND2X4MTR)                                   0.052      0.946 r
  U489/Y (NAND2X4MTR)                                    0.064      1.010 f
  U6398/Y (AOI21X2MTR)                                   0.102      1.112 r
  U6367/Y (XNOR2X2MTR)                                   0.094      1.206 r
  U1978/Y (NOR2X4MTR)                                    0.048      1.254 f
  U4879/Y (INVX1MTR)                                     0.038      1.293 r
  U6294/Y (NAND2X2MTR)                                   0.045      1.338 f
  U6981/Y (OAI22X4MTR)                                   0.078      1.415 r
  U7844/Y (OAI22X2MTR)                                   0.065      1.480 f
  U0_BANK_TOP/vACC_1_reg_5__7_/D (DFFRHQX2MTR)           0.000      1.480 f
  data arrival time                                                 1.480

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_5__7_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.117      1.483
  data required time                                                1.483
  --------------------------------------------------------------------------
  data required time                                                1.483
  data arrival time                                                -1.480
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.112      0.112 f
  U1389/Y (BUFX8MTR)                                     0.069      0.181 f
  U1314/Y (NAND2X2MTR)                                   0.057      0.239 r
  U16456/Y (OAI22X1MTR)                                  0.099      0.338 f
  U6198/Y (AOI21X1MTR)                                   0.071      0.409 r
  U5617/Y (CLKAND2X2MTR)                                 0.112      0.521 r
  U5597/Y (AND3X4MTR)                                    0.101      0.622 r
  U4080/Y (INVX2MTR)                                     0.034      0.656 f
  U4979/Y (NOR2X1MTR)                                    0.087      0.743 r
  U11216/Y (NOR2X2MTR)                                   0.049      0.792 f
  U7257/Y (NAND2X2MTR)                                   0.047      0.839 r
  U11234/Y (NAND2X4MTR)                                  0.054      0.893 f
  U9213/Y (NAND2X4MTR)                                   0.052      0.946 r
  U489/Y (NAND2X4MTR)                                    0.064      1.010 f
  U6398/Y (AOI21X2MTR)                                   0.102      1.112 r
  U6367/Y (XNOR2X2MTR)                                   0.094      1.206 r
  U1978/Y (NOR2X4MTR)                                    0.048      1.254 f
  U4879/Y (INVX1MTR)                                     0.038      1.293 r
  U6294/Y (NAND2X2MTR)                                   0.045      1.338 f
  U6981/Y (OAI22X4MTR)                                   0.078      1.415 r
  U8969/Y (OAI22X2MTR)                                   0.065      1.480 f
  U0_BANK_TOP/vACC_3_reg_5__7_/D (DFFRHQX2MTR)           0.000      1.480 f
  data arrival time                                                 1.480

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_5__7_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.117      1.483
  data required time                                                1.483
  --------------------------------------------------------------------------
  data required time                                                1.483
  data arrival time                                                -1.480
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U1026/Y (INVX12MTR)                                    0.031      0.144 r
  U10636/Y (CLKNAND2X16MTR)                              0.044      0.188 f
  U11009/Y (CLKNAND2X16MTR)                              0.039      0.227 r
  U10709/Y (NAND2X12MTR)                                 0.042      0.269 f
  U2141/Y (INVX20MTR)                                    0.047      0.316 r
  U11017/Y (INVX18MTR)                                   0.043      0.359 f
  U10668/Y (INVX20MTR)                                   0.041      0.400 r
  U13427/Y (NAND2X8MTR)                                  0.033      0.432 f
  U13417/Y (INVX4MTR)                                    0.035      0.467 r
  U3971/Y (NAND2X2MTR)                                   0.043      0.511 f
  U4438/Y (INVX3MTR)                                     0.041      0.552 r
  U5417/Y (OAI2BB1X2MTR)                                 0.091      0.643 r
  U16715/S (ADDFHX1MTR)                                  0.217      0.860 f
  U15780/Y (OR2X4MTR)                                    0.106      0.966 f
  U15759/Y (CLKNAND2X2MTR)                               0.038      1.004 r
  U1234/Y (NAND2X4MTR)                                   0.047      1.051 f
  U9143/Y (NOR2X4MTR)                                    0.094      1.145 r
  U15405/Y (OAI21X6MTR)                                  0.067      1.211 f
  U11349/Y (AOI21X8MTR)                                  0.084      1.295 r
  U16187/Y (OAI21BX4MTR)                                 0.061      1.356 f
  U10545/Y (XNOR2X2MTR)                                  0.066      1.423 f
  U10537/Y (NOR2X2MTR)                                   0.055      1.478 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_9_/D (DFFRHQX4MTR)
                                                         0.000      1.478 r
  data arrival time                                                 1.478

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.120      1.480
  data required time                                                1.480
  --------------------------------------------------------------------------
  data required time                                                1.480
  data arrival time                                                -1.478
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U1026/Y (INVX12MTR)                                    0.031      0.144 r
  U10636/Y (CLKNAND2X16MTR)                              0.044      0.188 f
  U11009/Y (CLKNAND2X16MTR)                              0.039      0.227 r
  U15553/Y (INVX4MTR)                                    0.034      0.260 f
  U15554/Y (INVX6MTR)                                    0.043      0.303 r
  U16615/Y (NAND2X2MTR)                                  0.070      0.373 f
  U4109/Y (NOR2X4MTR)                                    0.084      0.457 r
  U10540/Y (OAI21X4MTR)                                  0.067      0.524 f
  U10541/Y (CLKNAND2X2MTR)                               0.038      0.562 r
  U16815/Y (CLKNAND2X2MTR)                               0.045      0.607 f
  U15793/Y (XNOR2X1MTR)                                  0.087      0.694 f
  U5440/Y (NOR2X4MTR)                                    0.091      0.785 r
  U4864/Y (NAND2BX4MTR)                                  0.087      0.872 r
  U15794/Y (OAI2B1X2MTR)                                 0.054      0.926 f
  U9237/Y (NAND2X2MTR)                                   0.050      0.977 r
  U10566/Y (OAI2BB1X4MTR)                                0.103      1.079 r
  U11238/Y (AOI21X6MTR)                                  0.053      1.132 f
  U255/Y (AOI21X4MTR)                                    0.095      1.227 r
  U19535/Y (NAND4X4MTR)                                  0.087      1.314 f
  U5281/Y (NOR2X3MTR)                                    0.073      1.387 r
  U5269/Y (INVX2MTR)                                     0.039      1.427 f
  U5723/Y (NOR2X1MTR)                                    0.050      1.476 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/D (DFFRHQX2MTR)
                                                         0.000      1.476 r
  data arrival time                                                 1.476

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/CK (DFFRHQX2MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.121      1.479
  data required time                                                1.479
  --------------------------------------------------------------------------
  data required time                                                1.479
  data arrival time                                                -1.476
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.111      0.111 f
  U10130/Y (INVX2MTR)                                    0.050      0.161 r
  U1847/Y (INVX4MTR)                                     0.053      0.214 f
  U7502/Y (CLKNAND2X2MTR)                                0.060      0.274 r
  U10195/Y (OAI22X2MTR)                                  0.075      0.349 f
  U6896/Y (AOI2BB1X2MTR)                                 0.068      0.417 r
  U7696/Y (OAI211X2MTR)                                  0.070      0.487 f
  U3088/Y (AOI21X1MTR)                                   0.072      0.559 r
  U4092/Y (NAND2X2MTR)                                   0.071      0.630 f
  U7898/Y (INVX2MTR)                                     0.058      0.687 r
  U752/Y (NAND2X4MTR)                                    0.060      0.748 f
  U7386/Y (OAI21X3MTR)                                   0.095      0.843 r
  U1411/Y (INVX2MTR)                                     0.041      0.884 f
  U5903/Y (NAND2X2MTR)                                   0.036      0.920 r
  U6511/Y (NAND2X2MTR)                                   0.057      0.977 f
  U6468/Y (NAND2X6MTR)                                   0.056      1.033 r
  U1410/Y (AOI21X2MTR)                                   0.063      1.096 f
  U6408/Y (XNOR2X1MTR)                                   0.078      1.175 f
  U1431/Y (NAND2X2MTR)                                   0.055      1.230 r
  U152/Y (NAND2X2MTR)                                    0.055      1.285 f
  U7066/Y (NOR2X4MTR)                                    0.076      1.361 r
  U2013/Y (OA22X2MTR)                                    0.117      1.478 r
  U0_BANK_TOP/vACC_3_reg_6__15_/D (DFFSX1MTR)            0.000      1.478 r
  data arrival time                                                 1.478

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_6__15_/CK (DFFSX1MTR)           0.000      1.600 r
  library setup time                                    -0.119      1.481
  data required time                                                1.481
  --------------------------------------------------------------------------
  data required time                                                1.481
  data arrival time                                                -1.478
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1661/Y (NAND3X12MTR)                                  0.096      0.247 f
  U1726/Y (INVX12MTR)                                    0.059      0.306 r
  U1727/Y (INVX12MTR)                                    0.032      0.338 f
  U10944/Y (NOR2X2MTR)                                   0.054      0.392 r
  U10760/Y (NAND2BX2MTR)                                 0.075      0.467 r
  U15419/Y (INVX2MTR)                                    0.033      0.500 f
  U15413/Y (NAND3X4MTR)                                  0.037      0.537 r
  U7554/Y (INVX2MTR)                                     0.041      0.578 f
  U928/Y (NOR2X4MTR)                                     0.058      0.635 r
  U2491/Y (NOR2X1MTR)                                    0.056      0.691 f
  U8303/Y (NAND2BX2MTR)                                  0.105      0.796 f
  U8204/Y (INVX2MTR)                                     0.045      0.842 r
  U3303/Y (NAND2X2MTR)                                   0.076      0.918 f
  U2858/Y (NOR2X4MTR)                                    0.087      1.005 r
  U11127/Y (AOI21X8MTR)                                  0.071      1.076 f
  U3767/Y (NOR2X8MTR)                                    0.068      1.144 r
  U6426/Y (INVX6MTR)                                     0.044      1.188 f
  U312/Y (INVX6MTR)                                      0.049      1.238 r
  U5766/Y (INVX2MTR)                                     0.030      1.267 f
  U218/Y (NOR2X1MTR)                                     0.057      1.324 r
  U4719/Y (NAND2X2MTR)                                   0.060      1.384 f
  U254/Y (OAI2BB1X2MTR)                                  0.061      1.445 r
  U11438/Y (OAI22X2MTR)                                  0.050      1.496 f
  U0_BANK_TOP/vACC_0_reg_4__4_/D (DFFRHQX4MTR)           0.000      1.496 f
  data arrival time                                                 1.496

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_4__4_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.102      1.498
  data required time                                                1.498
  --------------------------------------------------------------------------
  data required time                                                1.498
  data arrival time                                                -1.496
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1661/Y (NAND3X12MTR)                                  0.096      0.247 f
  U11998/Y (INVX10MTR)                                   0.056      0.303 r
  U1620/Y (INVX12MTR)                                    0.033      0.336 f
  U1264/Y (INVX5MTR)                                     0.032      0.368 r
  U1228/Y (INVX4MTR)                                     0.034      0.402 f
  U5198/Y (OR2X2MTR)                                     0.091      0.494 f
  U1134/Y (NAND3X2MTR)                                   0.048      0.542 r
  U1088/Y (NAND2X2MTR)                                   0.045      0.587 f
  U5531/Y (NAND2X2MTR)                                   0.060      0.647 r
  U4964/Y (INVX2MTR)                                     0.035      0.682 f
  U5443/Y (NAND2X2MTR)                                   0.044      0.726 r
  U5430/Y (INVX2MTR)                                     0.037      0.763 f
  U7290/Y (AOI21X2MTR)                                   0.084      0.847 r
  U10926/Y (OAI2BB1X4MTR)                                0.072      0.918 f
  U1419/Y (NAND2X2MTR)                                   0.051      0.969 r
  U5817/Y (NAND2X4MTR)                                   0.052      1.021 f
  U11804/Y (INVX2MTR)                                    0.062      1.083 r
  U253/Y (XNOR2X1MTR)                                    0.078      1.161 r
  U5758/Y (NAND2X2MTR)                                   0.070      1.231 f
  U149/Y (NAND3X4MTR)                                    0.053      1.284 r
  U4234/Y (MXI2X2MTR)                                    0.075      1.359 f
  U7882/Y (OAI22X1MTR)                                   0.064      1.423 r
  U0_BANK_TOP/vACC_3_reg_5__0_/D (DFFRQX2MTR)            0.000      1.423 r
  data arrival time                                                 1.423

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_5__0_/CK (DFFRQX2MTR)           0.000      1.600 r
  library setup time                                    -0.175      1.425
  data required time                                                1.425
  --------------------------------------------------------------------------
  data required time                                                1.425
  data arrival time                                                -1.423
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U1666/Y (INVX12MTR)                                    0.037      0.174 f
  U1661/Y (NAND3X12MTR)                                  0.045      0.220 r
  U1726/Y (INVX12MTR)                                    0.041      0.260 f
  U9753/Y (INVX6MTR)                                     0.037      0.298 r
  U9752/Y (INVX1MTR)                                     0.044      0.341 f
  U6875/Y (CLKNAND2X2MTR)                                0.037      0.378 r
  U14925/Y (NOR2BX4MTR)                                  0.079      0.457 r
  U560/Y (NAND3BX2MTR)                                   0.082      0.539 f
  U10685/Y (OAI2BB1X4MTR)                                0.110      0.649 f
  U971/Y (INVX3MTR)                                      0.046      0.695 r
  U7036/Y (NAND2X4MTR)                                   0.047      0.742 f
  U7026/Y (INVX4MTR)                                     0.034      0.775 r
  U3914/Y (OAI21X3MTR)                                   0.058      0.834 f
  U3868/Y (INVX2MTR)                                     0.047      0.881 r
  U4316/Y (NAND2X3MTR)                                   0.049      0.930 f
  U9375/Y (INVX3MTR)                                     0.049      0.980 r
  U11262/Y (NAND2X3MTR)                                  0.045      1.024 f
  U9413/Y (AOI21X2MTR)                                   0.079      1.103 r
  U3037/Y (XNOR2X1MTR)                                   0.085      1.188 r
  U5750/Y (NOR2X2MTR)                                    0.057      1.245 f
  U11483/Y (AOI2BB1X4MTR)                                0.073      1.318 r
  U7866/Y (NAND3X4MTR)                                   0.072      1.389 f
  U6982/Y (NAND2X2MTR)                                   0.053      1.442 r
  U15359/Y (OAI2BB1X2MTR)                                0.044      1.486 f
  U0_BANK_TOP/vACC_3_reg_0__1_/D (DFFRHQX2MTR)           0.000      1.486 f
  data arrival time                                                 1.486

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_0__1_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.111      1.489
  data required time                                                1.489
  --------------------------------------------------------------------------
  data required time                                                1.489
  data arrival time                                                -1.486
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.112      0.112 f
  U1389/Y (BUFX8MTR)                                     0.069      0.181 f
  U1314/Y (NAND2X2MTR)                                   0.057      0.239 r
  U16456/Y (OAI22X1MTR)                                  0.099      0.338 f
  U6198/Y (AOI21X1MTR)                                   0.071      0.409 r
  U5617/Y (CLKAND2X2MTR)                                 0.112      0.521 r
  U5597/Y (AND3X4MTR)                                    0.101      0.622 r
  U4080/Y (INVX2MTR)                                     0.034      0.656 f
  U4979/Y (NOR2X1MTR)                                    0.087      0.743 r
  U11216/Y (NOR2X2MTR)                                   0.049      0.792 f
  U7257/Y (NAND2X2MTR)                                   0.047      0.839 r
  U11234/Y (NAND2X4MTR)                                  0.054      0.893 f
  U9213/Y (NAND2X4MTR)                                   0.052      0.946 r
  U523/Y (NAND2X6MTR)                                    0.051      0.996 f
  U398/Y (AOI21X2MTR)                                    0.091      1.088 r
  U13668/Y (XNOR2X1MTR)                                  0.085      1.173 r
  U1430/Y (OAI2B2X2MTR)                                  0.092      1.265 f
  U7067/Y (NOR2X4MTR)                                    0.064      1.329 r
  U9038/Y (NAND2X2MTR)                                   0.056      1.385 f
  U6604/Y (NAND2X4MTR)                                   0.048      1.433 r
  U19205/Y (OAI22X2MTR)                                  0.047      1.480 f
  U0_BANK_TOP/vACC_1_reg_5__4_/D (DFFRHQX2MTR)           0.000      1.480 f
  data arrival time                                                 1.480

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_5__4_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.117      1.483
  data required time                                                1.483
  --------------------------------------------------------------------------
  data required time                                                1.483
  data arrival time                                                -1.480
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U9364/Y (BUFX3MTR)                                     0.099      0.236 r
  U3173/Y (INVX4MTR)                                     0.032      0.269 f
  U11463/Y (OAI22X2MTR)                                  0.081      0.349 r
  U9091/Y (OAI2BB1X2MTR)                                 0.117      0.466 r
  U6163/Y (NAND2X4MTR)                                   0.046      0.512 f
  U11380/Y (NOR2X3MTR)                                   0.068      0.580 r
  U2859/Y (INVX2MTR)                                     0.045      0.625 f
  U3532/Y (NOR2X2MTR)                                    0.080      0.704 r
  U2503/Y (INVX2MTR)                                     0.048      0.752 f
  U2971/Y (AOI21X2MTR)                                   0.125      0.877 r
  U2907/Y (OAI21X4MTR)                                   0.086      0.963 f
  U5845/Y (CLKNAND2X2MTR)                                0.045      1.008 r
  U5338/Y (NAND2BX2MTR)                                  0.057      1.065 f
  U2227/Y (AOI21X1MTR)                                   0.080      1.145 r
  U5781/Y (OAI2BB1X2MTR)                                 0.065      1.210 f
  U4723/Y (OAI22X4MTR)                                   0.091      1.301 r
  U1241/Y (NOR2X4MTR)                                    0.051      1.353 f
  U6320/Y (OAI21BX2MTR)                                  0.067      1.420 r
  U0_BANK_TOP/vACC_3_reg_7__14_/D (DFFRQX4MTR)           0.000      1.420 r
  data arrival time                                                 1.420

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_7__14_/CK (DFFRQX4MTR)          0.000      1.600 r
  library setup time                                    -0.178      1.422
  data required time                                                1.422
  --------------------------------------------------------------------------
  data required time                                                1.422
  data arrival time                                                -1.420
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.131      0.131 r
  U6277/Y (INVX4MTR)                                     0.044      0.175 f
  U4208/Y (INVX4MTR)                                     0.047      0.222 r
  U3634/Y (NOR2X4MTR)                                    0.042      0.265 f
  U916/Y (INVX1MTR)                                      0.034      0.299 r
  U9699/Y (INVX1MTR)                                     0.064      0.362 f
  U5647/Y (AOI22X2MTR)                                   0.113      0.476 r
  U13032/Y (NAND3X2MTR)                                  0.115      0.591 f
  U2518/Y (INVX2MTR)                                     0.056      0.646 r
  U1456/Y (NAND2X2MTR)                                   0.068      0.715 f
  U1455/Y (AOI2B1X4MTR)                                  0.118      0.832 f
  U1566/Y (OAI21X2MTR)                                   0.100      0.933 r
  U13343/Y (XOR2X1MTR)                                   0.089      1.022 r
  U3276/Y (AOI21X1MTR)                                   0.052      1.074 f
  U9135/Y (NAND2BX2MTR)                                  0.107      1.180 f
  U6333/Y (OAI22X2MTR)                                   0.076      1.256 r
  U1515/Y (NOR2X4MTR)                                    0.059      1.315 f
  U2769/Y (NAND2X4MTR)                                   0.040      1.355 r
  U5707/Y (CLKNAND2X4MTR)                                0.046      1.401 f
  U5706/Y (OAI2BB2X2MTR)                                 0.071      1.472 r
  U0_BANK_TOP/vACC_0_reg_1__3_/D (DFFRHQX2MTR)           0.000      1.472 r
  data arrival time                                                 1.472

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_1__3_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.125      1.475
  data required time                                                1.475
  --------------------------------------------------------------------------
  data required time                                                1.475
  data arrival time                                                -1.472
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_8_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_8_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_8_/Q (DFFRHQX4MTR)
                                                         0.121      0.121 r
  U8397/Y (INVX1MTR)                                     0.034      0.155 f
  U8390/Y (NOR2X2MTR)                                    0.106      0.261 r
  U8601/Y (BUFX2MTR)                                     0.129      0.390 r
  U11901/Y (NAND2X1MTR)                                  0.068      0.458 f
  U9997/Y (OAI21X1MTR)                                   0.047      0.504 r
  U13173/Y (NOR2X2MTR)                                   0.048      0.553 f
  U1623/Y (NAND4X4MTR)                                   0.057      0.610 r
  U1039/Y (INVX2MTR)                                     0.043      0.653 f
  U10767/Y (NAND2X4MTR)                                  0.044      0.696 r
  U12311/Y (CLKAND2X2MTR)                                0.112      0.808 r
  U5906/Y (NAND2X2MTR)                                   0.048      0.856 f
  U6504/Y (INVX2MTR)                                     0.054      0.911 r
  U1448/Y (NAND2X4MTR)                                   0.053      0.964 f
  U1440/Y (NAND2X6MTR)                                   0.050      1.014 r
  U8020/Y (NAND2X2MTR)                                   0.043      1.056 f
  U7129/Y (NAND2X2MTR)                                   0.042      1.099 r
  U19696/Y (XOR2X2MTR)                                   0.080      1.178 r
  U15632/Y (OAI2BB2X4MTR)                                0.075      1.254 f
  U8320/Y (AOI21X6MTR)                                   0.081      1.335 r
  U7857/Y (NAND2X2MTR)                                   0.064      1.399 f
  U7547/Y (NAND2X4MTR)                                   0.051      1.450 r
  U19701/Y (OAI22X2MTR)                                  0.047      1.497 f
  U0_BANK_TOP/vACC_3_reg_1__2_/D (DFFRHQX4MTR)           0.000      1.497 f
  data arrival time                                                 1.497

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_1__2_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.101      1.499
  data required time                                                1.499
  --------------------------------------------------------------------------
  data required time                                                1.499
  data arrival time                                                -1.497
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1710/Y (NAND3X8MTR)                                   0.112      0.263 f
  U1746/Y (BUFX10MTR)                                    0.102      0.365 f
  U1311/Y (BUFX8MTR)                                     0.070      0.435 f
  U6216/Y (NOR2X2MTR)                                    0.052      0.488 r
  U6189/Y (INVX2MTR)                                     0.032      0.520 f
  U1138/Y (CLKNAND2X2MTR)                                0.039      0.559 r
  U15463/Y (AND2X4MTR)                                   0.104      0.662 r
  U2046/Y (NOR2X2MTR)                                    0.053      0.715 f
  U5476/Y (NAND2BX4MTR)                                  0.096      0.810 f
  U8199/Y (NAND2BX4MTR)                                  0.092      0.903 f
  U4832/Y (INVX2MTR)                                     0.054      0.956 r
  U7233/Y (NAND2X2MTR)                                   0.044      1.001 f
  U7109/Y (NAND2BX4MTR)                                  0.084      1.084 f
  U9557/Y (NAND2X3MTR)                                   0.052      1.136 r
  U3703/Y (NAND3X8MTR)                                   0.084      1.220 f
  U4236/Y (INVX4MTR)                                     0.065      1.285 r
  U11469/Y (NOR2X2MTR)                                   0.046      1.332 f
  U84/Y (OAI21X6MTR)                                     0.072      1.404 r
  U16250/Y (OAI21X1MTR)                                  0.073      1.478 f
  U0_BANK_TOP/vACC_0_reg_0__19_/D (DFFRHQX2MTR)          0.000      1.478 f
  data arrival time                                                 1.478

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_0__19_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.120      1.480
  data required time                                                1.480
  --------------------------------------------------------------------------
  data required time                                                1.480
  data arrival time                                                -1.478
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 r
  U1363/Y (INVX4MTR)                                     0.042      0.171 f
  U7801/Y (INVX3MTR)                                     0.039      0.210 r
  U1333/Y (NAND2BX4MTR)                                  0.079      0.289 r
  U11450/Y (NAND2BX1MTR)                                 0.069      0.358 r
  U16439/Y (CLKNAND2X2MTR)                               0.042      0.400 f
  U10433/Y (NOR2X2MTR)                                   0.065      0.465 r
  U16440/Y (NAND4X4MTR)                                  0.095      0.561 f
  U3049/Y (INVX1MTR)                                     0.056      0.617 r
  U7904/Y (CLKNAND2X2MTR)                                0.057      0.674 f
  U4965/Y (NOR2X4MTR)                                    0.080      0.754 r
  U642/Y (OAI21X6MTR)                                    0.064      0.818 f
  U11184/Y (AOI21X4MTR)                                  0.093      0.911 r
  U1462/Y (OAI21X8MTR)                                   0.078      0.988 f
  U3791/Y (AOI2B1X2MTR)                                  0.091      1.079 r
  U9232/Y (XNOR2X1MTR)                                   0.081      1.160 r
  U5296/Y (OAI2BB1X2MTR)                                 0.122      1.283 r
  U5755/Y (NOR2X4MTR)                                    0.034      1.316 f
  U1972/Y (NAND2X4MTR)                                   0.036      1.352 r
  U15688/Y (INVX2MTR)                                    0.025      1.377 f
  U15686/Y (OAI22X2MTR)                                  0.043      1.420 r
  U0_BANK_TOP/vACC_3_reg_4__3_/D (DFFRQX2MTR)            0.000      1.420 r
  data arrival time                                                 1.420

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_4__3_/CK (DFFRQX2MTR)           0.000      1.600 r
  library setup time                                    -0.178      1.422
  data required time                                                1.422
  --------------------------------------------------------------------------
  data required time                                                1.422
  data arrival time                                                -1.420
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U1666/Y (INVX12MTR)                                    0.037      0.174 f
  U12245/Y (NAND3X12MTR)                                 0.051      0.225 r
  U12144/Y (INVX20MTR)                                   0.037      0.262 f
  U1723/Y (INVX12MTR)                                    0.034      0.296 r
  U14133/Y (INVX8MTR)                                    0.025      0.320 f
  U1673/Y (BUFX4MTR)                                     0.067      0.387 f
  U11419/Y (NAND2X2MTR)                                  0.032      0.419 r
  U10072/Y (OAI2B1X2MTR)                                 0.043      0.462 f
  U1179/Y (OAI21X2MTR)                                   0.084      0.546 r
  U10918/Y (NAND3X4MTR)                                  0.073      0.619 f
  U9815/Y (INVX4MTR)                                     0.049      0.667 r
  U10916/Y (NAND2X2MTR)                                  0.058      0.725 f
  U4392/Y (INVX2MTR)                                     0.042      0.767 r
  U11415/Y (AOI2BB1X4MTR)                                0.084      0.851 r
  U5350/Y (NAND2X4MTR)                                   0.055      0.906 f
  U531/Y (NAND2X4MTR)                                    0.049      0.955 r
  U5816/Y (NAND2X6MTR)                                   0.063      1.017 f
  U11066/Y (AOI21X4MTR)                                  0.079      1.097 r
  U11065/Y (XNOR2X2MTR)                                  0.075      1.171 r
  U10778/Y (OAI22X2MTR)                                  0.087      1.258 f
  U1489/Y (NOR2X4MTR)                                    0.083      1.341 r
  U7867/Y (NAND2X3MTR)                                   0.054      1.395 f
  U11222/Y (OAI2BB1X4MTR)                                0.052      1.447 r
  U7843/Y (OAI2BB2X2MTR)                                 0.052      1.499 f
  U0_BANK_TOP/vACC_3_reg_5__3_/D (DFFRHQX4MTR)           0.000      1.499 f
  data arrival time                                                 1.499

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_5__3_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.098      1.502
  data required time                                                1.502
  --------------------------------------------------------------------------
  data required time                                                1.502
  data arrival time                                                -1.499
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.142      0.142 r
  U9359/Y (NAND2X6MTR)                                   0.064      0.206 f
  U11079/Y (INVX12MTR)                                   0.054      0.260 r
  U1707/Y (CLKNAND2X16MTR)                               0.052      0.312 f
  U1610/Y (INVX4MTR)                                     0.055      0.367 r
  U16325/Y (CLKNAND2X2MTR)                               0.057      0.424 f
  U1094/Y (AOI21BX8MTR)                                  0.081      0.504 f
  U11997/Y (CLKAND2X4MTR)                                0.076      0.581 f
  U10833/Y (AOI21X8MTR)                                  0.076      0.656 r
  U3461/Y (NAND2X2MTR)                                   0.088      0.744 f
  U13021/Y (CLKAND2X2MTR)                                0.099      0.843 f
  U15304/Y (OAI2BB1X4MTR)                                0.097      0.940 f
  U2841/Y (AOI21X2MTR)                                   0.091      1.031 r
  U2077/Y (AND2X2MTR)                                    0.110      1.141 r
  U399/Y (OAI21X2MTR)                                    0.047      1.188 f
  U5772/Y (NAND3X2MTR)                                   0.049      1.237 r
  U5282/Y (INVX2MTR)                                     0.036      1.273 f
  U7891/Y (NOR2X3MTR)                                    0.055      1.328 r
  U6313/Y (NAND3X4MTR)                                   0.073      1.402 f
  U7009/Y (NAND3X2MTR)                                   0.054      1.456 r
  U15292/Y (OAI2BB1X2MTR)                                0.047      1.503 f
  U0_BANK_TOP/vACC_0_reg_6__6_/D (DFFRHQX4MTR)           0.000      1.503 f
  data arrival time                                                 1.503

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_6__6_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.095      1.505
  data required time                                                1.505
  --------------------------------------------------------------------------
  data required time                                                1.505
  data arrival time                                                -1.503
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.135      0.135 r
  U7090/Y (INVX8MTR)                                     0.035      0.169 f
  U1381/Y (INVX6MTR)                                     0.041      0.211 r
  U8740/Y (NOR2X1MTR)                                    0.054      0.264 f
  U9076/Y (INVX1MTR)                                     0.047      0.311 r
  U9089/Y (INVX1MTR)                                     0.062      0.373 f
  U13122/Y (NAND2X1MTR)                                  0.047      0.420 r
  U15319/Y (NAND3BX2MTR)                                 0.068      0.488 f
  U1116/Y (NOR2X2MTR)                                    0.073      0.561 r
  U5552/Y (NAND2X3MTR)                                   0.065      0.626 f
  U5047/Y (INVX2MTR)                                     0.042      0.669 r
  U863/Y (NAND2X2MTR)                                    0.067      0.736 f
  U3880/Y (INVX2MTR)                                     0.052      0.788 r
  U532/Y (AOI21X2MTR)                                    0.068      0.856 f
  U1545/Y (OAI21X6MTR)                                   0.052      0.908 r
  U8383/Y (INVX2MTR)                                     0.059      0.967 f
  U13702/Y (OAI31X1MTR)                                  0.135      1.102 r
  U8384/Y (XNOR2X1MTR)                                   0.063      1.165 f
  U2807/Y (AOI222X2MTR)                                  0.125      1.291 r
  U2763/Y (NAND2X2MTR)                                   0.095      1.386 f
  U114/Y (NAND2X4MTR)                                    0.063      1.448 r
  U15355/Y (OAI22X2MTR)                                  0.047      1.496 f
  U0_BANK_TOP/vACC_2_reg_1__7_/D (DFFRHQX4MTR)           0.000      1.496 f
  data arrival time                                                 1.496

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_1__7_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.102      1.498
  data required time                                                1.498
  --------------------------------------------------------------------------
  data required time                                                1.498
  data arrival time                                                -1.496
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.132      0.132 f
  U610/Y (BUFX14MTR)                                     0.088      0.220 f
  U10031/Y (CLKNAND2X16MTR)                              0.045      0.265 r
  U1337/Y (BUFX16MTR)                                    0.066      0.331 r
  U7568/Y (INVX8MTR)                                     0.027      0.358 f
  U689/Y (NAND2X1MTR)                                    0.028      0.385 r
  U824/Y (OAI2B1X1MTR)                                   0.081      0.466 f
  U11884/Y (OAI21BX4MTR)                                 0.097      0.563 r
  U11808/Y (NAND2X2MTR)                                  0.071      0.634 f
  U3926/Y (INVX2MTR)                                     0.051      0.685 r
  U872/Y (CLKNAND2X4MTR)                                 0.059      0.744 f
  U11569/Y (AOI21X3MTR)                                  0.113      0.856 r
  U11086/Y (OAI2B1X4MTR)                                 0.062      0.918 f
  U11355/Y (INVX3MTR)                                    0.044      0.962 r
  U11260/Y (NAND2X6MTR)                                  0.059      1.021 f
  U8435/Y (INVX3MTR)                                     0.052      1.074 r
  U13360/Y (XNOR2X2MTR)                                  0.096      1.169 r
  U11373/Y (OAI2BB1X4MTR)                                0.118      1.287 r
  U7100/Y (MXI2X4MTR)                                    0.068      1.355 f
  U7949/Y (OAI22X1MTR)                                   0.062      1.417 r
  U0_BANK_TOP/vACC_0_reg_4__0_/D (DFFRQX1MTR)            0.000      1.417 r
  data arrival time                                                 1.417

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_4__0_/CK (DFFRQX1MTR)           0.000      1.600 r
  library setup time                                    -0.181      1.419
  data required time                                                1.419
  --------------------------------------------------------------------------
  data required time                                                1.419
  data arrival time                                                -1.417
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U12245/Y (NAND3X12MTR)                                 0.098      0.249 f
  U12144/Y (INVX20MTR)                                   0.054      0.302 r
  U1723/Y (INVX12MTR)                                    0.031      0.333 f
  U598/Y (INVX8MTR)                                      0.036      0.369 r
  U1291/Y (BUFX8MTR)                                     0.072      0.442 r
  U1888/Y (CLKNAND2X2MTR)                                0.051      0.493 f
  U2643/Y (NAND4X4MTR)                                   0.046      0.538 r
  U918/Y (AND2X4MTR)                                     0.106      0.645 r
  U8724/Y (NOR2X1MTR)                                    0.066      0.710 f
  U3948/Y (NOR2X2MTR)                                    0.108      0.818 r
  U2904/Y (NAND2X2MTR)                                   0.094      0.912 f
  U493/Y (NOR2X2MTR)                                     0.082      0.994 r
  U6441/Y (CLKNAND2X2MTR)                                0.058      1.052 f
  U7162/Y (NAND2X4MTR)                                   0.052      1.104 r
  U1846/Y (NAND2X6MTR)                                   0.065      1.169 f
  U269/Y (INVX4MTR)                                      0.076      1.245 r
  U205/Y (NAND2X2MTR)                                    0.071      1.316 f
  U7071/Y (NAND3X4MTR)                                   0.058      1.374 r
  U7888/Y (INVX2MTR)                                     0.036      1.409 f
  U8993/Y (OAI2BB2X2MTR)                                 0.063      1.472 r
  U0_BANK_TOP/vACC_3_reg_6__4_/D (DFFRHQX4MTR)           0.000      1.472 r
  data arrival time                                                 1.472

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_6__4_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.125      1.475
  data required time                                                1.475
  --------------------------------------------------------------------------
  data required time                                                1.475
  data arrival time                                                -1.472
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_3_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_3_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_3_/Q (DFFRHQX1MTR)
                                                         0.166      0.166 r
  U6947/Y (AND2X4MTR)                                    0.125      0.291 r
  U6259/Y (INVX3MTR)                                     0.045      0.337 f
  U3146/Y (NOR2X1MTR)                                    0.060      0.397 r
  U7722/Y (AOI2BB1X1MTR)                                 0.047      0.443 f
  U5141/Y (AND3X2MTR)                                    0.097      0.541 f
  U6828/Y (NAND2X2MTR)                                   0.053      0.593 r
  U3055/Y (INVX2MTR)                                     0.050      0.643 f
  U3969/Y (NOR2X3MTR)                                    0.081      0.725 r
  U8229/Y (OAI21X2MTR)                                   0.095      0.820 f
  U7613/Y (AOI21X4MTR)                                   0.120      0.939 r
  U6468/Y (NAND2X6MTR)                                   0.081      1.020 f
  U1409/Y (AOI21X4MTR)                                   0.078      1.098 r
  U6433/Y (XNOR2X1MTR)                                   0.077      1.176 r
  U5776/Y (OAI22X2MTR)                                   0.078      1.254 f
  U1516/Y (NOR2X4MTR)                                    0.093      1.347 r
  U154/Y (NAND2X3MTR)                                    0.055      1.402 f
  U113/Y (CLKNAND2X4MTR)                                 0.048      1.450 r
  U9010/Y (OAI22X2MTR)                                   0.046      1.495 f
  U0_BANK_TOP/vACC_2_reg_6__1_/D (DFFRHQX4MTR)           0.000      1.495 f
  data arrival time                                                 1.495

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_6__1_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.102      1.498
  data required time                                                1.498
  --------------------------------------------------------------------------
  data required time                                                1.498
  data arrival time                                                -1.495
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.133      0.133 r
  U8684/Y (INVX5MTR)                                     0.041      0.175 f
  U7425/Y (NAND2X1MTR)                                   0.038      0.213 r
  U1792/Y (INVX2MTR)                                     0.032      0.245 f
  U1794/Y (INVX2MTR)                                     0.054      0.298 r
  U13044/Y (OAI22X1MTR)                                  0.086      0.384 f
  U11951/Y (NOR2X1MTR)                                   0.072      0.457 r
  U11614/Y (CLKAND2X2MTR)                                0.103      0.559 r
  U1065/Y (NAND2X2MTR)                                   0.067      0.626 f
  U3048/Y (INVX2MTR)                                     0.046      0.672 r
  U2168/Y (NAND2X2MTR)                                   0.051      0.723 f
  U1662/Y (NAND2X2MTR)                                   0.043      0.767 r
  U11256/Y (NAND2X2MTR)                                  0.055      0.822 f
  U12006/Y (OAI2BB1X4MTR)                                0.101      0.922 f
  U11329/Y (NAND2X4MTR)                                  0.046      0.969 r
  U8047/Y (NAND2X6MTR)                                   0.060      1.029 f
  U7830/Y (AOI21X2MTR)                                   0.086      1.115 r
  U10505/Y (XNOR2X2MTR)                                  0.088      1.203 r
  U7825/Y (NOR2X3MTR)                                    0.053      1.256 f
  U1572/Y (INVX2MTR)                                     0.044      1.301 r
  U1514/Y (NAND2X3MTR)                                   0.046      1.347 f
  U11193/Y (OAI21X6MTR)                                  0.077      1.423 r
  U7028/Y (OAI22X2MTR)                                   0.056      1.480 f
  U0_BANK_TOP/vACC_3_reg_4__7_/D (DFFRHQX2MTR)           0.000      1.480 f
  data arrival time                                                 1.480

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_4__7_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.118      1.482
  data required time                                                1.482
  --------------------------------------------------------------------------
  data required time                                                1.482
  data arrival time                                                -1.480
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U1666/Y (INVX12MTR)                                    0.037      0.174 f
  U12245/Y (NAND3X12MTR)                                 0.051      0.225 r
  U12144/Y (INVX20MTR)                                   0.037      0.262 f
  U1723/Y (INVX12MTR)                                    0.034      0.296 r
  U14133/Y (INVX8MTR)                                    0.025      0.320 f
  U1673/Y (BUFX4MTR)                                     0.067      0.387 f
  U11419/Y (NAND2X2MTR)                                  0.032      0.419 r
  U10072/Y (OAI2B1X2MTR)                                 0.043      0.462 f
  U1179/Y (OAI21X2MTR)                                   0.084      0.546 r
  U10918/Y (NAND3X4MTR)                                  0.073      0.619 f
  U9815/Y (INVX4MTR)                                     0.049      0.667 r
  U10916/Y (NAND2X2MTR)                                  0.058      0.725 f
  U4392/Y (INVX2MTR)                                     0.042      0.767 r
  U11415/Y (AOI2BB1X4MTR)                                0.084      0.851 r
  U5350/Y (NAND2X4MTR)                                   0.055      0.906 f
  U531/Y (NAND2X4MTR)                                    0.049      0.955 r
  U5816/Y (NAND2X6MTR)                                   0.063      1.017 f
  U11066/Y (AOI21X4MTR)                                  0.079      1.097 r
  U11065/Y (XNOR2X2MTR)                                  0.075      1.171 r
  U10778/Y (OAI22X2MTR)                                  0.087      1.258 f
  U1489/Y (NOR2X4MTR)                                    0.083      1.341 r
  U19194/Y (OAI222X2MTR)                                 0.119      1.460 f
  U0_BANK_TOP/vACC_1_reg_5__11_/D (DFFRHQX2MTR)          0.000      1.460 f
  data arrival time                                                 1.460

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_5__11_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.138      1.462
  data required time                                                1.462
  --------------------------------------------------------------------------
  data required time                                                1.462
  data arrival time                                                -1.460
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U1666/Y (INVX12MTR)                                    0.037      0.174 f
  U12245/Y (NAND3X12MTR)                                 0.051      0.225 r
  U12144/Y (INVX20MTR)                                   0.037      0.262 f
  U1723/Y (INVX12MTR)                                    0.034      0.296 r
  U14133/Y (INVX8MTR)                                    0.025      0.320 f
  U1673/Y (BUFX4MTR)                                     0.067      0.387 f
  U11419/Y (NAND2X2MTR)                                  0.032      0.419 r
  U10072/Y (OAI2B1X2MTR)                                 0.043      0.462 f
  U1179/Y (OAI21X2MTR)                                   0.084      0.546 r
  U10918/Y (NAND3X4MTR)                                  0.073      0.619 f
  U9815/Y (INVX4MTR)                                     0.049      0.667 r
  U10916/Y (NAND2X2MTR)                                  0.058      0.725 f
  U4392/Y (INVX2MTR)                                     0.042      0.767 r
  U11415/Y (AOI2BB1X4MTR)                                0.084      0.851 r
  U5350/Y (NAND2X4MTR)                                   0.055      0.906 f
  U531/Y (NAND2X4MTR)                                    0.049      0.955 r
  U5816/Y (NAND2X6MTR)                                   0.063      1.017 f
  U11066/Y (AOI21X4MTR)                                  0.079      1.097 r
  U11065/Y (XNOR2X2MTR)                                  0.075      1.171 r
  U10778/Y (OAI22X2MTR)                                  0.087      1.258 f
  U1489/Y (NOR2X4MTR)                                    0.083      1.341 r
  U19193/Y (OAI222X2MTR)                                 0.119      1.460 f
  U0_BANK_TOP/vACC_2_reg_5__11_/D (DFFRHQX2MTR)          0.000      1.460 f
  data arrival time                                                 1.460

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_5__11_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.138      1.462
  data required time                                                1.462
  --------------------------------------------------------------------------
  data required time                                                1.462
  data arrival time                                                -1.460
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.112      0.112 f
  U1389/Y (BUFX8MTR)                                     0.069      0.181 f
  U1314/Y (NAND2X2MTR)                                   0.057      0.239 r
  U16456/Y (OAI22X1MTR)                                  0.099      0.338 f
  U6198/Y (AOI21X1MTR)                                   0.071      0.409 r
  U5617/Y (CLKAND2X2MTR)                                 0.112      0.521 r
  U5597/Y (AND3X4MTR)                                    0.101      0.622 r
  U4080/Y (INVX2MTR)                                     0.034      0.656 f
  U4979/Y (NOR2X1MTR)                                    0.087      0.743 r
  U11216/Y (NOR2X2MTR)                                   0.049      0.792 f
  U7257/Y (NAND2X2MTR)                                   0.047      0.839 r
  U11234/Y (NAND2X4MTR)                                  0.054      0.893 f
  U9213/Y (NAND2X4MTR)                                   0.052      0.946 r
  U523/Y (NAND2X6MTR)                                    0.051      0.996 f
  U398/Y (AOI21X2MTR)                                    0.091      1.088 r
  U13668/Y (XNOR2X1MTR)                                  0.085      1.173 r
  U1430/Y (OAI2B2X2MTR)                                  0.092      1.265 f
  U7067/Y (NOR2X4MTR)                                    0.064      1.329 r
  U9038/Y (NAND2X2MTR)                                   0.056      1.385 f
  U6604/Y (NAND2X4MTR)                                   0.048      1.433 r
  U8978/Y (OAI22X2MTR)                                   0.047      1.480 f
  U0_BANK_TOP/vACC_3_reg_5__4_/D (DFFRHQX2MTR)           0.000      1.480 f
  data arrival time                                                 1.480

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_5__4_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.117      1.483
  data required time                                                1.483
  --------------------------------------------------------------------------
  data required time                                                1.483
  data arrival time                                                -1.480
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1710/Y (NAND3X8MTR)                                   0.112      0.263 f
  U1746/Y (BUFX10MTR)                                    0.102      0.365 f
  U1324/Y (INVX4MTR)                                     0.050      0.415 r
  U2308/Y (NAND2X1MTR)                                   0.061      0.477 f
  U6147/Y (CLKNAND2X2MTR)                                0.046      0.523 r
  U8184/Y (INVX2MTR)                                     0.033      0.556 f
  U15363/Y (NAND3X4MTR)                                  0.036      0.592 r
  U1063/Y (NAND2X4MTR)                                   0.043      0.636 f
  U979/Y (NAND2X3MTR)                                    0.045      0.680 r
  U787/Y (NAND2BX4MTR)                                   0.076      0.757 r
  U8142/Y (NAND2X2MTR)                                   0.047      0.804 f
  U6535/Y (INVX2MTR)                                     0.050      0.854 r
  U8190/Y (NAND2X4MTR)                                   0.061      0.915 f
  U10471/Y (OAI2B1X8MTR)                                 0.106      1.021 r
  U412/Y (NAND2X4MTR)                                    0.060      1.081 f
  U348/Y (NAND2X6MTR)                                    0.052      1.133 r
  U11160/Y (AOI22X4MTR)                                  0.048      1.181 f
  U11179/Y (OAI2B1X4MTR)                                 0.059      1.240 r
  U11071/Y (CLKNAND2X4MTR)                               0.061      1.301 f
  U11525/Y (NAND2X2MTR)                                  0.050      1.351 r
  U7005/Y (CLKNAND2X4MTR)                                0.050      1.401 f
  U11402/Y (OAI21X2MTR)                                  0.071      1.472 r
  U0_BANK_TOP/vACC_2_reg_7__17_/D (DFFRHQX2MTR)          0.000      1.472 r
  data arrival time                                                 1.472

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_7__17_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.125      1.475
  data required time                                                1.475
  --------------------------------------------------------------------------
  data required time                                                1.475
  data arrival time                                                -1.472
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.133      0.133 r
  U8684/Y (INVX5MTR)                                     0.041      0.175 f
  U7425/Y (NAND2X1MTR)                                   0.038      0.213 r
  U1792/Y (INVX2MTR)                                     0.032      0.245 f
  U1794/Y (INVX2MTR)                                     0.054      0.298 r
  U13044/Y (OAI22X1MTR)                                  0.086      0.384 f
  U11951/Y (NOR2X1MTR)                                   0.072      0.457 r
  U11614/Y (CLKAND2X2MTR)                                0.103      0.559 r
  U1065/Y (NAND2X2MTR)                                   0.067      0.626 f
  U3048/Y (INVX2MTR)                                     0.046      0.672 r
  U2168/Y (NAND2X2MTR)                                   0.051      0.723 f
  U1662/Y (NAND2X2MTR)                                   0.043      0.767 r
  U11256/Y (NAND2X2MTR)                                  0.055      0.822 f
  U12006/Y (OAI2BB1X4MTR)                                0.101      0.922 f
  U11329/Y (NAND2X4MTR)                                  0.046      0.969 r
  U8047/Y (NAND2X6MTR)                                   0.060      1.029 f
  U7830/Y (AOI21X2MTR)                                   0.086      1.115 r
  U10505/Y (XNOR2X2MTR)                                  0.088      1.203 r
  U7825/Y (NOR2X3MTR)                                    0.053      1.256 f
  U1572/Y (INVX2MTR)                                     0.044      1.301 r
  U1514/Y (NAND2X3MTR)                                   0.046      1.347 f
  U11193/Y (OAI21X6MTR)                                  0.077      1.423 r
  U9055/Y (OAI22X2MTR)                                   0.056      1.480 f
  U0_BANK_TOP/vACC_0_reg_4__7_/D (DFFRHQX2MTR)           0.000      1.480 f
  data arrival time                                                 1.480

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_4__7_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.118      1.482
  data required time                                                1.482
  --------------------------------------------------------------------------
  data required time                                                1.482
  data arrival time                                                -1.480
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1661/Y (NAND3X12MTR)                                  0.096      0.247 f
  U1726/Y (INVX12MTR)                                    0.059      0.306 r
  U1727/Y (INVX12MTR)                                    0.032      0.338 f
  U10944/Y (NOR2X2MTR)                                   0.054      0.392 r
  U10760/Y (NAND2BX2MTR)                                 0.075      0.467 r
  U15419/Y (INVX2MTR)                                    0.033      0.500 f
  U15413/Y (NAND3X4MTR)                                  0.037      0.537 r
  U7554/Y (INVX2MTR)                                     0.041      0.578 f
  U928/Y (NOR2X4MTR)                                     0.058      0.635 r
  U2491/Y (NOR2X1MTR)                                    0.056      0.691 f
  U8303/Y (NAND2BX2MTR)                                  0.105      0.796 f
  U8204/Y (INVX2MTR)                                     0.045      0.842 r
  U3303/Y (NAND2X2MTR)                                   0.076      0.918 f
  U2858/Y (NOR2X4MTR)                                    0.087      1.005 r
  U11127/Y (AOI21X8MTR)                                  0.071      1.076 f
  U3767/Y (NOR2X8MTR)                                    0.068      1.144 r
  U6426/Y (INVX6MTR)                                     0.044      1.188 f
  U312/Y (INVX6MTR)                                      0.049      1.238 r
  U5766/Y (INVX2MTR)                                     0.030      1.267 f
  U218/Y (NOR2X1MTR)                                     0.057      1.324 r
  U4719/Y (NAND2X2MTR)                                   0.060      1.384 f
  U254/Y (OAI2BB1X2MTR)                                  0.061      1.445 r
  U7889/Y (OAI22X2MTR)                                   0.050      1.496 f
  U0_BANK_TOP/vACC_1_reg_4__4_/D (DFFRHQX4MTR)           0.000      1.496 f
  data arrival time                                                 1.496

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_4__4_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.102      1.498
  data required time                                                1.498
  --------------------------------------------------------------------------
  data required time                                                1.498
  data arrival time                                                -1.496
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 r
  U1363/Y (INVX4MTR)                                     0.042      0.171 f
  U7801/Y (INVX3MTR)                                     0.039      0.210 r
  U1333/Y (NAND2BX4MTR)                                  0.079      0.289 r
  U11450/Y (NAND2BX1MTR)                                 0.069      0.358 r
  U16439/Y (CLKNAND2X2MTR)                               0.042      0.400 f
  U10433/Y (NOR2X2MTR)                                   0.065      0.465 r
  U16440/Y (NAND4X4MTR)                                  0.095      0.561 f
  U3049/Y (INVX1MTR)                                     0.056      0.617 r
  U7904/Y (CLKNAND2X2MTR)                                0.057      0.674 f
  U4965/Y (NOR2X4MTR)                                    0.080      0.754 r
  U642/Y (OAI21X6MTR)                                    0.064      0.818 f
  U11184/Y (AOI21X4MTR)                                  0.093      0.911 r
  U1462/Y (OAI21X8MTR)                                   0.078      0.988 f
  U9389/Y (BUFX8MTR)                                     0.088      1.076 f
  U11441/Y (AOI21X8MTR)                                  0.056      1.132 r
  U7493/Y (XOR2X2MTR)                                    0.082      1.214 r
  U10761/Y (OAI22X4MTR)                                  0.066      1.280 f
  U167/Y (NOR2X4MTR)                                     0.069      1.349 r
  U7795/Y (BUFX2MTR)                                     0.097      1.446 r
  U11480/Y (OAI21BX2MTR)                                 0.054      1.500 f
  U0_BANK_TOP/vACC_2_reg_4__9_/D (DFFRHQX4MTR)           0.000      1.500 f
  data arrival time                                                 1.500

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_4__9_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.097      1.503
  data required time                                                1.503
  --------------------------------------------------------------------------
  data required time                                                1.503
  data arrival time                                                -1.500
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1710/Y (NAND3X8MTR)                                   0.112      0.263 f
  U1670/Y (INVX12MTR)                                    0.069      0.332 r
  U1403/Y (INVX8MTR)                                     0.041      0.373 f
  U1329/Y (INVX6MTR)                                     0.040      0.413 r
  U8706/Y (INVX1MTR)                                     0.043      0.456 f
  U949/Y (CLKOR2X1MTR)                                   0.114      0.570 f
  U865/Y (NAND3X2MTR)                                    0.057      0.627 r
  U1706/Y (NAND2X2MTR)                                   0.084      0.711 f
  U600/Y (INVX2MTR)                                      0.096      0.807 r
  U2929/Y (NAND2X1MTR)                                   0.068      0.875 f
  U4828/Y (NAND3BX2MTR)                                  0.136      1.010 f
  U369/Y (NOR2BX4MTR)                                    0.076      1.086 r
  U2817/Y (OAI21X4MTR)                                   0.056      1.142 f
  U3212/Y (NAND3X8MTR)                                   0.059      1.202 r
  U3203/Y (NAND2X2MTR)                                   0.065      1.266 f
  U6157/Y (INVX1MTR)                                     0.054      1.321 r
  U120/Y (NOR2X4MTR)                                     0.033      1.354 f
  U14462/Y (OAI31X1MTR)                                  0.089      1.443 r
  U0_BANK_TOP/vACC_3_reg_1__19_/D (DFFRHQX1MTR)          0.000      1.443 r
  data arrival time                                                 1.443

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_1__19_/CK (DFFRHQX1MTR)         0.000      1.600 r
  library setup time                                    -0.154      1.446
  data required time                                                1.446
  --------------------------------------------------------------------------
  data required time                                                1.446
  data arrival time                                                -1.443
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1710/Y (NAND3X8MTR)                                   0.112      0.263 f
  U1670/Y (INVX12MTR)                                    0.069      0.332 r
  U1403/Y (INVX8MTR)                                     0.041      0.373 f
  U1329/Y (INVX6MTR)                                     0.040      0.413 r
  U8706/Y (INVX1MTR)                                     0.043      0.456 f
  U949/Y (CLKOR2X1MTR)                                   0.114      0.570 f
  U865/Y (NAND3X2MTR)                                    0.057      0.627 r
  U1706/Y (NAND2X2MTR)                                   0.084      0.711 f
  U600/Y (INVX2MTR)                                      0.096      0.807 r
  U2929/Y (NAND2X1MTR)                                   0.068      0.875 f
  U4828/Y (NAND3BX2MTR)                                  0.136      1.010 f
  U369/Y (NOR2BX4MTR)                                    0.076      1.086 r
  U2817/Y (OAI21X4MTR)                                   0.056      1.142 f
  U3212/Y (NAND3X8MTR)                                   0.059      1.202 r
  U3203/Y (NAND2X2MTR)                                   0.065      1.266 f
  U6157/Y (INVX1MTR)                                     0.054      1.321 r
  U120/Y (NOR2X4MTR)                                     0.033      1.354 f
  U14460/Y (OAI31X1MTR)                                  0.089      1.443 r
  U0_BANK_TOP/vACC_1_reg_1__19_/D (DFFRHQX1MTR)          0.000      1.443 r
  data arrival time                                                 1.443

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_1__19_/CK (DFFRHQX1MTR)         0.000      1.600 r
  library setup time                                    -0.154      1.446
  data required time                                                1.446
  --------------------------------------------------------------------------
  data required time                                                1.446
  data arrival time                                                -1.443
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1710/Y (NAND3X8MTR)                                   0.112      0.263 f
  U1670/Y (INVX12MTR)                                    0.069      0.332 r
  U1403/Y (INVX8MTR)                                     0.041      0.373 f
  U1329/Y (INVX6MTR)                                     0.040      0.413 r
  U8706/Y (INVX1MTR)                                     0.043      0.456 f
  U949/Y (CLKOR2X1MTR)                                   0.114      0.570 f
  U865/Y (NAND3X2MTR)                                    0.057      0.627 r
  U1706/Y (NAND2X2MTR)                                   0.084      0.711 f
  U600/Y (INVX2MTR)                                      0.096      0.807 r
  U2929/Y (NAND2X1MTR)                                   0.068      0.875 f
  U4828/Y (NAND3BX2MTR)                                  0.136      1.010 f
  U369/Y (NOR2BX4MTR)                                    0.076      1.086 r
  U2817/Y (OAI21X4MTR)                                   0.056      1.142 f
  U3212/Y (NAND3X8MTR)                                   0.059      1.202 r
  U3203/Y (NAND2X2MTR)                                   0.065      1.266 f
  U6157/Y (INVX1MTR)                                     0.054      1.321 r
  U120/Y (NOR2X4MTR)                                     0.033      1.354 f
  U14458/Y (OAI31X1MTR)                                  0.089      1.443 r
  U0_BANK_TOP/vACC_2_reg_1__19_/D (DFFRHQX1MTR)          0.000      1.443 r
  data arrival time                                                 1.443

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_1__19_/CK (DFFRHQX1MTR)         0.000      1.600 r
  library setup time                                    -0.154      1.446
  data required time                                                1.446
  --------------------------------------------------------------------------
  data required time                                                1.446
  data arrival time                                                -1.443
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_3_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_3_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_3_/Q (DFFRHQX1MTR)
                                                         0.164      0.164 f
  U6947/Y (AND2X4MTR)                                    0.107      0.271 f
  U6259/Y (INVX3MTR)                                     0.050      0.321 r
  U13186/Y (OAI22X1MTR)                                  0.065      0.387 f
  U11233/Y (OR2X2MTR)                                    0.108      0.495 f
  U3093/Y (NOR2X2MTR)                                    0.077      0.571 r
  U14696/Y (OAI2BB1X4MTR)                                0.063      0.635 f
  U3995/Y (INVX3MTR)                                     0.047      0.682 r
  U6679/Y (NAND2X2MTR)                                   0.063      0.746 f
  U5968/Y (AOI21X4MTR)                                   0.098      0.844 r
  U1480/Y (OAI21X4MTR)                                   0.068      0.912 f
  U5865/Y (NAND2X4MTR)                                   0.044      0.956 r
  U8582/Y (NAND2X2MTR)                                   0.066      1.022 f
  U1540/Y (AOI21X2MTR)                                   0.093      1.115 r
  U8024/Y (XNOR2X2MTR)                                   0.082      1.197 r
  U7152/Y (NAND2X2MTR)                                   0.069      1.266 f
  U6382/Y (NAND3X4MTR)                                   0.057      1.324 r
  U3718/Y (INVX2MTR)                                     0.045      1.369 f
  U2193/Y (OAI21BX1MTR)                                  0.058      1.427 r
  U0_BANK_TOP/vACC_3_reg_6__10_/D (DFFRQX2MTR)           0.000      1.427 r
  data arrival time                                                 1.427

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_6__10_/CK (DFFRQX2MTR)          0.000      1.600 r
  library setup time                                    -0.171      1.429
  data required time                                                1.429
  --------------------------------------------------------------------------
  data required time                                                1.429
  data arrival time                                                -1.427
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.135      0.135 r
  U7090/Y (INVX8MTR)                                     0.035      0.169 f
  U1381/Y (INVX6MTR)                                     0.041      0.211 r
  U8740/Y (NOR2X1MTR)                                    0.054      0.264 f
  U9076/Y (INVX1MTR)                                     0.047      0.311 r
  U9089/Y (INVX1MTR)                                     0.062      0.373 f
  U13122/Y (NAND2X1MTR)                                  0.047      0.420 r
  U15319/Y (NAND3BX2MTR)                                 0.068      0.488 f
  U1116/Y (NOR2X2MTR)                                    0.073      0.561 r
  U5552/Y (NAND2X3MTR)                                   0.065      0.626 f
  U5047/Y (INVX2MTR)                                     0.042      0.669 r
  U863/Y (NAND2X2MTR)                                    0.067      0.736 f
  U3880/Y (INVX2MTR)                                     0.052      0.788 r
  U532/Y (AOI21X2MTR)                                    0.068      0.856 f
  U1545/Y (OAI21X6MTR)                                   0.052      0.908 r
  U8383/Y (INVX2MTR)                                     0.059      0.967 f
  U13702/Y (OAI31X1MTR)                                  0.135      1.102 r
  U8384/Y (XNOR2X1MTR)                                   0.063      1.165 f
  U2807/Y (AOI222X2MTR)                                  0.125      1.291 r
  U2763/Y (NAND2X2MTR)                                   0.095      1.386 f
  U114/Y (NAND2X4MTR)                                    0.063      1.448 r
  U15354/Y (OAI22X2MTR)                                  0.047      1.496 f
  U0_BANK_TOP/vACC_1_reg_1__7_/D (DFFRHQX4MTR)           0.000      1.496 f
  data arrival time                                                 1.496

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_1__7_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.102      1.498
  data required time                                                1.498
  --------------------------------------------------------------------------
  data required time                                                1.498
  data arrival time                                                -1.496
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 r
  U1363/Y (INVX4MTR)                                     0.042      0.171 f
  U7801/Y (INVX3MTR)                                     0.039      0.210 r
  U1333/Y (NAND2BX4MTR)                                  0.079      0.289 r
  U11450/Y (NAND2BX1MTR)                                 0.069      0.358 r
  U16439/Y (CLKNAND2X2MTR)                               0.042      0.400 f
  U10433/Y (NOR2X2MTR)                                   0.065      0.465 r
  U16440/Y (NAND4X4MTR)                                  0.095      0.561 f
  U3049/Y (INVX1MTR)                                     0.056      0.617 r
  U7904/Y (CLKNAND2X2MTR)                                0.057      0.674 f
  U4965/Y (NOR2X4MTR)                                    0.080      0.754 r
  U642/Y (OAI21X6MTR)                                    0.064      0.818 f
  U11184/Y (AOI21X4MTR)                                  0.093      0.911 r
  U1462/Y (OAI21X8MTR)                                   0.078      0.988 f
  U3791/Y (AOI2B1X2MTR)                                  0.091      1.079 r
  U9232/Y (XNOR2X1MTR)                                   0.081      1.160 r
  U5296/Y (OAI2BB1X2MTR)                                 0.122      1.283 r
  U5755/Y (NOR2X4MTR)                                    0.034      1.316 f
  U1972/Y (NAND2X4MTR)                                   0.036      1.352 r
  U6322/Y (NAND2X2MTR)                                   0.054      1.406 f
  U15689/Y (OAI22X2MTR)                                  0.062      1.468 r
  U0_BANK_TOP/vACC_0_reg_4__3_/D (DFFRHQX2MTR)           0.000      1.468 r
  data arrival time                                                 1.468

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_4__3_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.129      1.471
  data required time                                                1.471
  --------------------------------------------------------------------------
  data required time                                                1.471
  data arrival time                                                -1.468
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U1666/Y (INVX12MTR)                                    0.037      0.174 f
  U1661/Y (NAND3X12MTR)                                  0.045      0.220 r
  U11998/Y (INVX10MTR)                                   0.038      0.258 f
  U1620/Y (INVX12MTR)                                    0.036      0.294 r
  U1352/Y (INVX6MTR)                                     0.032      0.326 f
  U10863/Y (AOI22X1MTR)                                  0.080      0.405 r
  U1185/Y (NAND3X2MTR)                                   0.082      0.487 f
  U5586/Y (CLKNAND2X2MTR)                                0.051      0.539 r
  U5546/Y (NAND2X2MTR)                                   0.072      0.611 f
  U6043/Y (INVX2MTR)                                     0.057      0.667 r
  U6007/Y (NAND2X4MTR)                                   0.050      0.717 f
  U5442/Y (CLKNAND2X2MTR)                                0.042      0.759 r
  U778/Y (NAND2X2MTR)                                    0.047      0.807 f
  U5374/Y (NAND2X2MTR)                                   0.049      0.856 r
  U14104/Y (NAND2X4MTR)                                  0.049      0.905 f
  U13732/Y (NAND2X4MTR)                                  0.046      0.951 r
  U9168/Y (NAND2X2MTR)                                   0.063      1.014 f
  U7151/Y (NAND2X2MTR)                                   0.056      1.070 r
  U6374/Y (NAND3X4MTR)                                   0.086      1.156 f
  U10572/Y (NAND3X12MTR)                                 0.066      1.222 r
  U7941/Y (NAND2X4MTR)                                   0.048      1.269 f
  U5731/Y (NAND2X2MTR)                                   0.060      1.329 r
  U7014/Y (CLKNAND2X2MTR)                                0.050      1.379 f
  U9005/Y (OAI21X2MTR)                                   0.072      1.450 r
  U0_BANK_TOP/vACC_1_reg_3__18_/D (DFFRHQX1MTR)          0.000      1.450 r
  data arrival time                                                 1.450

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_3__18_/CK (DFFRHQX1MTR)         0.000      1.600 r
  library setup time                                    -0.147      1.453
  data required time                                                1.453
  --------------------------------------------------------------------------
  data required time                                                1.453
  data arrival time                                                -1.450
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 r
  U1363/Y (INVX4MTR)                                     0.042      0.171 f
  U7801/Y (INVX3MTR)                                     0.039      0.210 r
  U1333/Y (NAND2BX4MTR)                                  0.079      0.289 r
  U11450/Y (NAND2BX1MTR)                                 0.069      0.358 r
  U16439/Y (CLKNAND2X2MTR)                               0.042      0.400 f
  U10433/Y (NOR2X2MTR)                                   0.065      0.465 r
  U16440/Y (NAND4X4MTR)                                  0.095      0.561 f
  U3049/Y (INVX1MTR)                                     0.056      0.617 r
  U7904/Y (CLKNAND2X2MTR)                                0.057      0.674 f
  U4965/Y (NOR2X4MTR)                                    0.080      0.754 r
  U642/Y (OAI21X6MTR)                                    0.064      0.818 f
  U11184/Y (AOI21X4MTR)                                  0.093      0.911 r
  U1462/Y (OAI21X8MTR)                                   0.078      0.988 f
  U3791/Y (AOI2B1X2MTR)                                  0.091      1.079 r
  U9232/Y (XNOR2X1MTR)                                   0.081      1.160 r
  U5296/Y (OAI2BB1X2MTR)                                 0.122      1.283 r
  U5755/Y (NOR2X4MTR)                                    0.034      1.316 f
  U1972/Y (NAND2X4MTR)                                   0.036      1.352 r
  U6322/Y (NAND2X2MTR)                                   0.054      1.406 f
  U11103/Y (OAI22X2MTR)                                  0.062      1.468 r
  U0_BANK_TOP/vACC_2_reg_4__3_/D (DFFRHQX2MTR)           0.000      1.468 r
  data arrival time                                                 1.468

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_4__3_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.129      1.471
  data required time                                                1.471
  --------------------------------------------------------------------------
  data required time                                                1.471
  data arrival time                                                -1.468
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1661/Y (NAND3X12MTR)                                  0.096      0.247 f
  U11998/Y (INVX10MTR)                                   0.056      0.303 r
  U1620/Y (INVX12MTR)                                    0.033      0.336 f
  U1264/Y (INVX5MTR)                                     0.032      0.368 r
  U1228/Y (INVX4MTR)                                     0.034      0.402 f
  U5198/Y (OR2X2MTR)                                     0.091      0.494 f
  U1134/Y (NAND3X2MTR)                                   0.048      0.542 r
  U1088/Y (NAND2X2MTR)                                   0.045      0.587 f
  U5531/Y (NAND2X2MTR)                                   0.060      0.647 r
  U4964/Y (INVX2MTR)                                     0.035      0.682 f
  U5443/Y (NAND2X2MTR)                                   0.044      0.726 r
  U5430/Y (INVX2MTR)                                     0.037      0.763 f
  U7290/Y (AOI21X2MTR)                                   0.084      0.847 r
  U10926/Y (OAI2BB1X4MTR)                                0.072      0.918 f
  U1419/Y (NAND2X2MTR)                                   0.051      0.969 r
  U5817/Y (NAND2X4MTR)                                   0.052      1.021 f
  U5777/Y (CLKNAND2X2MTR)                                0.040      1.062 r
  U1524/Y (NAND2X2MTR)                                   0.046      1.107 f
  U6343/Y (XNOR2X2MTR)                                   0.069      1.177 f
  U6336/Y (NOR2X2MTR)                                    0.079      1.255 r
  U6311/Y (NOR2X4MTR)                                    0.046      1.301 f
  U1523/Y (NAND2X2MTR)                                   0.045      1.346 r
  U11422/Y (OAI2BB1X4MTR)                                0.055      1.401 f
  U6288/Y (OAI2BB2X2MTR)                                 0.071      1.472 r
  U0_BANK_TOP/vACC_3_reg_5__1_/D (DFFRHQX2MTR)           0.000      1.472 r
  data arrival time                                                 1.472

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_5__1_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.125      1.475
  data required time                                                1.475
  --------------------------------------------------------------------------
  data required time                                                1.475
  data arrival time                                                -1.472
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.142      0.142 r
  U9359/Y (NAND2X6MTR)                                   0.064      0.206 f
  U11079/Y (INVX12MTR)                                   0.054      0.260 r
  U8612/Y (NAND2X8MTR)                                   0.048      0.308 f
  U1358/Y (INVX6MTR)                                     0.041      0.350 r
  U1325/Y (INVX4MTR)                                     0.040      0.389 f
  U6169/Y (NOR2X2MTR)                                    0.068      0.457 r
  U9252/Y (NAND2X2MTR)                                   0.056      0.513 f
  U15309/Y (OAI21X2MTR)                                  0.046      0.559 r
  U9256/Y (NOR2X2MTR)                                    0.047      0.606 f
  U10062/Y (OAI211X4MTR)                                 0.053      0.659 r
  U4445/Y (NOR2X3MTR)                                    0.057      0.716 f
  U4910/Y (NOR2X4MTR)                                    0.066      0.783 r
  U11692/Y (AND2X4MTR)                                   0.108      0.891 r
  U3743/Y (NAND2X4MTR)                                   0.049      0.940 f
  U340/Y (NAND2X4MTR)                                    0.051      0.991 r
  U11141/Y (OAI2BB1X2MTR)                                0.103      1.093 r
  U5285/Y (XNOR2X1MTR)                                   0.070      1.163 r
  U5739/Y (NAND2X2MTR)                                   0.059      1.222 f
  U5728/Y (OAI21X2MTR)                                   0.048      1.271 r
  U4704/Y (NOR2X3MTR)                                    0.041      1.312 f
  U1449/Y (NAND2X2MTR)                                   0.043      1.354 r
  U1672/Y (NAND2X4MTR)                                   0.048      1.402 f
  U1671/Y (OAI2BB2X2MTR)                                 0.070      1.472 r
  U0_BANK_TOP/vACC_0_reg_1__5_/D (DFFRHQX2MTR)           0.000      1.472 r
  data arrival time                                                 1.472

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_1__5_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.125      1.475
  data required time                                                1.475
  --------------------------------------------------------------------------
  data required time                                                1.475
  data arrival time                                                -1.472
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U1026/Y (INVX12MTR)                                    0.031      0.144 r
  U10636/Y (CLKNAND2X16MTR)                              0.044      0.188 f
  U11009/Y (CLKNAND2X16MTR)                              0.039      0.227 r
  U10709/Y (NAND2X12MTR)                                 0.042      0.269 f
  U2141/Y (INVX20MTR)                                    0.047      0.316 r
  U11000/Y (INVX18MTR)                                   0.038      0.354 f
  U15778/Y (BUFX20MTR)                                   0.070      0.424 f
  U10400/Y (INVX8MTR)                                    0.027      0.451 r
  U11264/Y (NAND2X8MTR)                                  0.042      0.493 f
  U15929/Y (INVX4MTR)                                    0.044      0.537 r
  U15928/Y (XNOR2X8MTR)                                  0.069      0.606 r
  U15733/Y (XNOR2X8MTR)                                  0.102      0.707 r
  U16730/Y (OR2X2MTR)                                    0.106      0.813 r
  U16071/Y (OAI2BB1X4MTR)                                0.100      0.913 r
  U11330/Y (XOR2X8MTR)                                   0.076      0.989 r
  U15399/Y (XOR2X4MTR)                                   0.107      1.097 r
  U3750/Y (NOR2X2MTR)                                    0.060      1.157 f
  U15527/Y (NOR2X3MTR)                                   0.065      1.221 r
  U10402/Y (NAND2X2MTR)                                  0.069      1.290 f
  U16932/Y (OAI21X2MTR)                                  0.088      1.378 r
  U68/Y (NOR2BX2MTR)                                     0.097      1.476 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_11_/D (DFFRHQX2MTR)
                                                         0.000      1.476 r
  data arrival time                                                 1.476

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX2MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.122      1.478
  data required time                                                1.478
  --------------------------------------------------------------------------
  data required time                                                1.478
  data arrival time                                                -1.476
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1710/Y (NAND3X8MTR)                                   0.112      0.263 f
  U1746/Y (BUFX10MTR)                                    0.102      0.365 f
  U1324/Y (INVX4MTR)                                     0.050      0.415 r
  U2308/Y (NAND2X1MTR)                                   0.061      0.477 f
  U6147/Y (CLKNAND2X2MTR)                                0.046      0.523 r
  U8184/Y (INVX2MTR)                                     0.033      0.556 f
  U15363/Y (NAND3X4MTR)                                  0.036      0.592 r
  U1063/Y (NAND2X4MTR)                                   0.043      0.636 f
  U979/Y (NAND2X3MTR)                                    0.045      0.680 r
  U787/Y (NAND2BX4MTR)                                   0.076      0.757 r
  U8142/Y (NAND2X2MTR)                                   0.047      0.804 f
  U6535/Y (INVX2MTR)                                     0.050      0.854 r
  U8190/Y (NAND2X4MTR)                                   0.061      0.915 f
  U10471/Y (OAI2B1X8MTR)                                 0.106      1.021 r
  U412/Y (NAND2X4MTR)                                    0.060      1.081 f
  U348/Y (NAND2X6MTR)                                    0.052      1.133 r
  U11160/Y (AOI22X4MTR)                                  0.048      1.181 f
  U11179/Y (OAI2B1X4MTR)                                 0.059      1.240 r
  U11071/Y (CLKNAND2X4MTR)                               0.061      1.301 f
  U11525/Y (NAND2X2MTR)                                  0.050      1.351 r
  U7005/Y (CLKNAND2X4MTR)                                0.050      1.401 f
  U11407/Y (OAI21X2MTR)                                  0.071      1.472 r
  U0_BANK_TOP/vACC_3_reg_7__17_/D (DFFRHQX2MTR)          0.000      1.472 r
  data arrival time                                                 1.472

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_7__17_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.125      1.475
  data required time                                                1.475
  --------------------------------------------------------------------------
  data required time                                                1.475
  data arrival time                                                -1.472
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1710/Y (NAND3X8MTR)                                   0.112      0.263 f
  U1746/Y (BUFX10MTR)                                    0.102      0.365 f
  U1324/Y (INVX4MTR)                                     0.050      0.415 r
  U2308/Y (NAND2X1MTR)                                   0.061      0.477 f
  U6147/Y (CLKNAND2X2MTR)                                0.046      0.523 r
  U8184/Y (INVX2MTR)                                     0.033      0.556 f
  U15363/Y (NAND3X4MTR)                                  0.036      0.592 r
  U1063/Y (NAND2X4MTR)                                   0.043      0.636 f
  U979/Y (NAND2X3MTR)                                    0.045      0.680 r
  U787/Y (NAND2BX4MTR)                                   0.076      0.757 r
  U8142/Y (NAND2X2MTR)                                   0.047      0.804 f
  U6535/Y (INVX2MTR)                                     0.050      0.854 r
  U8190/Y (NAND2X4MTR)                                   0.061      0.915 f
  U10471/Y (OAI2B1X8MTR)                                 0.106      1.021 r
  U412/Y (NAND2X4MTR)                                    0.060      1.081 f
  U348/Y (NAND2X6MTR)                                    0.052      1.133 r
  U11160/Y (AOI22X4MTR)                                  0.048      1.181 f
  U11179/Y (OAI2B1X4MTR)                                 0.059      1.240 r
  U11071/Y (CLKNAND2X4MTR)                               0.061      1.301 f
  U11525/Y (NAND2X2MTR)                                  0.050      1.351 r
  U7005/Y (CLKNAND2X4MTR)                                0.050      1.401 f
  U11599/Y (OAI21X2MTR)                                  0.071      1.472 r
  U0_BANK_TOP/vACC_1_reg_7__17_/D (DFFRHQX2MTR)          0.000      1.472 r
  data arrival time                                                 1.472

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_7__17_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.125      1.475
  data required time                                                1.475
  --------------------------------------------------------------------------
  data required time                                                1.475
  data arrival time                                                -1.472
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U1666/Y (INVX12MTR)                                    0.037      0.174 f
  U1661/Y (NAND3X12MTR)                                  0.045      0.220 r
  U11998/Y (INVX10MTR)                                   0.038      0.258 f
  U1620/Y (INVX12MTR)                                    0.036      0.294 r
  U1352/Y (INVX6MTR)                                     0.032      0.326 f
  U10863/Y (AOI22X1MTR)                                  0.080      0.405 r
  U1185/Y (NAND3X2MTR)                                   0.082      0.487 f
  U5586/Y (CLKNAND2X2MTR)                                0.051      0.539 r
  U5546/Y (NAND2X2MTR)                                   0.072      0.611 f
  U6043/Y (INVX2MTR)                                     0.057      0.667 r
  U6007/Y (NAND2X4MTR)                                   0.050      0.717 f
  U5442/Y (CLKNAND2X2MTR)                                0.042      0.759 r
  U778/Y (NAND2X2MTR)                                    0.047      0.807 f
  U5374/Y (NAND2X2MTR)                                   0.049      0.856 r
  U14104/Y (NAND2X4MTR)                                  0.049      0.905 f
  U13732/Y (NAND2X4MTR)                                  0.046      0.951 r
  U1568/Y (NAND2X4MTR)                                   0.055      1.006 f
  U6402/Y (AOI21X2MTR)                                   0.086      1.091 r
  U5761/Y (XNOR2X1MTR)                                   0.102      1.193 r
  U6361/Y (NOR2X4MTR)                                    0.053      1.246 f
  U10167/Y (NOR2X6MTR)                                   0.092      1.338 r
  U156/Y (MXI2X6MTR)                                     0.068      1.406 f
  U10724/Y (OAI2BB1X2MTR)                                0.096      1.502 f
  U0_BANK_TOP/vACC_0_reg_3__4_/D (DFFRHQX4MTR)           0.000      1.502 f
  data arrival time                                                 1.502

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_3__4_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.095      1.505
  data required time                                                1.505
  --------------------------------------------------------------------------
  data required time                                                1.505
  data arrival time                                                -1.502
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U1666/Y (INVX12MTR)                                    0.037      0.174 f
  U12245/Y (NAND3X12MTR)                                 0.051      0.225 r
  U12144/Y (INVX20MTR)                                   0.037      0.262 f
  U1723/Y (INVX12MTR)                                    0.034      0.296 r
  U14133/Y (INVX8MTR)                                    0.025      0.320 f
  U1673/Y (BUFX4MTR)                                     0.067      0.387 f
  U11419/Y (NAND2X2MTR)                                  0.032      0.419 r
  U10072/Y (OAI2B1X2MTR)                                 0.043      0.462 f
  U1179/Y (OAI21X2MTR)                                   0.084      0.546 r
  U10918/Y (NAND3X4MTR)                                  0.073      0.619 f
  U9815/Y (INVX4MTR)                                     0.049      0.667 r
  U10916/Y (NAND2X2MTR)                                  0.058      0.725 f
  U4392/Y (INVX2MTR)                                     0.042      0.767 r
  U11415/Y (AOI2BB1X4MTR)                                0.084      0.851 r
  U5350/Y (NAND2X4MTR)                                   0.055      0.906 f
  U531/Y (NAND2X4MTR)                                    0.049      0.955 r
  U5816/Y (NAND2X6MTR)                                   0.063      1.017 f
  U11066/Y (AOI21X4MTR)                                  0.079      1.097 r
  U11065/Y (XNOR2X2MTR)                                  0.075      1.171 r
  U10778/Y (OAI22X2MTR)                                  0.087      1.258 f
  U1489/Y (NOR2X4MTR)                                    0.083      1.341 r
  U15406/Y (BUFX2MTR)                                    0.094      1.435 r
  U14618/Y (OAI21X2MTR)                                  0.048      1.484 f
  U0_BANK_TOP/vACC_3_reg_5__11_/D (DFFRHQX2MTR)          0.000      1.484 f
  data arrival time                                                 1.484

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_5__11_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.114      1.486
  data required time                                                1.486
  --------------------------------------------------------------------------
  data required time                                                1.486
  data arrival time                                                -1.484
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_429_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U1237/Y (CLKNAND2X12MTR)                               0.034      0.297 r
  U9688/Y (NAND2X8MTR)                                   0.053      0.350 f
  U1882/Y (BUFX6MTR)                                     0.091      0.441 f
  U15257/Y (INVX4MTR)                                    0.048      0.489 r
  U15588/Y (OAI21X2MTR)                                  0.056      0.545 f
  U9469/Y (NOR2X3MTR)                                    0.119      0.664 r
  U9663/Y (NAND2X4MTR)                                   0.081      0.745 f
  U4391/Y (INVX2MTR)                                     0.048      0.793 r
  U8201/Y (CLKNAND2X4MTR)                                0.052      0.845 f
  U8128/Y (NOR2X4MTR)                                    0.072      0.917 r
  U434/Y (CLKNAND2X4MTR)                                 0.059      0.976 f
  U5366/Y (NOR2X1MTR)                                    0.092      1.067 r
  U16192/Y (NAND3X4MTR)                                  0.087      1.155 f
  U17882/Y (NAND4X4MTR)                                  0.084      1.238 r
  U11059/Y (AOI21X4MTR)                                  0.047      1.285 f
  U5742/Y (AOI21X2MTR)                                   0.072      1.357 r
  U9098/Y (AOI21X2MTR)                                   0.052      1.410 f
  U14572/Y (NOR2X1MTR)                                   0.065      1.474 r
  PIM_result_reg_429_/D (DFFRHQX2MTR)                    0.000      1.474 r
  data arrival time                                                 1.474

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_429_/CK (DFFRHQX2MTR)                   0.000      1.600 r
  library setup time                                    -0.123      1.477
  data required time                                                1.477
  --------------------------------------------------------------------------
  data required time                                                1.477
  data arrival time                                                -1.474
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_301_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U1237/Y (CLKNAND2X12MTR)                               0.034      0.297 r
  U9688/Y (NAND2X8MTR)                                   0.053      0.350 f
  U1882/Y (BUFX6MTR)                                     0.091      0.441 f
  U15257/Y (INVX4MTR)                                    0.048      0.489 r
  U15588/Y (OAI21X2MTR)                                  0.056      0.545 f
  U9469/Y (NOR2X3MTR)                                    0.119      0.664 r
  U9663/Y (NAND2X4MTR)                                   0.081      0.745 f
  U4391/Y (INVX2MTR)                                     0.048      0.793 r
  U8201/Y (CLKNAND2X4MTR)                                0.052      0.845 f
  U8128/Y (NOR2X4MTR)                                    0.072      0.917 r
  U434/Y (CLKNAND2X4MTR)                                 0.059      0.976 f
  U5366/Y (NOR2X1MTR)                                    0.092      1.067 r
  U16192/Y (NAND3X4MTR)                                  0.087      1.155 f
  U17882/Y (NAND4X4MTR)                                  0.084      1.238 r
  U11059/Y (AOI21X4MTR)                                  0.047      1.285 f
  U5742/Y (AOI21X2MTR)                                   0.072      1.357 r
  U9098/Y (AOI21X2MTR)                                   0.052      1.410 f
  U14573/Y (NOR2X1MTR)                                   0.065      1.474 r
  PIM_result_reg_301_/D (DFFRHQX2MTR)                    0.000      1.474 r
  data arrival time                                                 1.474

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_301_/CK (DFFRHQX2MTR)                   0.000      1.600 r
  library setup time                                    -0.123      1.477
  data required time                                                1.477
  --------------------------------------------------------------------------
  data required time                                                1.477
  data arrival time                                                -1.474
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_173_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U1237/Y (CLKNAND2X12MTR)                               0.034      0.297 r
  U9688/Y (NAND2X8MTR)                                   0.053      0.350 f
  U1882/Y (BUFX6MTR)                                     0.091      0.441 f
  U15257/Y (INVX4MTR)                                    0.048      0.489 r
  U15588/Y (OAI21X2MTR)                                  0.056      0.545 f
  U9469/Y (NOR2X3MTR)                                    0.119      0.664 r
  U9663/Y (NAND2X4MTR)                                   0.081      0.745 f
  U4391/Y (INVX2MTR)                                     0.048      0.793 r
  U8201/Y (CLKNAND2X4MTR)                                0.052      0.845 f
  U8128/Y (NOR2X4MTR)                                    0.072      0.917 r
  U434/Y (CLKNAND2X4MTR)                                 0.059      0.976 f
  U5366/Y (NOR2X1MTR)                                    0.092      1.067 r
  U16192/Y (NAND3X4MTR)                                  0.087      1.155 f
  U17882/Y (NAND4X4MTR)                                  0.084      1.238 r
  U11059/Y (AOI21X4MTR)                                  0.047      1.285 f
  U5742/Y (AOI21X2MTR)                                   0.072      1.357 r
  U9098/Y (AOI21X2MTR)                                   0.052      1.410 f
  U14574/Y (NOR2X1MTR)                                   0.065      1.474 r
  PIM_result_reg_173_/D (DFFRHQX2MTR)                    0.000      1.474 r
  data arrival time                                                 1.474

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_173_/CK (DFFRHQX2MTR)                   0.000      1.600 r
  library setup time                                    -0.123      1.477
  data required time                                                1.477
  --------------------------------------------------------------------------
  data required time                                                1.477
  data arrival time                                                -1.474
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_45_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U1237/Y (CLKNAND2X12MTR)                               0.034      0.297 r
  U9688/Y (NAND2X8MTR)                                   0.053      0.350 f
  U1882/Y (BUFX6MTR)                                     0.091      0.441 f
  U15257/Y (INVX4MTR)                                    0.048      0.489 r
  U15588/Y (OAI21X2MTR)                                  0.056      0.545 f
  U9469/Y (NOR2X3MTR)                                    0.119      0.664 r
  U9663/Y (NAND2X4MTR)                                   0.081      0.745 f
  U4391/Y (INVX2MTR)                                     0.048      0.793 r
  U8201/Y (CLKNAND2X4MTR)                                0.052      0.845 f
  U8128/Y (NOR2X4MTR)                                    0.072      0.917 r
  U434/Y (CLKNAND2X4MTR)                                 0.059      0.976 f
  U5366/Y (NOR2X1MTR)                                    0.092      1.067 r
  U16192/Y (NAND3X4MTR)                                  0.087      1.155 f
  U17882/Y (NAND4X4MTR)                                  0.084      1.238 r
  U11059/Y (AOI21X4MTR)                                  0.047      1.285 f
  U5742/Y (AOI21X2MTR)                                   0.072      1.357 r
  U9098/Y (AOI21X2MTR)                                   0.052      1.410 f
  U14575/Y (NOR2X1MTR)                                   0.065      1.474 r
  PIM_result_reg_45_/D (DFFRHQX2MTR)                     0.000      1.474 r
  data arrival time                                                 1.474

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_45_/CK (DFFRHQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.123      1.477
  data required time                                                1.477
  --------------------------------------------------------------------------
  data required time                                                1.477
  data arrival time                                                -1.474
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.121      0.121 r
  U1026/Y (INVX12MTR)                                    0.028      0.149 f
  U10636/Y (CLKNAND2X16MTR)                              0.034      0.183 r
  U15348/Y (CLKNAND2X16MTR)                              0.059      0.242 f
  U15347/Y (INVX12MTR)                                   0.054      0.297 r
  U1220/Y (INVX12MTR)                                    0.036      0.332 f
  U10448/Y (INVX3MTR)                                    0.046      0.379 r
  U4580/Y (NAND2BX4MTR)                                  0.078      0.456 r
  U943/Y (NOR2X2MTR)                                     0.034      0.490 f
  U2564/Y (OAI21X2MTR)                                   0.099      0.589 r
  U2502/Y (INVX2MTR)                                     0.055      0.644 f
  U10643/Y (AOI2BB1X1MTR)                                0.117      0.761 f
  U14088/Y (XNOR2X1MTR)                                  0.085      0.846 f
  U2912/Y (NOR2X2MTR)                                    0.073      0.919 r
  U12112/Y (OAI21X2MTR)                                  0.065      0.984 f
  U11661/Y (OAI2B11X4MTR)                                0.052      1.036 r
  U5860/Y (OAI21X2MTR)                                   0.077      1.113 f
  U5326/Y (AOI21X2MTR)                                   0.116      1.229 r
  U15381/Y (XNOR2X2MTR)                                  0.095      1.324 r
  U12411/Y (NAND2X2MTR)                                  0.069      1.393 f
  U9099/Y (NOR2X2MTR)                                    0.074      1.467 r
  U3701/Y (NOR2X2MTR)                                    0.037      1.504 f
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/D (DFFRHQX4MTR)
                                                         0.000      1.504 f
  data arrival time                                                 1.504

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/CK (DFFRHQX4MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.094      1.506
  data required time                                                1.506
  --------------------------------------------------------------------------
  data required time                                                1.506
  data arrival time                                                -1.504
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1710/Y (NAND3X8MTR)                                   0.112      0.263 f
  U1670/Y (INVX12MTR)                                    0.069      0.332 r
  U1403/Y (INVX8MTR)                                     0.041      0.373 f
  U1329/Y (INVX6MTR)                                     0.040      0.413 r
  U8706/Y (INVX1MTR)                                     0.043      0.456 f
  U949/Y (CLKOR2X1MTR)                                   0.114      0.570 f
  U865/Y (NAND3X2MTR)                                    0.057      0.627 r
  U1706/Y (NAND2X2MTR)                                   0.084      0.711 f
  U600/Y (INVX2MTR)                                      0.096      0.807 r
  U2929/Y (NAND2X1MTR)                                   0.068      0.875 f
  U4828/Y (NAND3BX2MTR)                                  0.136      1.010 f
  U369/Y (NOR2BX4MTR)                                    0.076      1.086 r
  U2817/Y (OAI21X4MTR)                                   0.056      1.142 f
  U3212/Y (NAND3X8MTR)                                   0.059      1.202 r
  U3692/Y (CLKNAND2X4MTR)                                0.051      1.253 f
  U1488/Y (NAND2X2MTR)                                   0.054      1.307 r
  U19648/Y (NAND3X2MTR)                                  0.064      1.371 f
  U19649/Y (OAI211X2MTR)                                 0.049      1.421 r
  U0_BANK_TOP/vACC_3_reg_1__17_/D (DFFRQX2MTR)           0.000      1.421 r
  data arrival time                                                 1.421

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_1__17_/CK (DFFRQX2MTR)          0.000      1.600 r
  library setup time                                    -0.177      1.423
  data required time                                                1.423
  --------------------------------------------------------------------------
  data required time                                                1.423
  data arrival time                                                -1.421
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_130_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U11700/Y (NOR2X6MTR)                                   0.030      0.266 f
  U1267/Y (INVX6MTR)                                     0.028      0.294 r
  U10431/Y (NAND2X8MTR)                                  0.045      0.339 f
  U15461/Y (INVX8MTR)                                    0.055      0.394 r
  U15597/Y (INVX4MTR)                                    0.043      0.436 f
  U876/Y (INVX4MTR)                                      0.065      0.502 r
  U16551/Y (OAI21X2MTR)                                  0.061      0.563 f
  U681/Y (NOR2X2MTR)                                     0.084      0.647 r
  U5464/Y (NAND2X2MTR)                                   0.072      0.719 f
  U540/Y (NOR2X2MTR)                                     0.090      0.809 r
  U16559/Y (NAND3X4MTR)                                  0.081      0.890 f
  U2275/Y (NOR2X2MTR)                                    0.100      0.990 r
  U227/Y (OAI21X2MTR)                                    0.081      1.071 f
  U17557/Y (NOR2X2MTR)                                   0.109      1.180 r
  U5874/Y (NAND2X1MTR)                                   0.082      1.262 f
  U9141/Y (OAI211X2MTR)                                  0.056      1.319 r
  U10598/Y (NOR2X2MTR)                                   0.060      1.379 f
  U15130/Y (NOR2X1MTR)                                   0.051      1.430 r
  PIM_result_reg_130_/D (DFFRQX2MTR)                     0.000      1.430 r
  data arrival time                                                 1.430

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_130_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.167      1.433
  data required time                                                1.433
  --------------------------------------------------------------------------
  data required time                                                1.433
  data arrival time                                                -1.430
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_2_/Q (DFFRHQX8MTR)
                                                         0.108      0.108 r
  U16353/Y (INVX1MTR)                                    0.047      0.155 f
  U8709/Y (CLKOR2X1MTR)                                  0.128      0.283 f
  U10150/Y (INVX1MTR)                                    0.090      0.374 r
  U9714/Y (AOI22X1MTR)                                   0.074      0.448 f
  U2818/Y (NOR2BX1MTR)                                   0.121      0.569 f
  U5600/Y (NAND3X2MTR)                                   0.066      0.635 r
  U4566/Y (INVX3MTR)                                     0.046      0.681 f
  U5036/Y (NAND2X3MTR)                                   0.046      0.727 r
  U11653/Y (AND2X4MTR)                                   0.099      0.826 r
  U4877/Y (NOR2BX4MTR)                                   0.092      0.918 r
  U1393/Y (NAND2X6MTR)                                   0.058      0.976 f
  U11026/Y (OAI2B11X2MTR)                                0.094      1.071 r
  U7117/Y (XNOR2X1MTR)                                   0.093      1.164 r
  U7952/Y (NAND2X2MTR)                                   0.059      1.222 f
  U11095/Y (OAI2BB1X2MTR)                                0.054      1.277 r
  U7053/Y (NOR2X4MTR)                                    0.033      1.309 f
  U7010/Y (BUFX2MTR)                                     0.095      1.404 f
  U11076/Y (OAI21BX2MTR)                                 0.068      1.472 r
  U0_BANK_TOP/vACC_0_reg_0__10_/D (DFFRHQX2MTR)          0.000      1.472 r
  data arrival time                                                 1.472

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_0__10_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.125      1.475
  data required time                                                1.475
  --------------------------------------------------------------------------
  data required time                                                1.475
  data arrival time                                                -1.472
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.142      0.142 r
  U8955/Y (INVX12MTR)                                    0.036      0.178 f
  U1710/Y (NAND3X8MTR)                                   0.053      0.231 r
  U1684/Y (INVX4MTR)                                     0.053      0.285 f
  U1732/Y (INVX4MTR)                                     0.047      0.332 r
  U3144/Y (INVX4MTR)                                     0.044      0.375 f
  U8805/Y (NAND2X2MTR)                                   0.037      0.412 r
  U3053/Y (NAND3X2MTR)                                   0.062      0.475 f
  U8526/Y (OAI2B1X2MTR)                                  0.079      0.553 r
  U899/Y (NAND2X2MTR)                                    0.090      0.643 f
  U5500/Y (NOR2X2MTR)                                    0.127      0.771 r
  U6611/Y (AOI21X3MTR)                                   0.078      0.849 f
  U1480/Y (OAI21X4MTR)                                   0.050      0.898 r
  U5865/Y (NAND2X4MTR)                                   0.057      0.955 f
  U8582/Y (NAND2X2MTR)                                   0.062      1.017 r
  U10766/Y (OAI2BB1X2MTR)                                0.105      1.122 r
  U11075/Y (XNOR2X2MTR)                                  0.080      1.202 r
  U9122/Y (NOR2X4MTR)                                    0.046      1.249 f
  U11317/Y (NOR2X6MTR)                                   0.073      1.322 r
  U10887/Y (NOR2X4MTR)                                   0.036      1.357 f
  U11327/Y (NOR2X4MTR)                                   0.066      1.424 r
  U9006/Y (OAI22X2MTR)                                   0.056      1.480 f
  U0_BANK_TOP/vACC_1_reg_6__5_/D (DFFRHQX2MTR)           0.000      1.480 f
  data arrival time                                                 1.480

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_6__5_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.117      1.483
  data required time                                                1.483
  --------------------------------------------------------------------------
  data required time                                                1.483
  data arrival time                                                -1.480
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_2_/Q (DFFRHQX8MTR)
                                                         0.108      0.108 r
  U16353/Y (INVX1MTR)                                    0.047      0.155 f
  U8709/Y (CLKOR2X1MTR)                                  0.128      0.283 f
  U10150/Y (INVX1MTR)                                    0.090      0.374 r
  U9714/Y (AOI22X1MTR)                                   0.074      0.448 f
  U2818/Y (NOR2BX1MTR)                                   0.121      0.569 f
  U5600/Y (NAND3X2MTR)                                   0.066      0.635 r
  U4566/Y (INVX3MTR)                                     0.046      0.681 f
  U5036/Y (NAND2X3MTR)                                   0.046      0.727 r
  U11653/Y (AND2X4MTR)                                   0.099      0.826 r
  U4877/Y (NOR2BX4MTR)                                   0.092      0.918 r
  U1393/Y (NAND2X6MTR)                                   0.058      0.976 f
  U11026/Y (OAI2B11X2MTR)                                0.094      1.071 r
  U7117/Y (XNOR2X1MTR)                                   0.093      1.164 r
  U7952/Y (NAND2X2MTR)                                   0.059      1.222 f
  U11095/Y (OAI2BB1X2MTR)                                0.054      1.277 r
  U7053/Y (NOR2X4MTR)                                    0.033      1.309 f
  U7010/Y (BUFX2MTR)                                     0.095      1.404 f
  U11639/Y (OAI21BX2MTR)                                 0.068      1.472 r
  U0_BANK_TOP/vACC_2_reg_0__10_/D (DFFRHQX2MTR)          0.000      1.472 r
  data arrival time                                                 1.472

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_0__10_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.125      1.475
  data required time                                                1.475
  --------------------------------------------------------------------------
  data required time                                                1.475
  data arrival time                                                -1.472
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.142      0.142 r
  U8955/Y (INVX12MTR)                                    0.036      0.178 f
  U1710/Y (NAND3X8MTR)                                   0.053      0.231 r
  U1684/Y (INVX4MTR)                                     0.053      0.285 f
  U1732/Y (INVX4MTR)                                     0.047      0.332 r
  U3144/Y (INVX4MTR)                                     0.044      0.375 f
  U8805/Y (NAND2X2MTR)                                   0.037      0.412 r
  U3053/Y (NAND3X2MTR)                                   0.062      0.475 f
  U8526/Y (OAI2B1X2MTR)                                  0.079      0.553 r
  U899/Y (NAND2X2MTR)                                    0.090      0.643 f
  U5500/Y (NOR2X2MTR)                                    0.127      0.771 r
  U6611/Y (AOI21X3MTR)                                   0.078      0.849 f
  U1480/Y (OAI21X4MTR)                                   0.050      0.898 r
  U5865/Y (NAND2X4MTR)                                   0.057      0.955 f
  U8582/Y (NAND2X2MTR)                                   0.062      1.017 r
  U10766/Y (OAI2BB1X2MTR)                                0.105      1.122 r
  U11075/Y (XNOR2X2MTR)                                  0.080      1.202 r
  U9122/Y (NOR2X4MTR)                                    0.046      1.249 f
  U11317/Y (NOR2X6MTR)                                   0.073      1.322 r
  U10887/Y (NOR2X4MTR)                                   0.036      1.357 f
  U11327/Y (NOR2X4MTR)                                   0.066      1.424 r
  U9012/Y (OAI22X2MTR)                                   0.056      1.480 f
  U0_BANK_TOP/vACC_0_reg_6__5_/D (DFFRHQX2MTR)           0.000      1.480 f
  data arrival time                                                 1.480

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_6__5_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.117      1.483
  data required time                                                1.483
  --------------------------------------------------------------------------
  data required time                                                1.483
  data arrival time                                                -1.480
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.135      0.135 r
  U7090/Y (INVX8MTR)                                     0.035      0.169 f
  U1381/Y (INVX6MTR)                                     0.041      0.211 r
  U8740/Y (NOR2X1MTR)                                    0.054      0.264 f
  U9076/Y (INVX1MTR)                                     0.047      0.311 r
  U9089/Y (INVX1MTR)                                     0.062      0.373 f
  U2674/Y (NAND2X1MTR)                                   0.048      0.422 r
  U16397/Y (CLKNAND2X2MTR)                               0.046      0.468 f
  U7637/Y (NOR2X2MTR)                                    0.081      0.549 r
  U8608/Y (NAND2BX4MTR)                                  0.067      0.616 f
  U7517/Y (INVX2MTR)                                     0.046      0.661 r
  U9434/Y (CLKNAND2X2MTR)                                0.062      0.723 f
  U7385/Y (CLKNAND2X2MTR)                                0.048      0.771 r
  U15542/Y (AND2X4MTR)                                   0.094      0.865 r
  U6503/Y (NAND2X4MTR)                                   0.049      0.914 f
  U579/Y (INVX3MTR)                                      0.042      0.956 r
  U1440/Y (NAND2X6MTR)                                   0.052      1.009 f
  U9227/Y (INVX2MTR)                                     0.055      1.064 r
  U10973/Y (OAI21X2MTR)                                  0.060      1.124 f
  U12182/Y (AOI21X2MTR)                                  0.081      1.205 r
  U9223/Y (OAI21X4MTR)                                   0.059      1.265 f
  U268/Y (NOR2X6MTR)                                     0.072      1.337 r
  U15310/Y (NAND2X2MTR)                                  0.060      1.397 f
  U111/Y (CLKNAND2X4MTR)                                 0.049      1.446 r
  U15324/Y (OAI22X2MTR)                                  0.050      1.496 f
  U0_BANK_TOP/vACC_3_reg_1__1_/D (DFFRHQX4MTR)           0.000      1.496 f
  data arrival time                                                 1.496

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_1__1_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.101      1.499
  data required time                                                1.499
  --------------------------------------------------------------------------
  data required time                                                1.499
  data arrival time                                                -1.496
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U1666/Y (INVX12MTR)                                    0.037      0.174 f
  U1661/Y (NAND3X12MTR)                                  0.045      0.220 r
  U8911/Y (BUFX10MTR)                                    0.080      0.299 r
  U10459/Y (NAND2BX4MTR)                                 0.067      0.366 r
  U10604/Y (AND2X4MTR)                                   0.087      0.453 r
  U8753/Y (NAND3X2MTR)                                   0.069      0.522 f
  U11750/Y (AOI21X4MTR)                                  0.103      0.625 r
  U1649/Y (BUFX6MTR)                                     0.083      0.708 r
  U819/Y (NAND2X5MTR)                                    0.046      0.754 f
  U11519/Y (AOI21X6MTR)                                  0.094      0.848 r
  U2330/Y (OAI21X6MTR)                                   0.066      0.914 f
  U1342/Y (NAND2X3MTR)                                   0.052      0.966 r
  U11116/Y (NAND2X6MTR)                                  0.056      1.021 f
  U10576/Y (AOI21X2MTR)                                  0.094      1.115 r
  U6399/Y (XNOR2X2MTR)                                   0.093      1.209 r
  U1525/Y (NOR2X4MTR)                                    0.052      1.261 f
  U4244/Y (NAND2BX4MTR)                                  0.091      1.352 f
  U9111/Y (OAI2BB2X4MTR)                                 0.084      1.436 r
  U14261/Y (OAI22X2MTR)                                  0.059      1.495 f
  U0_BANK_TOP/vACC_2_reg_7__6_/D (DFFRHQX4MTR)           0.000      1.495 f
  data arrival time                                                 1.495

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_7__6_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.102      1.498
  data required time                                                1.498
  --------------------------------------------------------------------------
  data required time                                                1.498
  data arrival time                                                -1.495
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1710/Y (NAND3X8MTR)                                   0.112      0.263 f
  U1746/Y (BUFX10MTR)                                    0.102      0.365 f
  U1324/Y (INVX4MTR)                                     0.050      0.415 r
  U2308/Y (NAND2X1MTR)                                   0.061      0.477 f
  U6147/Y (CLKNAND2X2MTR)                                0.046      0.523 r
  U8184/Y (INVX2MTR)                                     0.033      0.556 f
  U15363/Y (NAND3X4MTR)                                  0.036      0.592 r
  U1063/Y (NAND2X4MTR)                                   0.043      0.636 f
  U979/Y (NAND2X3MTR)                                    0.045      0.680 r
  U787/Y (NAND2BX4MTR)                                   0.076      0.757 r
  U8142/Y (NAND2X2MTR)                                   0.047      0.804 f
  U6535/Y (INVX2MTR)                                     0.050      0.854 r
  U8190/Y (NAND2X4MTR)                                   0.061      0.915 f
  U10471/Y (OAI2B1X8MTR)                                 0.106      1.021 r
  U412/Y (NAND2X4MTR)                                    0.060      1.081 f
  U348/Y (NAND2X6MTR)                                    0.052      1.133 r
  U11160/Y (AOI22X4MTR)                                  0.048      1.181 f
  U11179/Y (OAI2B1X4MTR)                                 0.059      1.240 r
  U11071/Y (CLKNAND2X4MTR)                               0.061      1.301 f
  U11525/Y (NAND2X2MTR)                                  0.050      1.351 r
  U7005/Y (CLKNAND2X4MTR)                                0.050      1.401 f
  U9003/Y (OAI21X2MTR)                                   0.071      1.472 r
  U0_BANK_TOP/vACC_0_reg_7__17_/D (DFFRHQX2MTR)          0.000      1.472 r
  data arrival time                                                 1.472

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_7__17_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.125      1.475
  data required time                                                1.475
  --------------------------------------------------------------------------
  data required time                                                1.475
  data arrival time                                                -1.472
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.112      0.112 f
  U1389/Y (BUFX8MTR)                                     0.069      0.181 f
  U1314/Y (NAND2X2MTR)                                   0.057      0.239 r
  U16456/Y (OAI22X1MTR)                                  0.099      0.338 f
  U6198/Y (AOI21X1MTR)                                   0.071      0.409 r
  U5617/Y (CLKAND2X2MTR)                                 0.112      0.521 r
  U5597/Y (AND3X4MTR)                                    0.101      0.622 r
  U4080/Y (INVX2MTR)                                     0.034      0.656 f
  U4979/Y (NOR2X1MTR)                                    0.087      0.743 r
  U11216/Y (NOR2X2MTR)                                   0.049      0.792 f
  U7257/Y (NAND2X2MTR)                                   0.047      0.839 r
  U11234/Y (NAND2X4MTR)                                  0.054      0.893 f
  U9213/Y (NAND2X4MTR)                                   0.052      0.946 r
  U489/Y (NAND2X4MTR)                                    0.064      1.010 f
  U10871/Y (OAI2BB1X2MTR)                                0.101      1.111 f
  U324/Y (OAI21BX2MTR)                                   0.073      1.184 r
  U11440/Y (OAI21X2MTR)                                  0.067      1.252 f
  U6311/Y (NOR2X4MTR)                                    0.065      1.317 r
  U9047/Y (BUFX2MTR)                                     0.093      1.410 r
  U6781/Y (OAI21BX1MTR)                                  0.068      1.478 f
  U0_BANK_TOP/vACC_2_reg_5__9_/D (DFFRHQX2MTR)           0.000      1.478 f
  data arrival time                                                 1.478

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_5__9_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.119      1.481
  data required time                                                1.481
  --------------------------------------------------------------------------
  data required time                                                1.481
  data arrival time                                                -1.478
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.125      0.125 r
  U968/Y (INVX6MTR)                                      0.034      0.159 f
  U10325/Y (INVX4MTR)                                    0.048      0.207 r
  U10800/Y (NOR2BX4MTR)                                  0.045      0.252 f
  U4647/Y (INVX2MTR)                                     0.033      0.284 r
  U6925/Y (AOI2BB2X1MTR)                                 0.092      0.376 r
  U7658/Y (NAND3BX2MTR)                                  0.076      0.452 f
  U6132/Y (AOI21X2MTR)                                   0.085      0.537 r
  U6799/Y (NAND3X4MTR)                                   0.077      0.615 f
  U6064/Y (INVX4MTR)                                     0.054      0.668 r
  U771/Y (NOR2X4MTR)                                     0.045      0.714 f
  U2406/Y (NOR2X2MTR)                                    0.107      0.821 r
  U10557/Y (AOI21X6MTR)                                  0.073      0.893 f
  U10798/Y (OAI21X6MTR)                                  0.088      0.981 r
  U1577/Y (BUFX10MTR)                                    0.086      1.067 r
  U10799/Y (AOI21X4MTR)                                  0.045      1.112 f
  U5820/Y (XNOR2X2MTR)                                   0.068      1.180 f
  U325/Y (NAND2X2MTR)                                    0.050      1.231 r
  U1639/Y (NAND3X2MTR)                                   0.072      1.303 f
  U4720/Y (BUFX4MTR)                                     0.099      1.402 f
  U7058/Y (NAND2BX2MTR)                                  0.037      1.439 r
  U7885/Y (CLKNAND2X2MTR)                                0.038      1.477 f
  U0_BANK_TOP/vACC_3_reg_2__12_/D (DFFRHQX1MTR)          0.000      1.477 f
  data arrival time                                                 1.477

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_2__12_/CK (DFFRHQX1MTR)         0.000      1.600 r
  library setup time                                    -0.120      1.480
  data required time                                                1.480
  --------------------------------------------------------------------------
  data required time                                                1.480
  data arrival time                                                -1.477
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.125      0.125 r
  U968/Y (INVX6MTR)                                      0.034      0.159 f
  U10325/Y (INVX4MTR)                                    0.048      0.207 r
  U10800/Y (NOR2BX4MTR)                                  0.045      0.252 f
  U4647/Y (INVX2MTR)                                     0.033      0.284 r
  U6925/Y (AOI2BB2X1MTR)                                 0.092      0.376 r
  U7658/Y (NAND3BX2MTR)                                  0.076      0.452 f
  U6132/Y (AOI21X2MTR)                                   0.085      0.537 r
  U6799/Y (NAND3X4MTR)                                   0.077      0.615 f
  U6064/Y (INVX4MTR)                                     0.054      0.668 r
  U771/Y (NOR2X4MTR)                                     0.045      0.714 f
  U2406/Y (NOR2X2MTR)                                    0.107      0.821 r
  U10557/Y (AOI21X6MTR)                                  0.073      0.893 f
  U10798/Y (OAI21X6MTR)                                  0.088      0.981 r
  U1577/Y (BUFX10MTR)                                    0.086      1.067 r
  U10799/Y (AOI21X4MTR)                                  0.045      1.112 f
  U5820/Y (XNOR2X2MTR)                                   0.068      1.180 f
  U325/Y (NAND2X2MTR)                                    0.050      1.231 r
  U1639/Y (NAND3X2MTR)                                   0.072      1.303 f
  U4720/Y (BUFX4MTR)                                     0.099      1.402 f
  U9060/Y (NAND2BX2MTR)                                  0.037      1.439 r
  U7895/Y (CLKNAND2X2MTR)                                0.038      1.477 f
  U0_BANK_TOP/vACC_2_reg_2__12_/D (DFFRHQX1MTR)          0.000      1.477 f
  data arrival time                                                 1.477

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_2__12_/CK (DFFRHQX1MTR)         0.000      1.600 r
  library setup time                                    -0.120      1.480
  data required time                                                1.480
  --------------------------------------------------------------------------
  data required time                                                1.480
  data arrival time                                                -1.477
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_124_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U10104/Y (NAND2X4MTR)                                  0.043      0.337 f
  U1154/Y (INVX4MTR)                                     0.048      0.385 r
  U16555/Y (INVX4MTR)                                    0.043      0.428 f
  U11825/Y (AOI22X1MTR)                                  0.082      0.510 r
  U16268/Y (OAI211X4MTR)                                 0.101      0.611 f
  U3928/Y (NOR2X3MTR)                                    0.095      0.707 r
  U16073/Y (NAND4X4MTR)                                  0.078      0.785 f
  U17418/Y (NOR2X4MTR)                                   0.086      0.871 r
  U17419/Y (NAND2X4MTR)                                  0.059      0.930 f
  U13233/Y (NOR2X4MTR)                                   0.071      1.001 r
  U17828/Y (NAND3X4MTR)                                  0.067      1.068 f
  U352/Y (INVX2MTR)                                      0.056      1.124 r
  U11699/Y (NAND2X2MTR)                                  0.069      1.192 f
  U18070/Y (NAND3BX4MTR)                                 0.079      1.271 r
  U18095/Y (INVX2MTR)                                    0.039      1.310 f
  U18096/Y (NOR2X3MTR)                                   0.055      1.366 r
  U18098/Y (AOI211X4MTR)                                 0.044      1.409 f
  U18101/Y (NOR2X2MTR)                                   0.067      1.477 r
  PIM_result_reg_124_/D (DFFRHQX4MTR)                    0.000      1.477 r
  data arrival time                                                 1.477

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_124_/CK (DFFRHQX4MTR)                   0.000      1.600 r
  library setup time                                    -0.121      1.479
  data required time                                                1.479
  --------------------------------------------------------------------------
  data required time                                                1.479
  data arrival time                                                -1.477
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_252_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U10104/Y (NAND2X4MTR)                                  0.043      0.337 f
  U1154/Y (INVX4MTR)                                     0.048      0.385 r
  U16555/Y (INVX4MTR)                                    0.043      0.428 f
  U11825/Y (AOI22X1MTR)                                  0.082      0.510 r
  U16268/Y (OAI211X4MTR)                                 0.101      0.611 f
  U3928/Y (NOR2X3MTR)                                    0.095      0.707 r
  U16073/Y (NAND4X4MTR)                                  0.078      0.785 f
  U17418/Y (NOR2X4MTR)                                   0.086      0.871 r
  U17419/Y (NAND2X4MTR)                                  0.059      0.930 f
  U13233/Y (NOR2X4MTR)                                   0.071      1.001 r
  U17828/Y (NAND3X4MTR)                                  0.067      1.068 f
  U352/Y (INVX2MTR)                                      0.056      1.124 r
  U11699/Y (NAND2X2MTR)                                  0.069      1.192 f
  U18070/Y (NAND3BX4MTR)                                 0.079      1.271 r
  U18095/Y (INVX2MTR)                                    0.039      1.310 f
  U18096/Y (NOR2X3MTR)                                   0.055      1.366 r
  U18098/Y (AOI211X4MTR)                                 0.044      1.409 f
  U18102/Y (NOR2X2MTR)                                   0.067      1.477 r
  PIM_result_reg_252_/D (DFFRHQX4MTR)                    0.000      1.477 r
  data arrival time                                                 1.477

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_252_/CK (DFFRHQX4MTR)                   0.000      1.600 r
  library setup time                                    -0.121      1.479
  data required time                                                1.479
  --------------------------------------------------------------------------
  data required time                                                1.479
  data arrival time                                                -1.477
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_380_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U10104/Y (NAND2X4MTR)                                  0.043      0.337 f
  U1154/Y (INVX4MTR)                                     0.048      0.385 r
  U16555/Y (INVX4MTR)                                    0.043      0.428 f
  U11825/Y (AOI22X1MTR)                                  0.082      0.510 r
  U16268/Y (OAI211X4MTR)                                 0.101      0.611 f
  U3928/Y (NOR2X3MTR)                                    0.095      0.707 r
  U16073/Y (NAND4X4MTR)                                  0.078      0.785 f
  U17418/Y (NOR2X4MTR)                                   0.086      0.871 r
  U17419/Y (NAND2X4MTR)                                  0.059      0.930 f
  U13233/Y (NOR2X4MTR)                                   0.071      1.001 r
  U17828/Y (NAND3X4MTR)                                  0.067      1.068 f
  U352/Y (INVX2MTR)                                      0.056      1.124 r
  U11699/Y (NAND2X2MTR)                                  0.069      1.192 f
  U18070/Y (NAND3BX4MTR)                                 0.079      1.271 r
  U18095/Y (INVX2MTR)                                    0.039      1.310 f
  U18096/Y (NOR2X3MTR)                                   0.055      1.366 r
  U18098/Y (AOI211X4MTR)                                 0.044      1.409 f
  U18100/Y (NOR2X2MTR)                                   0.067      1.477 r
  PIM_result_reg_380_/D (DFFRHQX4MTR)                    0.000      1.477 r
  data arrival time                                                 1.477

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_380_/CK (DFFRHQX4MTR)                   0.000      1.600 r
  library setup time                                    -0.121      1.479
  data required time                                                1.479
  --------------------------------------------------------------------------
  data required time                                                1.479
  data arrival time                                                -1.477
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.142      0.142 r
  U8955/Y (INVX12MTR)                                    0.036      0.178 f
  U1710/Y (NAND3X8MTR)                                   0.053      0.231 r
  U1684/Y (INVX4MTR)                                     0.053      0.285 f
  U1683/Y (INVX6MTR)                                     0.049      0.333 r
  U1252/Y (NOR2X1MTR)                                    0.041      0.374 f
  U10855/Y (AOI21X2MTR)                                  0.065      0.439 r
  U1134/Y (NAND3X2MTR)                                   0.079      0.518 f
  U1088/Y (NAND2X2MTR)                                   0.052      0.570 r
  U5531/Y (NAND2X2MTR)                                   0.070      0.641 f
  U4963/Y (CLKNAND2X2MTR)                                0.071      0.711 r
  U2088/Y (CLKAND2X2MTR)                                 0.108      0.820 r
  U10926/Y (OAI2BB1X4MTR)                                0.102      0.922 r
  U10917/Y (INVX1MTR)                                    0.047      0.969 f
  U1400/Y (AOI2BB1X2MTR)                                 0.106      1.075 f
  U9184/Y (XNOR2X1MTR)                                   0.068      1.143 f
  U3719/Y (OAI2BB1X2MTR)                                 0.103      1.246 f
  U7921/Y (NOR2X4MTR)                                    0.064      1.310 r
  U7034/Y (INVX4MTR)                                     0.039      1.349 f
  U7848/Y (AOI21X2MTR)                                   0.067      1.416 r
  U8401/Y (OAI31X1MTR)                                   0.076      1.491 f
  U0_BANK_TOP/vACC_3_reg_5__6_/D (DFFRHQX4MTR)           0.000      1.491 f
  data arrival time                                                 1.491

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_5__6_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.106      1.494
  data required time                                                1.494
  --------------------------------------------------------------------------
  data required time                                                1.494
  data arrival time                                                -1.491
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.112      0.112 f
  U1389/Y (BUFX8MTR)                                     0.069      0.181 f
  U1314/Y (NAND2X2MTR)                                   0.057      0.239 r
  U16456/Y (OAI22X1MTR)                                  0.099      0.338 f
  U6198/Y (AOI21X1MTR)                                   0.071      0.409 r
  U5617/Y (CLKAND2X2MTR)                                 0.112      0.521 r
  U5597/Y (AND3X4MTR)                                    0.101      0.622 r
  U4080/Y (INVX2MTR)                                     0.034      0.656 f
  U4979/Y (NOR2X1MTR)                                    0.087      0.743 r
  U11216/Y (NOR2X2MTR)                                   0.049      0.792 f
  U7257/Y (NAND2X2MTR)                                   0.047      0.839 r
  U11234/Y (NAND2X4MTR)                                  0.054      0.893 f
  U9213/Y (NAND2X4MTR)                                   0.052      0.946 r
  U523/Y (NAND2X6MTR)                                    0.051      0.996 f
  U398/Y (AOI21X2MTR)                                    0.091      1.088 r
  U13668/Y (XNOR2X1MTR)                                  0.085      1.173 r
  U1430/Y (OAI2B2X2MTR)                                  0.092      1.265 f
  U7067/Y (NOR2X4MTR)                                    0.064      1.329 r
  U9038/Y (NAND2X2MTR)                                   0.056      1.385 f
  U6604/Y (NAND2X4MTR)                                   0.048      1.433 r
  U19203/Y (OAI22X2MTR)                                  0.047      1.480 f
  U0_BANK_TOP/vACC_0_reg_5__4_/D (DFFRHQX2MTR)           0.000      1.480 f
  data arrival time                                                 1.480

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_5__4_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.117      1.483
  data required time                                                1.483
  --------------------------------------------------------------------------
  data required time                                                1.483
  data arrival time                                                -1.480
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_7_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_7_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_7_/Q (DFFRHQX4MTR)
                                                         0.121      0.121 r
  U7013/Y (NOR2BX2MTR)                                   0.124      0.244 r
  U1866/Y (INVX2MTR)                                     0.044      0.288 f
  U1868/Y (INVX2MTR)                                     0.076      0.364 r
  U13108/Y (NAND2X1MTR)                                  0.070      0.434 f
  U16455/Y (OAI21X1MTR)                                  0.045      0.478 r
  U2629/Y (NOR2X1MTR)                                    0.055      0.533 f
  U5597/Y (AND3X4MTR)                                    0.092      0.625 f
  U4080/Y (INVX2MTR)                                     0.039      0.664 r
  U7434/Y (NAND2X2MTR)                                   0.066      0.730 f
  U9428/Y (OAI21X4MTR)                                   0.088      0.819 r
  U718/Y (INVX2MTR)                                      0.042      0.861 f
  U11234/Y (NAND2X4MTR)                                  0.049      0.910 r
  U9213/Y (NAND2X4MTR)                                   0.056      0.965 f
  U489/Y (NAND2X4MTR)                                    0.060      1.026 r
  U11148/Y (MXI2X2MTR)                                   0.081      1.107 r
  U6366/Y (NAND2X2MTR)                                   0.051      1.158 f
  U5856/Y (NAND2X1MTR)                                   0.041      1.199 r
  U225/Y (OAI21X2MTR)                                    0.055      1.253 f
  U1418/Y (AOI21X4MTR)                                   0.095      1.348 r
  U6297/Y (NAND2X4MTR)                                   0.053      1.401 f
  U8976/Y (NAND2X4MTR)                                   0.047      1.448 r
  U16150/Y (OAI22X2MTR)                                  0.048      1.496 f
  U0_BANK_TOP/vACC_0_reg_5__2_/D (DFFRHQX4MTR)           0.000      1.496 f
  data arrival time                                                 1.496

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_5__2_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.101      1.499
  data required time                                                1.499
  --------------------------------------------------------------------------
  data required time                                                1.499
  data arrival time                                                -1.496
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_85_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U10440/Y (NOR2X8MTR)                                   0.058      0.248 r
  U15327/Y (NAND3X6MTR)                                  0.063      0.311 f
  U16513/Y (OAI2B1X8MTR)                                 0.046      0.358 r
  U1211/Y (INVX8MTR)                                     0.038      0.396 f
  U1111/Y (BUFX8MTR)                                     0.076      0.472 f
  U8702/Y (INVX4MTR)                                     0.049      0.520 r
  U17287/Y (OAI2BB2X2MTR)                                0.108      0.628 r
  U1937/Y (NOR2X2MTR)                                    0.048      0.677 f
  U17308/Y (INVX2MTR)                                    0.041      0.718 r
  U10614/Y (NOR2X1MTR)                                   0.058      0.776 f
  U17584/Y (NAND3X4MTR)                                  0.061      0.836 r
  U2857/Y (INVX3MTR)                                     0.039      0.875 f
  U3787/Y (CLKNAND2X4MTR)                                0.036      0.911 r
  U4297/Y (NOR2X4MTR)                                    0.036      0.948 f
  U5897/Y (INVX1MTR)                                     0.067      1.014 r
  U13608/Y (NOR2X1MTR)                                   0.045      1.059 f
  U13606/Y (AOI211X1MTR)                                 0.095      1.153 r
  U10991/Y (OAI211X2MTR)                                 0.084      1.237 f
  U7539/Y (AOI211X1MTR)                                  0.170      1.407 r
  U14782/Y (NOR2X1MTR)                                   0.068      1.475 f
  PIM_result_reg_85_/D (DFFRHQX2MTR)                     0.000      1.475 f
  data arrival time                                                 1.475

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_85_/CK (DFFRHQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.122      1.478
  data required time                                                1.478
  --------------------------------------------------------------------------
  data required time                                                1.478
  data arrival time                                                -1.475
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_213_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U10440/Y (NOR2X8MTR)                                   0.058      0.248 r
  U15327/Y (NAND3X6MTR)                                  0.063      0.311 f
  U16513/Y (OAI2B1X8MTR)                                 0.046      0.358 r
  U1211/Y (INVX8MTR)                                     0.038      0.396 f
  U1111/Y (BUFX8MTR)                                     0.076      0.472 f
  U8702/Y (INVX4MTR)                                     0.049      0.520 r
  U17287/Y (OAI2BB2X2MTR)                                0.108      0.628 r
  U1937/Y (NOR2X2MTR)                                    0.048      0.677 f
  U17308/Y (INVX2MTR)                                    0.041      0.718 r
  U10614/Y (NOR2X1MTR)                                   0.058      0.776 f
  U17584/Y (NAND3X4MTR)                                  0.061      0.836 r
  U2857/Y (INVX3MTR)                                     0.039      0.875 f
  U3787/Y (CLKNAND2X4MTR)                                0.036      0.911 r
  U4297/Y (NOR2X4MTR)                                    0.036      0.948 f
  U5897/Y (INVX1MTR)                                     0.067      1.014 r
  U13608/Y (NOR2X1MTR)                                   0.045      1.059 f
  U13606/Y (AOI211X1MTR)                                 0.095      1.153 r
  U10991/Y (OAI211X2MTR)                                 0.084      1.237 f
  U7539/Y (AOI211X1MTR)                                  0.170      1.407 r
  U14781/Y (NOR2X1MTR)                                   0.068      1.475 f
  PIM_result_reg_213_/D (DFFRHQX2MTR)                    0.000      1.475 f
  data arrival time                                                 1.475

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_213_/CK (DFFRHQX2MTR)                   0.000      1.600 r
  library setup time                                    -0.122      1.478
  data required time                                                1.478
  --------------------------------------------------------------------------
  data required time                                                1.478
  data arrival time                                                -1.475
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_341_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U10440/Y (NOR2X8MTR)                                   0.058      0.248 r
  U15327/Y (NAND3X6MTR)                                  0.063      0.311 f
  U16513/Y (OAI2B1X8MTR)                                 0.046      0.358 r
  U1211/Y (INVX8MTR)                                     0.038      0.396 f
  U1111/Y (BUFX8MTR)                                     0.076      0.472 f
  U8702/Y (INVX4MTR)                                     0.049      0.520 r
  U17287/Y (OAI2BB2X2MTR)                                0.108      0.628 r
  U1937/Y (NOR2X2MTR)                                    0.048      0.677 f
  U17308/Y (INVX2MTR)                                    0.041      0.718 r
  U10614/Y (NOR2X1MTR)                                   0.058      0.776 f
  U17584/Y (NAND3X4MTR)                                  0.061      0.836 r
  U2857/Y (INVX3MTR)                                     0.039      0.875 f
  U3787/Y (CLKNAND2X4MTR)                                0.036      0.911 r
  U4297/Y (NOR2X4MTR)                                    0.036      0.948 f
  U5897/Y (INVX1MTR)                                     0.067      1.014 r
  U13608/Y (NOR2X1MTR)                                   0.045      1.059 f
  U13606/Y (AOI211X1MTR)                                 0.095      1.153 r
  U10991/Y (OAI211X2MTR)                                 0.084      1.237 f
  U7539/Y (AOI211X1MTR)                                  0.170      1.407 r
  U14780/Y (NOR2X1MTR)                                   0.068      1.475 f
  PIM_result_reg_341_/D (DFFRHQX2MTR)                    0.000      1.475 f
  data arrival time                                                 1.475

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_341_/CK (DFFRHQX2MTR)                   0.000      1.600 r
  library setup time                                    -0.122      1.478
  data required time                                                1.478
  --------------------------------------------------------------------------
  data required time                                                1.478
  data arrival time                                                -1.475
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_469_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U10440/Y (NOR2X8MTR)                                   0.058      0.248 r
  U15327/Y (NAND3X6MTR)                                  0.063      0.311 f
  U16513/Y (OAI2B1X8MTR)                                 0.046      0.358 r
  U1211/Y (INVX8MTR)                                     0.038      0.396 f
  U1111/Y (BUFX8MTR)                                     0.076      0.472 f
  U8702/Y (INVX4MTR)                                     0.049      0.520 r
  U17287/Y (OAI2BB2X2MTR)                                0.108      0.628 r
  U1937/Y (NOR2X2MTR)                                    0.048      0.677 f
  U17308/Y (INVX2MTR)                                    0.041      0.718 r
  U10614/Y (NOR2X1MTR)                                   0.058      0.776 f
  U17584/Y (NAND3X4MTR)                                  0.061      0.836 r
  U2857/Y (INVX3MTR)                                     0.039      0.875 f
  U3787/Y (CLKNAND2X4MTR)                                0.036      0.911 r
  U4297/Y (NOR2X4MTR)                                    0.036      0.948 f
  U5897/Y (INVX1MTR)                                     0.067      1.014 r
  U13608/Y (NOR2X1MTR)                                   0.045      1.059 f
  U13606/Y (AOI211X1MTR)                                 0.095      1.153 r
  U10991/Y (OAI211X2MTR)                                 0.084      1.237 f
  U7539/Y (AOI211X1MTR)                                  0.170      1.407 r
  U14779/Y (NOR2X1MTR)                                   0.068      1.475 f
  PIM_result_reg_469_/D (DFFRHQX2MTR)                    0.000      1.475 f
  data arrival time                                                 1.475

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_469_/CK (DFFRHQX2MTR)                   0.000      1.600 r
  library setup time                                    -0.122      1.478
  data required time                                                1.478
  --------------------------------------------------------------------------
  data required time                                                1.478
  data arrival time                                                -1.475
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.142      0.142 r
  U9359/Y (NAND2X6MTR)                                   0.064      0.206 f
  U11079/Y (INVX12MTR)                                   0.054      0.260 r
  U1707/Y (CLKNAND2X16MTR)                               0.052      0.312 f
  U1610/Y (INVX4MTR)                                     0.055      0.367 r
  U16325/Y (CLKNAND2X2MTR)                               0.057      0.424 f
  U1094/Y (AOI21BX8MTR)                                  0.081      0.504 f
  U11997/Y (CLKAND2X4MTR)                                0.076      0.581 f
  U10833/Y (AOI21X8MTR)                                  0.076      0.656 r
  U3461/Y (NAND2X2MTR)                                   0.088      0.744 f
  U13021/Y (CLKAND2X2MTR)                                0.099      0.843 f
  U15304/Y (OAI2BB1X4MTR)                                0.097      0.940 f
  U2841/Y (AOI21X2MTR)                                   0.091      1.031 r
  U2077/Y (AND2X2MTR)                                    0.110      1.141 r
  U399/Y (OAI21X2MTR)                                    0.047      1.188 f
  U5772/Y (NAND3X2MTR)                                   0.049      1.237 r
  U5282/Y (INVX2MTR)                                     0.036      1.273 f
  U7891/Y (NOR2X3MTR)                                    0.055      1.328 r
  U6313/Y (NAND3X4MTR)                                   0.073      1.402 f
  U7020/Y (NAND2X4MTR)                                   0.049      1.450 r
  U8986/Y (OAI22X2MTR)                                   0.045      1.495 f
  U0_BANK_TOP/vACC_1_reg_6__6_/D (DFFRHQX4MTR)           0.000      1.495 f
  data arrival time                                                 1.495

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_6__6_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.101      1.499
  data required time                                                1.499
  --------------------------------------------------------------------------
  data required time                                                1.499
  data arrival time                                                -1.495
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1710/Y (NAND3X8MTR)                                   0.112      0.263 f
  U1746/Y (BUFX10MTR)                                    0.102      0.365 f
  U1311/Y (BUFX8MTR)                                     0.070      0.435 f
  U6216/Y (NOR2X2MTR)                                    0.052      0.488 r
  U6189/Y (INVX2MTR)                                     0.032      0.520 f
  U1138/Y (CLKNAND2X2MTR)                                0.039      0.559 r
  U15463/Y (AND2X4MTR)                                   0.104      0.662 r
  U2046/Y (NOR2X2MTR)                                    0.053      0.715 f
  U5476/Y (NAND2BX4MTR)                                  0.096      0.810 f
  U8199/Y (NAND2BX4MTR)                                  0.092      0.903 f
  U4832/Y (INVX2MTR)                                     0.054      0.956 r
  U7233/Y (NAND2X2MTR)                                   0.044      1.001 f
  U7109/Y (NAND2BX4MTR)                                  0.084      1.084 f
  U9557/Y (NAND2X3MTR)                                   0.052      1.136 r
  U3703/Y (NAND3X8MTR)                                   0.084      1.220 f
  U4236/Y (INVX4MTR)                                     0.065      1.285 r
  U11469/Y (NOR2X2MTR)                                   0.046      1.332 f
  U84/Y (OAI21X6MTR)                                     0.072      1.404 r
  U16252/Y (OAI21X1MTR)                                  0.073      1.478 f
  U0_BANK_TOP/vACC_2_reg_0__19_/D (DFFRHQX2MTR)          0.000      1.478 f
  data arrival time                                                 1.478

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_0__19_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.119      1.481
  data required time                                                1.481
  --------------------------------------------------------------------------
  data required time                                                1.481
  data arrival time                                                -1.478
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U1666/Y (INVX12MTR)                                    0.037      0.174 f
  U12245/Y (NAND3X12MTR)                                 0.051      0.225 r
  U12144/Y (INVX20MTR)                                   0.037      0.262 f
  U1723/Y (INVX12MTR)                                    0.034      0.296 r
  U14133/Y (INVX8MTR)                                    0.025      0.320 f
  U1673/Y (BUFX4MTR)                                     0.067      0.387 f
  U11419/Y (NAND2X2MTR)                                  0.032      0.419 r
  U10072/Y (OAI2B1X2MTR)                                 0.043      0.462 f
  U1179/Y (OAI21X2MTR)                                   0.084      0.546 r
  U10918/Y (NAND3X4MTR)                                  0.073      0.619 f
  U9815/Y (INVX4MTR)                                     0.049      0.667 r
  U10916/Y (NAND2X2MTR)                                  0.058      0.725 f
  U4392/Y (INVX2MTR)                                     0.042      0.767 r
  U11415/Y (AOI2BB1X4MTR)                                0.084      0.851 r
  U5350/Y (NAND2X4MTR)                                   0.055      0.906 f
  U531/Y (NAND2X4MTR)                                    0.049      0.955 r
  U5816/Y (NAND2X6MTR)                                   0.063      1.017 f
  U5316/Y (AOI21X3MTR)                                   0.092      1.109 r
  U5314/Y (XNOR2X2MTR)                                   0.090      1.199 r
  U5276/Y (OAI21X4MTR)                                   0.071      1.270 f
  U9075/Y (NOR2X6MTR)                                    0.073      1.343 r
  U9001/Y (NAND2X2MTR)                                   0.063      1.406 f
  U1477/Y (INVX2MTR)                                     0.049      1.455 r
  U11147/Y (OAI22X2MTR)                                  0.044      1.499 f
  U0_BANK_TOP/vACC_2_reg_5__6_/D (DFFRHQX4MTR)           0.000      1.499 f
  data arrival time                                                 1.499

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_5__6_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.098      1.502
  data required time                                                1.502
  --------------------------------------------------------------------------
  data required time                                                1.502
  data arrival time                                                -1.499
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1710/Y (NAND3X8MTR)                                   0.112      0.263 f
  U1746/Y (BUFX10MTR)                                    0.102      0.365 f
  U1311/Y (BUFX8MTR)                                     0.070      0.435 f
  U6216/Y (NOR2X2MTR)                                    0.052      0.488 r
  U6189/Y (INVX2MTR)                                     0.032      0.520 f
  U1138/Y (CLKNAND2X2MTR)                                0.039      0.559 r
  U15463/Y (AND2X4MTR)                                   0.104      0.662 r
  U2046/Y (NOR2X2MTR)                                    0.053      0.715 f
  U5476/Y (NAND2BX4MTR)                                  0.096      0.810 f
  U8199/Y (NAND2BX4MTR)                                  0.092      0.903 f
  U4832/Y (INVX2MTR)                                     0.054      0.956 r
  U7233/Y (NAND2X2MTR)                                   0.044      1.001 f
  U7109/Y (NAND2BX4MTR)                                  0.084      1.084 f
  U9557/Y (NAND2X3MTR)                                   0.052      1.136 r
  U3703/Y (NAND3X8MTR)                                   0.084      1.220 f
  U4236/Y (INVX4MTR)                                     0.065      1.285 r
  U11469/Y (NOR2X2MTR)                                   0.046      1.332 f
  U84/Y (OAI21X6MTR)                                     0.072      1.404 r
  U16249/Y (OAI21X1MTR)                                  0.073      1.478 f
  U0_BANK_TOP/vACC_3_reg_0__19_/D (DFFRHQX2MTR)          0.000      1.478 f
  data arrival time                                                 1.478

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_0__19_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.119      1.481
  data required time                                                1.481
  --------------------------------------------------------------------------
  data required time                                                1.481
  data arrival time                                                -1.478
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.133      0.133 r
  U8684/Y (INVX5MTR)                                     0.041      0.175 f
  U7425/Y (NAND2X1MTR)                                   0.038      0.213 r
  U1792/Y (INVX2MTR)                                     0.032      0.245 f
  U1794/Y (INVX2MTR)                                     0.054      0.298 r
  U13044/Y (OAI22X1MTR)                                  0.086      0.384 f
  U11951/Y (NOR2X1MTR)                                   0.072      0.457 r
  U11614/Y (CLKAND2X2MTR)                                0.103      0.559 r
  U1065/Y (NAND2X2MTR)                                   0.067      0.626 f
  U3048/Y (INVX2MTR)                                     0.046      0.672 r
  U2168/Y (NAND2X2MTR)                                   0.051      0.723 f
  U1662/Y (NAND2X2MTR)                                   0.043      0.767 r
  U11256/Y (NAND2X2MTR)                                  0.055      0.822 f
  U12006/Y (OAI2BB1X4MTR)                                0.101      0.922 f
  U10530/Y (NAND2BX2MTR)                                 0.106      1.028 f
  U444/Y (AOI21X4MTR)                                    0.092      1.120 r
  U283/Y (NAND2X6MTR)                                    0.063      1.183 f
  U14669/Y (NAND2X12MTR)                                 0.052      1.235 r
  U10753/Y (NAND2X4MTR)                                  0.045      1.280 f
  U3210/Y (INVX2MTR)                                     0.043      1.323 r
  U11261/Y (NOR2X4MTR)                                   0.030      1.353 f
  U7916/Y (OAI31X1MTR)                                   0.089      1.442 r
  U0_BANK_TOP/vACC_0_reg_4__19_/D (DFFRHQX1MTR)          0.000      1.442 r
  data arrival time                                                 1.442

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_4__19_/CK (DFFRHQX1MTR)         0.000      1.600 r
  library setup time                                    -0.155      1.445
  data required time                                                1.445
  --------------------------------------------------------------------------
  data required time                                                1.445
  data arrival time                                                -1.442
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U1666/Y (INVX12MTR)                                    0.037      0.174 f
  U1661/Y (NAND3X12MTR)                                  0.045      0.220 r
  U11998/Y (INVX10MTR)                                   0.038      0.258 f
  U1620/Y (INVX12MTR)                                    0.036      0.294 r
  U1352/Y (INVX6MTR)                                     0.032      0.326 f
  U10863/Y (AOI22X1MTR)                                  0.080      0.405 r
  U1185/Y (NAND3X2MTR)                                   0.082      0.487 f
  U5586/Y (CLKNAND2X2MTR)                                0.051      0.539 r
  U5546/Y (NAND2X2MTR)                                   0.072      0.611 f
  U6043/Y (INVX2MTR)                                     0.057      0.667 r
  U6007/Y (NAND2X4MTR)                                   0.050      0.717 f
  U5442/Y (CLKNAND2X2MTR)                                0.042      0.759 r
  U778/Y (NAND2X2MTR)                                    0.047      0.807 f
  U5374/Y (NAND2X2MTR)                                   0.049      0.856 r
  U14104/Y (NAND2X4MTR)                                  0.049      0.905 f
  U13732/Y (NAND2X4MTR)                                  0.046      0.951 r
  U9168/Y (NAND2X2MTR)                                   0.063      1.014 f
  U7151/Y (NAND2X2MTR)                                   0.056      1.070 r
  U6374/Y (NAND3X4MTR)                                   0.086      1.156 f
  U10572/Y (NAND3X12MTR)                                 0.066      1.222 r
  U7079/Y (NAND2X2MTR)                                   0.054      1.276 f
  U7062/Y (CLKNAND2X4MTR)                                0.048      1.323 r
  U7030/Y (INVX2MTR)                                     0.040      1.363 f
  U14717/Y (OAI21BX2MTR)                                 0.060      1.424 r
  U0_BANK_TOP/vACC_3_reg_3__21_/D (DFFRQX2MTR)           0.000      1.424 r
  data arrival time                                                 1.424

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_3__21_/CK (DFFRQX2MTR)          0.000      1.600 r
  library setup time                                    -0.173      1.427
  data required time                                                1.427
  --------------------------------------------------------------------------
  data required time                                                1.427
  data arrival time                                                -1.424
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1710/Y (NAND3X8MTR)                                   0.112      0.263 f
  U1746/Y (BUFX10MTR)                                    0.102      0.365 f
  U1311/Y (BUFX8MTR)                                     0.070      0.435 f
  U6216/Y (NOR2X2MTR)                                    0.052      0.488 r
  U6189/Y (INVX2MTR)                                     0.032      0.520 f
  U1138/Y (CLKNAND2X2MTR)                                0.039      0.559 r
  U15463/Y (AND2X4MTR)                                   0.104      0.662 r
  U2046/Y (NOR2X2MTR)                                    0.053      0.715 f
  U5476/Y (NAND2BX4MTR)                                  0.096      0.810 f
  U8199/Y (NAND2BX4MTR)                                  0.092      0.903 f
  U4832/Y (INVX2MTR)                                     0.054      0.956 r
  U7233/Y (NAND2X2MTR)                                   0.044      1.001 f
  U7109/Y (NAND2BX4MTR)                                  0.084      1.084 f
  U9557/Y (NAND2X3MTR)                                   0.052      1.136 r
  U3703/Y (NAND3X8MTR)                                   0.084      1.220 f
  U4236/Y (INVX4MTR)                                     0.065      1.285 r
  U11469/Y (NOR2X2MTR)                                   0.046      1.332 f
  U84/Y (OAI21X6MTR)                                     0.072      1.404 r
  U16251/Y (OAI21X1MTR)                                  0.073      1.478 f
  U0_BANK_TOP/vACC_1_reg_0__19_/D (DFFRHQX2MTR)          0.000      1.478 f
  data arrival time                                                 1.478

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_0__19_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.119      1.481
  data required time                                                1.481
  --------------------------------------------------------------------------
  data required time                                                1.481
  data arrival time                                                -1.478
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.133      0.133 r
  U8684/Y (INVX5MTR)                                     0.041      0.175 f
  U7425/Y (NAND2X1MTR)                                   0.038      0.213 r
  U1792/Y (INVX2MTR)                                     0.032      0.245 f
  U1794/Y (INVX2MTR)                                     0.054      0.298 r
  U13044/Y (OAI22X1MTR)                                  0.086      0.384 f
  U11951/Y (NOR2X1MTR)                                   0.072      0.457 r
  U11614/Y (CLKAND2X2MTR)                                0.103      0.559 r
  U1065/Y (NAND2X2MTR)                                   0.067      0.626 f
  U3048/Y (INVX2MTR)                                     0.046      0.672 r
  U2168/Y (NAND2X2MTR)                                   0.051      0.723 f
  U1662/Y (NAND2X2MTR)                                   0.043      0.767 r
  U11256/Y (NAND2X2MTR)                                  0.055      0.822 f
  U12006/Y (OAI2BB1X4MTR)                                0.101      0.922 f
  U10530/Y (NAND2BX2MTR)                                 0.106      1.028 f
  U444/Y (AOI21X4MTR)                                    0.092      1.120 r
  U283/Y (NAND2X6MTR)                                    0.063      1.183 f
  U14669/Y (NAND2X12MTR)                                 0.052      1.235 r
  U10753/Y (NAND2X4MTR)                                  0.045      1.280 f
  U3210/Y (INVX2MTR)                                     0.043      1.323 r
  U11261/Y (NOR2X4MTR)                                   0.030      1.353 f
  U15522/Y (OAI31X1MTR)                                  0.089      1.442 r
  U0_BANK_TOP/vACC_3_reg_4__19_/D (DFFRHQX1MTR)          0.000      1.442 r
  data arrival time                                                 1.442

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_4__19_/CK (DFFRHQX1MTR)         0.000      1.600 r
  library setup time                                    -0.154      1.446
  data required time                                                1.446
  --------------------------------------------------------------------------
  data required time                                                1.446
  data arrival time                                                -1.442
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.133      0.133 r
  U8684/Y (INVX5MTR)                                     0.041      0.175 f
  U7425/Y (NAND2X1MTR)                                   0.038      0.213 r
  U1792/Y (INVX2MTR)                                     0.032      0.245 f
  U1794/Y (INVX2MTR)                                     0.054      0.298 r
  U13044/Y (OAI22X1MTR)                                  0.086      0.384 f
  U11951/Y (NOR2X1MTR)                                   0.072      0.457 r
  U11614/Y (CLKAND2X2MTR)                                0.103      0.559 r
  U1065/Y (NAND2X2MTR)                                   0.067      0.626 f
  U3048/Y (INVX2MTR)                                     0.046      0.672 r
  U2168/Y (NAND2X2MTR)                                   0.051      0.723 f
  U1662/Y (NAND2X2MTR)                                   0.043      0.767 r
  U11256/Y (NAND2X2MTR)                                  0.055      0.822 f
  U12006/Y (OAI2BB1X4MTR)                                0.101      0.922 f
  U10530/Y (NAND2BX2MTR)                                 0.106      1.028 f
  U444/Y (AOI21X4MTR)                                    0.092      1.120 r
  U283/Y (NAND2X6MTR)                                    0.063      1.183 f
  U14669/Y (NAND2X12MTR)                                 0.052      1.235 r
  U10753/Y (NAND2X4MTR)                                  0.045      1.280 f
  U3210/Y (INVX2MTR)                                     0.043      1.323 r
  U11261/Y (NOR2X4MTR)                                   0.030      1.353 f
  U15521/Y (OAI31X1MTR)                                  0.089      1.442 r
  U0_BANK_TOP/vACC_1_reg_4__19_/D (DFFRHQX1MTR)          0.000      1.442 r
  data arrival time                                                 1.442

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_4__19_/CK (DFFRHQX1MTR)         0.000      1.600 r
  library setup time                                    -0.154      1.446
  data required time                                                1.446
  --------------------------------------------------------------------------
  data required time                                                1.446
  data arrival time                                                -1.442
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U1666/Y (INVX12MTR)                                    0.037      0.174 f
  U1661/Y (NAND3X12MTR)                                  0.045      0.220 r
  U11998/Y (INVX10MTR)                                   0.038      0.258 f
  U1620/Y (INVX12MTR)                                    0.036      0.294 r
  U1352/Y (INVX6MTR)                                     0.032      0.326 f
  U10863/Y (AOI22X1MTR)                                  0.080      0.405 r
  U1185/Y (NAND3X2MTR)                                   0.082      0.487 f
  U5586/Y (CLKNAND2X2MTR)                                0.051      0.539 r
  U5546/Y (NAND2X2MTR)                                   0.072      0.611 f
  U10963/Y (NOR2X2MTR)                                   0.093      0.704 r
  U770/Y (OAI21X2MTR)                                    0.077      0.782 f
  U1586/Y (NAND2X2MTR)                                   0.052      0.833 r
  U13138/Y (NAND2X4MTR)                                  0.048      0.881 f
  U13100/Y (NAND2X4MTR)                                  0.042      0.923 r
  U9484/Y (NAND2X3MTR)                                   0.059      0.982 f
  U1438/Y (AOI21X2MTR)                                   0.098      1.081 r
  U354/Y (XNOR2X1MTR)                                    0.085      1.166 r
  U3236/Y (NAND2X2MTR)                                   0.070      1.235 f
  U7914/Y (NAND3X2MTR)                                   0.058      1.294 r
  U7903/Y (NAND2X2MTR)                                   0.053      1.347 f
  U7000/Y (NAND2X4MTR)                                   0.043      1.390 r
  U7849/Y (CLKNAND2X2MTR)                                0.045      1.435 f
  U8975/Y (OAI2B1X2MTR)                                  0.037      1.472 r
  U0_BANK_TOP/vACC_0_reg_3__3_/D (DFFRHQX2MTR)           0.000      1.472 r
  data arrival time                                                 1.472

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_3__3_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.125      1.475
  data required time                                                1.475
  --------------------------------------------------------------------------
  data required time                                                1.475
  data arrival time                                                -1.472
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.116      0.116 f
  U968/Y (INVX6MTR)                                      0.038      0.154 r
  U10325/Y (INVX4MTR)                                    0.041      0.195 f
  U1150/Y (NOR2BX4MTR)                                   0.097      0.292 r
  U13207/Y (INVX1MTR)                                    0.067      0.359 f
  U9378/Y (INVX2MTR)                                     0.054      0.413 r
  U10818/Y (NAND2X1MTR)                                  0.058      0.470 f
  U16985/Y (OAI21X1MTR)                                  0.042      0.512 r
  U4140/Y (NOR2X1MTR)                                    0.054      0.566 f
  U10294/Y (NOR2BX4MTR)                                  0.085      0.651 f
  U2442/Y (NOR2X3MTR)                                    0.096      0.747 r
  U1546/Y (AOI21X1MTR)                                   0.092      0.839 f
  U9329/Y (AOI2BB1X4MTR)                                 0.129      0.968 f
  U9355/Y (NAND2X8MTR)                                   0.051      1.018 r
  U10831/Y (OAI2BB1X2MTR)                                0.100      1.118 r
  U2805/Y (XNOR2X1MTR)                                   0.072      1.190 r
  U1476/Y (NOR2X2MTR)                                    0.063      1.254 f
  U1474/Y (NOR2X6MTR)                                    0.088      1.342 r
  U7039/Y (NAND2X4MTR)                                   0.054      1.397 f
  U7016/Y (CLKNAND2X2MTR)                                0.040      1.436 r
  U7858/Y (OAI22X2MTR)                                   0.045      1.482 f
  U0_BANK_TOP/vACC_0_reg_2__5_/D (DFFRHQX2MTR)           0.000      1.482 f
  data arrival time                                                 1.482

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_2__5_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.115      1.485
  data required time                                                1.485
  --------------------------------------------------------------------------
  data required time                                                1.485
  data arrival time                                                -1.482
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_93_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U10440/Y (NOR2X8MTR)                                   0.058      0.248 r
  U15327/Y (NAND3X6MTR)                                  0.063      0.311 f
  U16513/Y (OAI2B1X8MTR)                                 0.046      0.358 r
  U1211/Y (INVX8MTR)                                     0.038      0.396 f
  U1152/Y (BUFX8MTR)                                     0.071      0.467 f
  U4257/Y (INVX2MTR)                                     0.076      0.542 r
  U17293/Y (CLKNAND2X2MTR)                               0.071      0.614 f
  U4996/Y (OAI211X4MTR)                                  0.069      0.683 r
  U17305/Y (CLKNAND2X2MTR)                               0.083      0.766 f
  U13301/Y (CLKNAND2X2MTR)                               0.054      0.820 r
  U17306/Y (INVX2MTR)                                    0.030      0.850 f
  U17307/Y (NAND2X2MTR)                                  0.065      0.915 r
  U17311/Y (NAND3X2MTR)                                  0.084      0.999 f
  U17910/Y (NOR2X2MTR)                                   0.091      1.090 r
  U17911/Y (NAND4X4MTR)                                  0.099      1.189 f
  U10434/Y (AOI2B1X4MTR)                                 0.088      1.277 r
  U14239/Y (AOI2BB2X2MTR)                                0.149      1.426 r
  U14794/Y (NOR2X1MTR)                                   0.055      1.481 f
  PIM_result_reg_93_/D (DFFRHQX2MTR)                     0.000      1.481 f
  data arrival time                                                 1.481

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_93_/CK (DFFRHQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.116      1.484
  data required time                                                1.484
  --------------------------------------------------------------------------
  data required time                                                1.484
  data arrival time                                                -1.481
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_221_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U10440/Y (NOR2X8MTR)                                   0.058      0.248 r
  U15327/Y (NAND3X6MTR)                                  0.063      0.311 f
  U16513/Y (OAI2B1X8MTR)                                 0.046      0.358 r
  U1211/Y (INVX8MTR)                                     0.038      0.396 f
  U1152/Y (BUFX8MTR)                                     0.071      0.467 f
  U4257/Y (INVX2MTR)                                     0.076      0.542 r
  U17293/Y (CLKNAND2X2MTR)                               0.071      0.614 f
  U4996/Y (OAI211X4MTR)                                  0.069      0.683 r
  U17305/Y (CLKNAND2X2MTR)                               0.083      0.766 f
  U13301/Y (CLKNAND2X2MTR)                               0.054      0.820 r
  U17306/Y (INVX2MTR)                                    0.030      0.850 f
  U17307/Y (NAND2X2MTR)                                  0.065      0.915 r
  U17311/Y (NAND3X2MTR)                                  0.084      0.999 f
  U17910/Y (NOR2X2MTR)                                   0.091      1.090 r
  U17911/Y (NAND4X4MTR)                                  0.099      1.189 f
  U10434/Y (AOI2B1X4MTR)                                 0.088      1.277 r
  U14239/Y (AOI2BB2X2MTR)                                0.149      1.426 r
  U14793/Y (NOR2X1MTR)                                   0.055      1.481 f
  PIM_result_reg_221_/D (DFFRHQX2MTR)                    0.000      1.481 f
  data arrival time                                                 1.481

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_221_/CK (DFFRHQX2MTR)                   0.000      1.600 r
  library setup time                                    -0.116      1.484
  data required time                                                1.484
  --------------------------------------------------------------------------
  data required time                                                1.484
  data arrival time                                                -1.481
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_349_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U10440/Y (NOR2X8MTR)                                   0.058      0.248 r
  U15327/Y (NAND3X6MTR)                                  0.063      0.311 f
  U16513/Y (OAI2B1X8MTR)                                 0.046      0.358 r
  U1211/Y (INVX8MTR)                                     0.038      0.396 f
  U1152/Y (BUFX8MTR)                                     0.071      0.467 f
  U4257/Y (INVX2MTR)                                     0.076      0.542 r
  U17293/Y (CLKNAND2X2MTR)                               0.071      0.614 f
  U4996/Y (OAI211X4MTR)                                  0.069      0.683 r
  U17305/Y (CLKNAND2X2MTR)                               0.083      0.766 f
  U13301/Y (CLKNAND2X2MTR)                               0.054      0.820 r
  U17306/Y (INVX2MTR)                                    0.030      0.850 f
  U17307/Y (NAND2X2MTR)                                  0.065      0.915 r
  U17311/Y (NAND3X2MTR)                                  0.084      0.999 f
  U17910/Y (NOR2X2MTR)                                   0.091      1.090 r
  U17911/Y (NAND4X4MTR)                                  0.099      1.189 f
  U10434/Y (AOI2B1X4MTR)                                 0.088      1.277 r
  U14239/Y (AOI2BB2X2MTR)                                0.149      1.426 r
  U14792/Y (NOR2X1MTR)                                   0.055      1.481 f
  PIM_result_reg_349_/D (DFFRHQX2MTR)                    0.000      1.481 f
  data arrival time                                                 1.481

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_349_/CK (DFFRHQX2MTR)                   0.000      1.600 r
  library setup time                                    -0.116      1.484
  data required time                                                1.484
  --------------------------------------------------------------------------
  data required time                                                1.484
  data arrival time                                                -1.481
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_477_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U10440/Y (NOR2X8MTR)                                   0.058      0.248 r
  U15327/Y (NAND3X6MTR)                                  0.063      0.311 f
  U16513/Y (OAI2B1X8MTR)                                 0.046      0.358 r
  U1211/Y (INVX8MTR)                                     0.038      0.396 f
  U1152/Y (BUFX8MTR)                                     0.071      0.467 f
  U4257/Y (INVX2MTR)                                     0.076      0.542 r
  U17293/Y (CLKNAND2X2MTR)                               0.071      0.614 f
  U4996/Y (OAI211X4MTR)                                  0.069      0.683 r
  U17305/Y (CLKNAND2X2MTR)                               0.083      0.766 f
  U13301/Y (CLKNAND2X2MTR)                               0.054      0.820 r
  U17306/Y (INVX2MTR)                                    0.030      0.850 f
  U17307/Y (NAND2X2MTR)                                  0.065      0.915 r
  U17311/Y (NAND3X2MTR)                                  0.084      0.999 f
  U17910/Y (NOR2X2MTR)                                   0.091      1.090 r
  U17911/Y (NAND4X4MTR)                                  0.099      1.189 f
  U10434/Y (AOI2B1X4MTR)                                 0.088      1.277 r
  U14239/Y (AOI2BB2X2MTR)                                0.149      1.426 r
  U14632/Y (NOR2X1MTR)                                   0.055      1.481 f
  PIM_result_reg_477_/D (DFFRHQX2MTR)                    0.000      1.481 f
  data arrival time                                                 1.481

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_477_/CK (DFFRHQX2MTR)                   0.000      1.600 r
  library setup time                                    -0.116      1.484
  data required time                                                1.484
  --------------------------------------------------------------------------
  data required time                                                1.484
  data arrival time                                                -1.481
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1710/Y (NAND3X8MTR)                                   0.112      0.263 f
  U1684/Y (INVX4MTR)                                     0.076      0.339 r
  U1683/Y (INVX6MTR)                                     0.045      0.384 f
  U11359/Y (NOR2X3MTR)                                   0.049      0.433 r
  U4154/Y (AOI21X2MTR)                                   0.033      0.466 f
  U4102/Y (NAND3X2MTR)                                   0.049      0.516 r
  U5590/Y (AND2X2MTR)                                    0.118      0.634 r
  U5553/Y (NOR2X2MTR)                                    0.051      0.685 f
  U2086/Y (NAND2BX2MTR)                                  0.126      0.811 f
  U2085/Y (INVX2MTR)                                     0.051      0.862 r
  U603/Y (NAND2X2MTR)                                    0.051      0.913 f
  U4815/Y (NOR2X1MTR)                                    0.090      1.004 r
  U1602/Y (NAND2X4MTR)                                   0.057      1.061 f
  U413/Y (CLKNAND2X4MTR)                                 0.042      1.102 r
  U1471/Y (NAND2X4MTR)                                   0.048      1.150 f
  U1405/Y (NAND3X8MTR)                                   0.049      1.199 r
  U2164/Y (NAND2X2MTR)                                   0.081      1.280 f
  U3691/Y (NAND2X2MTR)                                   0.066      1.345 r
  U117/Y (NAND2X4MTR)                                    0.056      1.402 f
  U16095/Y (OAI21X2MTR)                                  0.070      1.472 r
  U0_BANK_TOP/vACC_2_reg_5__18_/D (DFFRHQX2MTR)          0.000      1.472 r
  data arrival time                                                 1.472

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_5__18_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.125      1.475
  data required time                                                1.475
  --------------------------------------------------------------------------
  data required time                                                1.475
  data arrival time                                                -1.472
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.133      0.133 r
  U8684/Y (INVX5MTR)                                     0.041      0.175 f
  U7425/Y (NAND2X1MTR)                                   0.038      0.213 r
  U1792/Y (INVX2MTR)                                     0.032      0.245 f
  U1794/Y (INVX2MTR)                                     0.054      0.298 r
  U13044/Y (OAI22X1MTR)                                  0.086      0.384 f
  U11951/Y (NOR2X1MTR)                                   0.072      0.457 r
  U11614/Y (CLKAND2X2MTR)                                0.103      0.559 r
  U1065/Y (NAND2X2MTR)                                   0.067      0.626 f
  U3048/Y (INVX2MTR)                                     0.046      0.672 r
  U2168/Y (NAND2X2MTR)                                   0.051      0.723 f
  U1662/Y (NAND2X2MTR)                                   0.043      0.767 r
  U11256/Y (NAND2X2MTR)                                  0.055      0.822 f
  U12006/Y (OAI2BB1X4MTR)                                0.101      0.922 f
  U10530/Y (NAND2BX2MTR)                                 0.106      1.028 f
  U444/Y (AOI21X4MTR)                                    0.092      1.120 r
  U283/Y (NAND2X6MTR)                                    0.063      1.183 f
  U14669/Y (NAND2X12MTR)                                 0.052      1.235 r
  U10753/Y (NAND2X4MTR)                                  0.045      1.280 f
  U3210/Y (INVX2MTR)                                     0.043      1.323 r
  U11261/Y (NOR2X4MTR)                                   0.030      1.353 f
  U15520/Y (OAI31X1MTR)                                  0.089      1.442 r
  U0_BANK_TOP/vACC_2_reg_4__19_/D (DFFRHQX1MTR)          0.000      1.442 r
  data arrival time                                                 1.442

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_4__19_/CK (DFFRHQX1MTR)         0.000      1.600 r
  library setup time                                    -0.154      1.446
  data required time                                                1.446
  --------------------------------------------------------------------------
  data required time                                                1.446
  data arrival time                                                -1.442
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U1666/Y (INVX12MTR)                                    0.037      0.174 f
  U12245/Y (NAND3X12MTR)                                 0.051      0.225 r
  U12144/Y (INVX20MTR)                                   0.037      0.262 f
  U2143/Y (BUFX6MTR)                                     0.074      0.335 f
  U11365/Y (CLKNAND2X2MTR)                               0.033      0.369 r
  U6844/Y (NOR2BX4MTR)                                   0.083      0.452 r
  U6823/Y (NAND3X4MTR)                                   0.058      0.510 f
  U11660/Y (AND2X6MTR)                                   0.087      0.597 f
  U3501/Y (NOR2X2MTR)                                    0.099      0.697 r
  U2448/Y (OAI21X2MTR)                                   0.092      0.789 f
  U2889/Y (AOI21X4MTR)                                   0.088      0.877 r
  U545/Y (NOR2X4MTR)                                     0.039      0.916 f
  U3780/Y (NOR2X4MTR)                                    0.075      0.991 r
  U102/Y (NAND3X4MTR)                                    0.087      1.078 f
  U8270/Y (NAND3X8MTR)                                   0.074      1.153 r
  U1675/Y (INVX6MTR)                                     0.046      1.199 f
  U3235/Y (NAND2BX4MTR)                                  0.105      1.304 f
  U19839/Y (OAI222X2MTR)                                 0.130      1.433 r
  U0_BANK_TOP/vACC_3_reg_0__10_/D (DFFRHQX1MTR)          0.000      1.433 r
  data arrival time                                                 1.433

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_0__10_/CK (DFFRHQX1MTR)         0.000      1.600 r
  library setup time                                    -0.163      1.437
  data required time                                                1.437
  --------------------------------------------------------------------------
  data required time                                                1.437
  data arrival time                                                -1.433
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1661/Y (NAND3X12MTR)                                  0.096      0.247 f
  U8911/Y (BUFX10MTR)                                    0.094      0.341 f
  U637/Y (BUFX6MTR)                                      0.071      0.412 f
  U563/Y (CLKOR2X4MTR)                                   0.078      0.489 f
  U1199/Y (OAI2B1X4MTR)                                  0.101      0.590 f
  U924/Y (OAI21X6MTR)                                    0.051      0.641 r
  U1592/Y (NAND2X2MTR)                                   0.069      0.710 f
  U716/Y (OAI21X2MTR)                                    0.103      0.813 r
  U7296/Y (NAND2X4MTR)                                   0.060      0.872 f
  U12465/Y (NAND2X6MTR)                                  0.051      0.924 r
  U12408/Y (NAND2X2MTR)                                  0.054      0.977 f
  U5828/Y (NAND2X4MTR)                                   0.050      1.027 r
  U10821/Y (OAI2BB1X2MTR)                                0.100      1.127 r
  U295/Y (XNOR2X2MTR)                                    0.078      1.204 r
  U2806/Y (NOR2X3MTR)                                    0.052      1.256 f
  U263/Y (NOR2X6MTR)                                     0.083      1.339 r
  U2191/Y (NOR2X4MTR)                                    0.036      1.375 f
  U10729/Y (NOR2X4MTR)                                   0.067      1.442 r
  U10793/Y (OAI22X2MTR)                                  0.055      1.497 f
  U0_BANK_TOP/vACC_3_reg_2__3_/D (DFFRHQX4MTR)           0.000      1.497 f
  data arrival time                                                 1.497

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_2__3_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.100      1.500
  data required time                                                1.500
  --------------------------------------------------------------------------
  data required time                                                1.500
  data arrival time                                                -1.497
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U1666/Y (INVX12MTR)                                    0.037      0.174 f
  U12245/Y (NAND3X12MTR)                                 0.051      0.225 r
  U12144/Y (INVX20MTR)                                   0.037      0.262 f
  U1723/Y (INVX12MTR)                                    0.034      0.296 r
  U14133/Y (INVX8MTR)                                    0.025      0.320 f
  U1673/Y (BUFX4MTR)                                     0.067      0.387 f
  U11419/Y (NAND2X2MTR)                                  0.032      0.419 r
  U10072/Y (OAI2B1X2MTR)                                 0.043      0.462 f
  U1179/Y (OAI21X2MTR)                                   0.084      0.546 r
  U10918/Y (NAND3X4MTR)                                  0.073      0.619 f
  U9815/Y (INVX4MTR)                                     0.049      0.667 r
  U10916/Y (NAND2X2MTR)                                  0.058      0.725 f
  U4392/Y (INVX2MTR)                                     0.042      0.767 r
  U11415/Y (AOI2BB1X4MTR)                                0.084      0.851 r
  U5350/Y (NAND2X4MTR)                                   0.055      0.906 f
  U531/Y (NAND2X4MTR)                                    0.049      0.955 r
  U5816/Y (NAND2X6MTR)                                   0.063      1.017 f
  U5316/Y (AOI21X3MTR)                                   0.092      1.109 r
  U5314/Y (XNOR2X2MTR)                                   0.090      1.199 r
  U5276/Y (OAI21X4MTR)                                   0.071      1.270 f
  U9075/Y (NOR2X6MTR)                                    0.073      1.343 r
  U9001/Y (NAND2X2MTR)                                   0.063      1.406 f
  U1477/Y (INVX2MTR)                                     0.049      1.455 r
  U10701/Y (OAI22X2MTR)                                  0.044      1.499 f
  U0_BANK_TOP/vACC_0_reg_5__6_/D (DFFRHQX4MTR)           0.000      1.499 f
  data arrival time                                                 1.499

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_5__6_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.098      1.502
  data required time                                                1.502
  --------------------------------------------------------------------------
  data required time                                                1.502
  data arrival time                                                -1.499
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.135      0.135 r
  U7090/Y (INVX8MTR)                                     0.035      0.169 f
  U1381/Y (INVX6MTR)                                     0.041      0.211 r
  U8740/Y (NOR2X1MTR)                                    0.054      0.264 f
  U9076/Y (INVX1MTR)                                     0.047      0.311 r
  U9089/Y (INVX1MTR)                                     0.062      0.373 f
  U13122/Y (NAND2X1MTR)                                  0.047      0.420 r
  U15319/Y (NAND3BX2MTR)                                 0.068      0.488 f
  U1116/Y (NOR2X2MTR)                                    0.073      0.561 r
  U5552/Y (NAND2X3MTR)                                   0.065      0.626 f
  U5047/Y (INVX2MTR)                                     0.042      0.669 r
  U863/Y (NAND2X2MTR)                                    0.067      0.736 f
  U3880/Y (INVX2MTR)                                     0.052      0.788 r
  U532/Y (AOI21X2MTR)                                    0.068      0.856 f
  U1545/Y (OAI21X6MTR)                                   0.052      0.908 r
  U8383/Y (INVX2MTR)                                     0.059      0.967 f
  U13702/Y (OAI31X1MTR)                                  0.135      1.102 r
  U8384/Y (XNOR2X1MTR)                                   0.063      1.165 f
  U2807/Y (AOI222X2MTR)                                  0.125      1.291 r
  U2763/Y (NAND2X2MTR)                                   0.095      1.386 f
  U114/Y (NAND2X4MTR)                                    0.063      1.448 r
  U15353/Y (OAI22X2MTR)                                  0.047      1.496 f
  U0_BANK_TOP/vACC_3_reg_1__7_/D (DFFRHQX4MTR)           0.000      1.496 f
  data arrival time                                                 1.496

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_1__7_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.101      1.499
  data required time                                                1.499
  --------------------------------------------------------------------------
  data required time                                                1.499
  data arrival time                                                -1.496
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U1026/Y (INVX12MTR)                                    0.031      0.144 r
  U10636/Y (CLKNAND2X16MTR)                              0.044      0.188 f
  U11009/Y (CLKNAND2X16MTR)                              0.039      0.227 r
  U10709/Y (NAND2X12MTR)                                 0.042      0.269 f
  U2141/Y (INVX20MTR)                                    0.047      0.316 r
  U10996/Y (INVX20MTR)                                   0.043      0.359 f
  U10652/Y (NOR2X12MTR)                                  0.051      0.410 r
  U10401/Y (XOR2X2MTR)                                   0.095      0.505 r
  U10399/Y (INVX2MTR)                                    0.049      0.555 f
  U7508/Y (XNOR2X4MTR)                                   0.090      0.644 f
  U9645/Y (CLKOR2X1MTR)                                  0.124      0.769 f
  U10378/Y (OAI2BB1X2MTR)                                0.109      0.878 f
  U13416/Y (XNOR2X4MTR)                                  0.071      0.949 r
  U13370/Y (XNOR2X4MTR)                                  0.115      1.064 r
  U14238/Y (NAND2X3MTR)                                  0.085      1.149 f
  U10520/Y (OAI21X4MTR)                                  0.106      1.256 r
  U1128/Y (AOI21X1MTR)                                   0.082      1.338 f
  U6561/Y (OAI21X1MTR)                                   0.045      1.383 r
  U2774/Y (NOR2BX1MTR)                                   0.091      1.474 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_11_/D (DFFRHQX2MTR)
                                                         0.000      1.474 r
  data arrival time                                                 1.474

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX2MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.123      1.477
  data required time                                                1.477
  --------------------------------------------------------------------------
  data required time                                                1.477
  data arrival time                                                -1.474
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1710/Y (NAND3X8MTR)                                   0.112      0.263 f
  U1684/Y (INVX4MTR)                                     0.076      0.339 r
  U1683/Y (INVX6MTR)                                     0.045      0.384 f
  U11359/Y (NOR2X3MTR)                                   0.049      0.433 r
  U4154/Y (AOI21X2MTR)                                   0.033      0.466 f
  U4102/Y (NAND3X2MTR)                                   0.049      0.516 r
  U5590/Y (AND2X2MTR)                                    0.118      0.634 r
  U5553/Y (NOR2X2MTR)                                    0.051      0.685 f
  U2086/Y (NAND2BX2MTR)                                  0.126      0.811 f
  U2085/Y (INVX2MTR)                                     0.051      0.862 r
  U603/Y (NAND2X2MTR)                                    0.051      0.913 f
  U4815/Y (NOR2X1MTR)                                    0.090      1.004 r
  U1602/Y (NAND2X4MTR)                                   0.057      1.061 f
  U413/Y (CLKNAND2X4MTR)                                 0.042      1.102 r
  U1471/Y (NAND2X4MTR)                                   0.048      1.150 f
  U1405/Y (NAND3X8MTR)                                   0.049      1.199 r
  U2164/Y (NAND2X2MTR)                                   0.081      1.280 f
  U3691/Y (NAND2X2MTR)                                   0.066      1.345 r
  U117/Y (NAND2X4MTR)                                    0.056      1.402 f
  U14429/Y (OAI21X2MTR)                                  0.070      1.472 r
  U0_BANK_TOP/vACC_3_reg_5__18_/D (DFFRHQX2MTR)          0.000      1.472 r
  data arrival time                                                 1.472

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_5__18_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.125      1.475
  data required time                                                1.475
  --------------------------------------------------------------------------
  data required time                                                1.475
  data arrival time                                                -1.472
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U1666/Y (INVX12MTR)                                    0.037      0.174 f
  U1661/Y (NAND3X12MTR)                                  0.045      0.220 r
  U8911/Y (BUFX10MTR)                                    0.080      0.299 r
  U10459/Y (NAND2BX4MTR)                                 0.067      0.366 r
  U10604/Y (AND2X4MTR)                                   0.087      0.453 r
  U8753/Y (NAND3X2MTR)                                   0.069      0.522 f
  U11750/Y (AOI21X4MTR)                                  0.103      0.625 r
  U1649/Y (BUFX6MTR)                                     0.083      0.708 r
  U819/Y (NAND2X5MTR)                                    0.046      0.754 f
  U11519/Y (AOI21X6MTR)                                  0.094      0.848 r
  U2330/Y (OAI21X6MTR)                                   0.066      0.914 f
  U1342/Y (NAND2X3MTR)                                   0.052      0.966 r
  U11116/Y (NAND2X6MTR)                                  0.056      1.021 f
  U10576/Y (AOI21X2MTR)                                  0.094      1.115 r
  U6399/Y (XNOR2X2MTR)                                   0.093      1.209 r
  U1525/Y (NOR2X4MTR)                                    0.052      1.261 f
  U4244/Y (NAND2BX4MTR)                                  0.091      1.352 f
  U9111/Y (OAI2BB2X4MTR)                                 0.084      1.436 r
  U18019/Y (OAI22X2MTR)                                  0.059      1.495 f
  U0_BANK_TOP/vACC_1_reg_7__6_/D (DFFRHQX4MTR)           0.000      1.495 f
  data arrival time                                                 1.495

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_7__6_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.101      1.499
  data required time                                                1.499
  --------------------------------------------------------------------------
  data required time                                                1.499
  data arrival time                                                -1.495
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1710/Y (NAND3X8MTR)                                   0.112      0.263 f
  U1684/Y (INVX4MTR)                                     0.076      0.339 r
  U1683/Y (INVX6MTR)                                     0.045      0.384 f
  U11359/Y (NOR2X3MTR)                                   0.049      0.433 r
  U4154/Y (AOI21X2MTR)                                   0.033      0.466 f
  U4102/Y (NAND3X2MTR)                                   0.049      0.516 r
  U5590/Y (AND2X2MTR)                                    0.118      0.634 r
  U5553/Y (NOR2X2MTR)                                    0.051      0.685 f
  U2086/Y (NAND2BX2MTR)                                  0.126      0.811 f
  U2085/Y (INVX2MTR)                                     0.051      0.862 r
  U603/Y (NAND2X2MTR)                                    0.051      0.913 f
  U4815/Y (NOR2X1MTR)                                    0.090      1.004 r
  U1602/Y (NAND2X4MTR)                                   0.057      1.061 f
  U413/Y (CLKNAND2X4MTR)                                 0.042      1.102 r
  U1471/Y (NAND2X4MTR)                                   0.048      1.150 f
  U1405/Y (NAND3X8MTR)                                   0.049      1.199 r
  U2164/Y (NAND2X2MTR)                                   0.081      1.280 f
  U3691/Y (NAND2X2MTR)                                   0.066      1.345 r
  U117/Y (NAND2X4MTR)                                    0.056      1.402 f
  U10875/Y (OAI21X2MTR)                                  0.070      1.472 r
  U0_BANK_TOP/vACC_1_reg_5__18_/D (DFFRHQX2MTR)          0.000      1.472 r
  data arrival time                                                 1.472

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_5__18_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.125      1.475
  data required time                                                1.475
  --------------------------------------------------------------------------
  data required time                                                1.475
  data arrival time                                                -1.472
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U12245/Y (NAND3X12MTR)                                 0.098      0.249 f
  U12144/Y (INVX20MTR)                                   0.054      0.302 r
  U1723/Y (INVX12MTR)                                    0.031      0.333 f
  U598/Y (INVX8MTR)                                      0.036      0.369 r
  U1291/Y (BUFX8MTR)                                     0.072      0.442 r
  U1888/Y (CLKNAND2X2MTR)                                0.051      0.493 f
  U2643/Y (NAND4X4MTR)                                   0.046      0.538 r
  U918/Y (AND2X4MTR)                                     0.106      0.645 r
  U8724/Y (NOR2X1MTR)                                    0.066      0.710 f
  U3948/Y (NOR2X2MTR)                                    0.108      0.818 r
  U2904/Y (NAND2X2MTR)                                   0.094      0.912 f
  U493/Y (NOR2X2MTR)                                     0.082      0.994 r
  U6441/Y (CLKNAND2X2MTR)                                0.058      1.052 f
  U7162/Y (NAND2X4MTR)                                   0.052      1.104 r
  U1846/Y (NAND2X6MTR)                                   0.065      1.169 f
  U269/Y (INVX4MTR)                                      0.076      1.245 r
  U205/Y (NAND2X2MTR)                                    0.071      1.316 f
  U7071/Y (NAND3X4MTR)                                   0.058      1.374 r
  U7880/Y (NAND2X2MTR)                                   0.043      1.416 f
  U11616/Y (OAI2BB1X2MTR)                                0.040      1.456 r
  U0_BANK_TOP/vACC_0_reg_6__4_/D (DFFRHQX1MTR)           0.000      1.456 r
  data arrival time                                                 1.456

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_6__4_/CK (DFFRHQX1MTR)          0.000      1.600 r
  library setup time                                    -0.140      1.460
  data required time                                                1.460
  --------------------------------------------------------------------------
  data required time                                                1.460
  data arrival time                                                -1.456
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U12245/Y (NAND3X12MTR)                                 0.098      0.249 f
  U8230/Y (INVX2MTR)                                     0.091      0.339 r
  U8779/Y (BUFX2MTR)                                     0.104      0.444 r
  U756/Y (NAND2X1MTR)                                    0.084      0.528 f
  U10424/Y (NAND3BX4MTR)                                 0.067      0.594 r
  U5025/Y (NAND2X6MTR)                                   0.046      0.641 f
  U15437/Y (NAND2X8MTR)                                  0.046      0.687 r
  U9565/Y (CLKNAND2X4MTR)                                0.039      0.726 f
  U9458/Y (INVX2MTR)                                     0.038      0.764 r
  U821/Y (INVX2MTR)                                      0.041      0.806 f
  U4835/Y (NAND3X4MTR)                                   0.045      0.851 r
  U4812/Y (NAND2X4MTR)                                   0.047      0.898 f
  U1571/Y (NAND2X4MTR)                                   0.044      0.942 r
  U9593/Y (NAND2X4MTR)                                   0.066      1.008 f
  U10525/Y (OAI2BB1X2MTR)                                0.104      1.112 f
  U5757/Y (XNOR2X1MTR)                                   0.074      1.185 f
  U5741/Y (NAND2BX4MTR)                                  0.106      1.292 f
  U1971/Y (NAND2X4MTR)                                   0.053      1.344 r
  U5268/Y (INVX1MTR)                                     0.039      1.383 f
  U7870/Y (OAI21BX2MTR)                                  0.065      1.448 r
  U0_BANK_TOP/vACC_2_reg_3__14_/D (DFFRHQX1MTR)          0.000      1.448 r
  data arrival time                                                 1.448

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_3__14_/CK (DFFRHQX1MTR)         0.000      1.600 r
  library setup time                                    -0.148      1.452
  data required time                                                1.452
  --------------------------------------------------------------------------
  data required time                                                1.452
  data arrival time                                                -1.448
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U1026/Y (INVX12MTR)                                    0.031      0.144 r
  U10636/Y (CLKNAND2X16MTR)                              0.044      0.188 f
  U11009/Y (CLKNAND2X16MTR)                              0.039      0.227 r
  U10709/Y (NAND2X12MTR)                                 0.042      0.269 f
  U2141/Y (INVX20MTR)                                    0.047      0.316 r
  U11017/Y (INVX18MTR)                                   0.043      0.359 f
  U10536/Y (INVX14MTR)                                   0.037      0.396 r
  U1102/Y (INVX16MTR)                                    0.034      0.430 f
  U926/Y (NOR2X8MTR)                                     0.045      0.475 r
  U1145/Y (INVX3MTR)                                     0.039      0.514 f
  U2474/Y (NOR2X3MTR)                                    0.067      0.581 r
  U422/Y (XNOR2X1MTR)                                    0.093      0.674 r
  U10552/Y (XNOR2X2MTR)                                  0.074      0.748 f
  U11747/Y (NAND2BX4MTR)                                 0.105      0.853 f
  U11718/Y (AOI21X4MTR)                                  0.082      0.935 r
  U11607/Y (OAI21X2MTR)                                  0.082      1.017 f
  U3757/Y (AOI21X4MTR)                                   0.108      1.124 r
  U5320/Y (OAI21X6MTR)                                   0.071      1.195 f
  U1082/Y (OAI2B1X1MTR)                                  0.146      1.341 f
  U15379/Y (XNOR2X2MTR)                                  0.083      1.424 f
  U6648/Y (NOR2X1MTR)                                    0.054      1.478 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_6_/D (DFFRHQX4MTR)
                                                         0.000      1.478 r
  data arrival time                                                 1.478

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_6_/CK (DFFRHQX4MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.119      1.481
  data required time                                                1.481
  --------------------------------------------------------------------------
  data required time                                                1.481
  data arrival time                                                -1.478
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U1666/Y (INVX12MTR)                                    0.037      0.174 f
  U1661/Y (NAND3X12MTR)                                  0.045      0.220 r
  U8911/Y (BUFX10MTR)                                    0.080      0.299 r
  U10459/Y (NAND2BX4MTR)                                 0.067      0.366 r
  U10604/Y (AND2X4MTR)                                   0.087      0.453 r
  U8753/Y (NAND3X2MTR)                                   0.069      0.522 f
  U11750/Y (AOI21X4MTR)                                  0.103      0.625 r
  U1649/Y (BUFX6MTR)                                     0.083      0.708 r
  U819/Y (NAND2X5MTR)                                    0.046      0.754 f
  U11519/Y (AOI21X6MTR)                                  0.094      0.848 r
  U2330/Y (OAI21X6MTR)                                   0.066      0.914 f
  U1342/Y (NAND2X3MTR)                                   0.052      0.966 r
  U11116/Y (NAND2X6MTR)                                  0.056      1.021 f
  U11570/Y (OAI2BB1X2MTR)                                0.098      1.119 f
  U1483/Y (XNOR2X2MTR)                                   0.071      1.190 f
  U1510/Y (NAND2X2MTR)                                   0.041      1.231 r
  U6323/Y (NAND2X2MTR)                                   0.052      1.283 f
  U170/Y (NOR2X4MTR)                                     0.079      1.361 r
  U880/Y (NAND2X4MTR)                                    0.050      1.412 f
  U9025/Y (INVX4MTR)                                     0.043      1.454 r
  U10930/Y (OAI22X2MTR)                                  0.043      1.497 f
  U0_BANK_TOP/vACC_0_reg_7__7_/D (DFFRHQX4MTR)           0.000      1.497 f
  data arrival time                                                 1.497

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_7__7_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.100      1.500
  data required time                                                1.500
  --------------------------------------------------------------------------
  data required time                                                1.500
  data arrival time                                                -1.497
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_3_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_3_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_3_/Q (DFFRHQX1MTR)
                                                         0.166      0.166 r
  U6947/Y (AND2X4MTR)                                    0.125      0.291 r
  U6259/Y (INVX3MTR)                                     0.045      0.337 f
  U3146/Y (NOR2X1MTR)                                    0.060      0.397 r
  U7722/Y (AOI2BB1X1MTR)                                 0.047      0.443 f
  U5141/Y (AND3X2MTR)                                    0.097      0.541 f
  U6828/Y (NAND2X2MTR)                                   0.053      0.593 r
  U3055/Y (INVX2MTR)                                     0.050      0.643 f
  U3969/Y (NOR2X3MTR)                                    0.081      0.725 r
  U8229/Y (OAI21X2MTR)                                   0.095      0.820 f
  U7613/Y (AOI21X4MTR)                                   0.120      0.939 r
  U6468/Y (NAND2X6MTR)                                   0.081      1.020 f
  U1409/Y (AOI21X4MTR)                                   0.078      1.098 r
  U6433/Y (XNOR2X1MTR)                                   0.077      1.176 r
  U5776/Y (OAI22X2MTR)                                   0.078      1.254 f
  U1516/Y (NOR2X4MTR)                                    0.093      1.347 r
  U154/Y (NAND2X3MTR)                                    0.055      1.402 f
  U113/Y (CLKNAND2X4MTR)                                 0.048      1.450 r
  U9008/Y (OAI22X2MTR)                                   0.046      1.495 f
  U0_BANK_TOP/vACC_1_reg_6__1_/D (DFFRHQX4MTR)           0.000      1.495 f
  data arrival time                                                 1.495

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_6__1_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.101      1.499
  data required time                                                1.499
  --------------------------------------------------------------------------
  data required time                                                1.499
  data arrival time                                                -1.495
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_3_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_3_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_3_/Q (DFFRHQX1MTR)
                                                         0.166      0.166 r
  U6947/Y (AND2X4MTR)                                    0.125      0.291 r
  U6259/Y (INVX3MTR)                                     0.045      0.337 f
  U3146/Y (NOR2X1MTR)                                    0.060      0.397 r
  U7722/Y (AOI2BB1X1MTR)                                 0.047      0.443 f
  U5141/Y (AND3X2MTR)                                    0.097      0.541 f
  U6828/Y (NAND2X2MTR)                                   0.053      0.593 r
  U3055/Y (INVX2MTR)                                     0.050      0.643 f
  U3969/Y (NOR2X3MTR)                                    0.081      0.725 r
  U8229/Y (OAI21X2MTR)                                   0.095      0.820 f
  U7613/Y (AOI21X4MTR)                                   0.120      0.939 r
  U6468/Y (NAND2X6MTR)                                   0.081      1.020 f
  U1410/Y (AOI21X2MTR)                                   0.096      1.116 r
  U6408/Y (XNOR2X1MTR)                                   0.084      1.200 r
  U1431/Y (NAND2X2MTR)                                   0.071      1.271 f
  U6340/Y (NAND4X2MTR)                                   0.073      1.344 r
  U7675/Y (NAND2X4MTR)                                   0.058      1.402 f
  U9039/Y (OAI2BB2X2MTR)                                 0.068      1.470 r
  U0_BANK_TOP/vACC_2_reg_6__7_/D (DFFRHQX2MTR)           0.000      1.470 r
  data arrival time                                                 1.470

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_6__7_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.126      1.474
  data required time                                                1.474
  --------------------------------------------------------------------------
  data required time                                                1.474
  data arrival time                                                -1.470
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.116      0.116 f
  U9271/Y (NOR2X2MTR)                                    0.050      0.166 r
  U9316/Y (AND2X2MTR)                                    0.112      0.277 r
  U8906/Y (INVX2MTR)                                     0.040      0.317 f
  U5212/Y (INVX4MTR)                                     0.048      0.365 r
  U6909/Y (NOR3X2MTR)                                    0.039      0.404 f
  U2256/Y (NOR2X1MTR)                                    0.055      0.459 r
  U6745/Y (OAI21X2MTR)                                   0.053      0.512 f
  U9323/Y (AOI21X2MTR)                                   0.079      0.591 r
  U9083/Y (CLKNAND2X4MTR)                                0.066      0.657 f
  U1478/Y (NOR2X1MTR)                                    0.112      0.769 r
  U661/Y (NOR2X4MTR)                                     0.049      0.818 f
  U569/Y (AND2X4MTR)                                     0.088      0.906 f
  U3789/Y (NAND2X3MTR)                                   0.043      0.949 r
  U3766/Y (NAND2X6MTR)                                   0.057      1.006 f
  U6425/Y (AOI21X2MTR)                                   0.090      1.096 r
  U1502/Y (XNOR2X2MTR)                                   0.084      1.180 r
  U7110/Y (OAI2B1X2MTR)                                  0.077      1.257 f
  U7094/Y (AOI21X4MTR)                                   0.077      1.335 r
  U7912/Y (CLKNAND2X2MTR)                                0.065      1.399 f
  U7006/Y (NAND2X4MTR)                                   0.052      1.451 r
  U10941/Y (OAI22X2MTR)                                  0.046      1.496 f
  U0_BANK_TOP/vACC_3_reg_2__2_/D (DFFRHQX4MTR)           0.000      1.496 f
  data arrival time                                                 1.496

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_2__2_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.100      1.500
  data required time                                                1.500
  --------------------------------------------------------------------------
  data required time                                                1.500
  data arrival time                                                -1.496
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.131      0.131 r
  U6277/Y (INVX4MTR)                                     0.044      0.175 f
  U4208/Y (INVX4MTR)                                     0.047      0.222 r
  U3634/Y (NOR2X4MTR)                                    0.042      0.265 f
  U916/Y (INVX1MTR)                                      0.034      0.299 r
  U9699/Y (INVX1MTR)                                     0.064      0.362 f
  U5647/Y (AOI22X2MTR)                                   0.113      0.476 r
  U13032/Y (NAND3X2MTR)                                  0.115      0.591 f
  U2518/Y (INVX2MTR)                                     0.056      0.646 r
  U1456/Y (NAND2X2MTR)                                   0.068      0.715 f
  U1455/Y (AOI2B1X4MTR)                                  0.118      0.832 f
  U15307/Y (OAI21X4MTR)                                  0.108      0.940 r
  U9272/Y (NAND2BX2MTR)                                  0.064      1.004 f
  U13267/Y (CLKNAND2X2MTR)                               0.037      1.041 r
  U2171/Y (OAI21BX2MTR)                                  0.071      1.112 r
  U6385/Y (XNOR2X2MTR)                                   0.085      1.198 r
  U6365/Y (NOR2X2MTR)                                    0.058      1.255 f
  U7924/Y (NOR2X3MTR)                                    0.091      1.347 r
  U18152/Y (OAI222X2MTR)                                 0.120      1.467 f
  U0_BANK_TOP/vACC_3_reg_1__14_/D (DFFRHQX2MTR)          0.000      1.467 f
  data arrival time                                                 1.467

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_1__14_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.130      1.470
  data required time                                                1.470
  --------------------------------------------------------------------------
  data required time                                                1.470
  data arrival time                                                -1.467
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.131      0.131 r
  U6277/Y (INVX4MTR)                                     0.044      0.175 f
  U4208/Y (INVX4MTR)                                     0.047      0.222 r
  U3634/Y (NOR2X4MTR)                                    0.042      0.265 f
  U916/Y (INVX1MTR)                                      0.034      0.299 r
  U9699/Y (INVX1MTR)                                     0.064      0.362 f
  U5647/Y (AOI22X2MTR)                                   0.113      0.476 r
  U13032/Y (NAND3X2MTR)                                  0.115      0.591 f
  U2518/Y (INVX2MTR)                                     0.056      0.646 r
  U1456/Y (NAND2X2MTR)                                   0.068      0.715 f
  U1455/Y (AOI2B1X4MTR)                                  0.118      0.832 f
  U15307/Y (OAI21X4MTR)                                  0.108      0.940 r
  U9272/Y (NAND2BX2MTR)                                  0.064      1.004 f
  U13267/Y (CLKNAND2X2MTR)                               0.037      1.041 r
  U2171/Y (OAI21BX2MTR)                                  0.071      1.112 r
  U6385/Y (XNOR2X2MTR)                                   0.085      1.198 r
  U6365/Y (NOR2X2MTR)                                    0.058      1.255 f
  U7924/Y (NOR2X3MTR)                                    0.091      1.347 r
  U18153/Y (OAI222X2MTR)                                 0.120      1.467 f
  U0_BANK_TOP/vACC_2_reg_1__14_/D (DFFRHQX2MTR)          0.000      1.467 f
  data arrival time                                                 1.467

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_1__14_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.130      1.470
  data required time                                                1.470
  --------------------------------------------------------------------------
  data required time                                                1.470
  data arrival time                                                -1.467
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_3_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_3_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_3_/Q (DFFRHQX1MTR)
                                                         0.166      0.166 r
  U6947/Y (AND2X4MTR)                                    0.125      0.291 r
  U6259/Y (INVX3MTR)                                     0.045      0.337 f
  U3146/Y (NOR2X1MTR)                                    0.060      0.397 r
  U7722/Y (AOI2BB1X1MTR)                                 0.047      0.443 f
  U5141/Y (AND3X2MTR)                                    0.097      0.541 f
  U6828/Y (NAND2X2MTR)                                   0.053      0.593 r
  U3055/Y (INVX2MTR)                                     0.050      0.643 f
  U3969/Y (NOR2X3MTR)                                    0.081      0.725 r
  U8229/Y (OAI21X2MTR)                                   0.095      0.820 f
  U7613/Y (AOI21X4MTR)                                   0.120      0.939 r
  U6468/Y (NAND2X6MTR)                                   0.081      1.020 f
  U1409/Y (AOI21X4MTR)                                   0.078      1.098 r
  U6433/Y (XNOR2X1MTR)                                   0.077      1.176 r
  U5776/Y (OAI22X2MTR)                                   0.078      1.254 f
  U1516/Y (NOR2X4MTR)                                    0.093      1.347 r
  U154/Y (NAND2X3MTR)                                    0.055      1.402 f
  U113/Y (CLKNAND2X4MTR)                                 0.048      1.450 r
  U9002/Y (OAI22X2MTR)                                   0.046      1.495 f
  U0_BANK_TOP/vACC_0_reg_6__1_/D (DFFRHQX4MTR)           0.000      1.495 f
  data arrival time                                                 1.495

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_6__1_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.101      1.499
  data required time                                                1.499
  --------------------------------------------------------------------------
  data required time                                                1.499
  data arrival time                                                -1.495
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1661/Y (NAND3X12MTR)                                  0.096      0.247 f
  U1726/Y (INVX12MTR)                                    0.059      0.306 r
  U9753/Y (INVX6MTR)                                     0.035      0.341 f
  U9744/Y (INVX2MTR)                                     0.076      0.417 r
  U7657/Y (CLKNAND2X2MTR)                                0.057      0.475 f
  U6779/Y (NAND3X2MTR)                                   0.060      0.534 r
  U714/Y (AND2X4MTR)                                     0.112      0.647 r
  U2996/Y (NOR2X2MTR)                                    0.059      0.706 f
  U4452/Y (NOR2X2MTR)                                    0.085      0.791 r
  U3364/Y (INVX2MTR)                                     0.049      0.840 f
  U10827/Y (NAND2BX2MTR)                                 0.101      0.940 f
  U3774/Y (NOR2X1MTR)                                    0.063      1.003 r
  U1382/Y (OAI2BB1X2MTR)                                 0.126      1.129 r
  U15349/Y (NAND3X8MTR)                                  0.093      1.222 f
  U2196/Y (INVX2MTR)                                     0.065      1.287 r
  U14212/Y (NOR2X2MTR)                                   0.048      1.335 f
  U14726/Y (OAI31X1MTR)                                  0.107      1.442 r
  U0_BANK_TOP/vACC_0_reg_2__19_/D (DFFRHQX1MTR)          0.000      1.442 r
  data arrival time                                                 1.442

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_2__19_/CK (DFFRHQX1MTR)         0.000      1.600 r
  library setup time                                    -0.155      1.445
  data required time                                                1.445
  --------------------------------------------------------------------------
  data required time                                                1.445
  data arrival time                                                -1.442
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U1666/Y (INVX12MTR)                                    0.037      0.174 f
  U1661/Y (NAND3X12MTR)                                  0.045      0.220 r
  U11998/Y (INVX10MTR)                                   0.038      0.258 f
  U1620/Y (INVX12MTR)                                    0.036      0.294 r
  U1352/Y (INVX6MTR)                                     0.032      0.326 f
  U10863/Y (AOI22X1MTR)                                  0.080      0.405 r
  U1185/Y (NAND3X2MTR)                                   0.082      0.487 f
  U5586/Y (CLKNAND2X2MTR)                                0.051      0.539 r
  U5546/Y (NAND2X2MTR)                                   0.072      0.611 f
  U6043/Y (INVX2MTR)                                     0.057      0.667 r
  U6007/Y (NAND2X4MTR)                                   0.050      0.717 f
  U5442/Y (CLKNAND2X2MTR)                                0.042      0.759 r
  U778/Y (NAND2X2MTR)                                    0.047      0.807 f
  U5374/Y (NAND2X2MTR)                                   0.049      0.856 r
  U14104/Y (NAND2X4MTR)                                  0.049      0.905 f
  U13732/Y (NAND2X4MTR)                                  0.046      0.951 r
  U9168/Y (NAND2X2MTR)                                   0.063      1.014 f
  U7151/Y (NAND2X2MTR)                                   0.056      1.070 r
  U6374/Y (NAND3X4MTR)                                   0.086      1.156 f
  U10572/Y (NAND3X12MTR)                                 0.066      1.222 r
  U7941/Y (NAND2X4MTR)                                   0.048      1.269 f
  U5731/Y (NAND2X2MTR)                                   0.060      1.329 r
  U14630/Y (CLKNAND2X2MTR)                               0.050      1.379 f
  U14628/Y (OAI21X2MTR)                                  0.071      1.450 r
  U0_BANK_TOP/vACC_2_reg_3__18_/D (DFFRHQX1MTR)          0.000      1.450 r
  data arrival time                                                 1.450

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_3__18_/CK (DFFRHQX1MTR)         0.000      1.600 r
  library setup time                                    -0.147      1.453
  data required time                                                1.453
  --------------------------------------------------------------------------
  data required time                                                1.453
  data arrival time                                                -1.450
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U1026/Y (INVX12MTR)                                    0.031      0.144 r
  U10636/Y (CLKNAND2X16MTR)                              0.044      0.188 f
  U15348/Y (CLKNAND2X16MTR)                              0.054      0.242 r
  U15347/Y (INVX12MTR)                                   0.041      0.282 f
  U1162/Y (INVX6MTR)                                     0.051      0.334 r
  U16661/Y (NAND2X2MTR)                                  0.070      0.403 f
  U10051/Y (NOR2X4MTR)                                   0.074      0.477 r
  U2598/Y (OAI21X2MTR)                                   0.079      0.556 f
  U11258/Y (AOI21X4MTR)                                  0.107      0.663 r
  U16907/Y (XOR2X2MTR)                                   0.134      0.797 r
  U17385/Y (NAND2X2MTR)                                  0.064      0.861 f
  U17387/Y (AOI21X2MTR)                                  0.102      0.963 r
  U10655/Y (OAI2BB1X4MTR)                                0.114      1.077 r
  U3281/Y (NAND2X3MTR)                                   0.045      1.122 f
  U7269/Y (CLKNAND2X2MTR)                                0.049      1.170 r
  U8041/Y (XNOR2X2MTR)                                   0.096      1.267 r
  U10653/Y (OAI2B11X4MTR)                                0.109      1.375 f
  U11255/Y (NOR2X4MTR)                                   0.071      1.447 r
  U16173/Y (NOR3X4MTR)                                   0.034      1.480 f
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/D (DFFRHQX2MTR)
                                                         0.000      1.480 f
  data arrival time                                                 1.480

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/CK (DFFRHQX2MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.116      1.484
  data required time                                                1.484
  --------------------------------------------------------------------------
  data required time                                                1.484
  data arrival time                                                -1.480
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_6_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/Q (DFFRHQX4MTR)
                                                         0.126      0.126 r
  U16355/Y (INVX1MTR)                                    0.033      0.159 f
  U13074/Y (OR2X1MTR)                                    0.121      0.281 f
  U1879/Y (INVX2MTR)                                     0.084      0.365 r
  U9713/Y (AOI22X1MTR)                                   0.071      0.436 f
  U1004/Y (AND4X2MTR)                                    0.170      0.606 f
  U4485/Y (NOR2X3MTR)                                    0.082      0.687 r
  U1605/Y (AOI21BX8MTR)                                  0.157      0.844 f
  U561/Y (OAI21X4MTR)                                    0.092      0.936 r
  U8131/Y (NAND2X2MTR)                                   0.066      1.002 f
  U471/Y (INVX2MTR)                                      0.042      1.044 r
  U7194/Y (AOI2B1X2MTR)                                  0.044      1.088 f
  U1423/Y (NOR2BX2MTR)                                   0.091      1.179 f
  U10594/Y (NAND3X2MTR)                                  0.038      1.217 r
  U15331/Y (NAND2X2MTR)                                  0.052      1.269 f
  U15316/Y (NOR2X4MTR)                                   0.081      1.351 r
  U1278/Y (NAND2X4MTR)                                   0.050      1.400 f
  U1561/Y (NAND2X4MTR)                                   0.046      1.447 r
  U7840/Y (OAI22X2MTR)                                   0.048      1.495 f
  U0_BANK_TOP/vACC_1_reg_0__7_/D (DFFRHQX4MTR)           0.000      1.495 f
  data arrival time                                                 1.495

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_0__7_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.102      1.498
  data required time                                                1.498
  --------------------------------------------------------------------------
  data required time                                                1.498
  data arrival time                                                -1.495
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_3_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_3_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_3_/Q (DFFRHQX1MTR)
                                                         0.166      0.166 r
  U6947/Y (AND2X4MTR)                                    0.125      0.291 r
  U6259/Y (INVX3MTR)                                     0.045      0.337 f
  U3146/Y (NOR2X1MTR)                                    0.060      0.397 r
  U7722/Y (AOI2BB1X1MTR)                                 0.047      0.443 f
  U5141/Y (AND3X2MTR)                                    0.097      0.541 f
  U6828/Y (NAND2X2MTR)                                   0.053      0.593 r
  U3055/Y (INVX2MTR)                                     0.050      0.643 f
  U3969/Y (NOR2X3MTR)                                    0.081      0.725 r
  U8229/Y (OAI21X2MTR)                                   0.095      0.820 f
  U7613/Y (AOI21X4MTR)                                   0.120      0.939 r
  U6468/Y (NAND2X6MTR)                                   0.081      1.020 f
  U1410/Y (AOI21X2MTR)                                   0.096      1.116 r
  U6408/Y (XNOR2X1MTR)                                   0.084      1.200 r
  U1431/Y (NAND2X2MTR)                                   0.071      1.271 f
  U152/Y (NAND2X2MTR)                                    0.056      1.327 r
  U7066/Y (NOR2X4MTR)                                    0.038      1.365 f
  U7050/Y (OAI22X1MTR)                                   0.047      1.412 r
  U0_BANK_TOP/vACC_0_reg_6__15_/D (DFFRQX4MTR)           0.000      1.412 r
  data arrival time                                                 1.412

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_6__15_/CK (DFFRQX4MTR)          0.000      1.600 r
  library setup time                                    -0.184      1.416
  data required time                                                1.416
  --------------------------------------------------------------------------
  data required time                                                1.416
  data arrival time                                                -1.412
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1710/Y (NAND3X8MTR)                                   0.112      0.263 f
  U1684/Y (INVX4MTR)                                     0.076      0.339 r
  U1683/Y (INVX6MTR)                                     0.045      0.384 f
  U11359/Y (NOR2X3MTR)                                   0.049      0.433 r
  U4154/Y (AOI21X2MTR)                                   0.033      0.466 f
  U4102/Y (NAND3X2MTR)                                   0.049      0.516 r
  U5590/Y (AND2X2MTR)                                    0.118      0.634 r
  U5553/Y (NOR2X2MTR)                                    0.051      0.685 f
  U2086/Y (NAND2BX2MTR)                                  0.126      0.811 f
  U2085/Y (INVX2MTR)                                     0.051      0.862 r
  U603/Y (NAND2X2MTR)                                    0.051      0.913 f
  U4815/Y (NOR2X1MTR)                                    0.090      1.004 r
  U1602/Y (NAND2X4MTR)                                   0.057      1.061 f
  U413/Y (CLKNAND2X4MTR)                                 0.042      1.102 r
  U1471/Y (NAND2X4MTR)                                   0.048      1.150 f
  U1405/Y (NAND3X8MTR)                                   0.049      1.199 r
  U2164/Y (NAND2X2MTR)                                   0.081      1.280 f
  U3691/Y (NAND2X2MTR)                                   0.066      1.345 r
  U117/Y (NAND2X4MTR)                                    0.056      1.402 f
  U14876/Y (OAI21X2MTR)                                  0.070      1.472 r
  U0_BANK_TOP/vACC_0_reg_5__18_/D (DFFRHQX2MTR)          0.000      1.472 r
  data arrival time                                                 1.472

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_5__18_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.125      1.475
  data required time                                                1.475
  --------------------------------------------------------------------------
  data required time                                                1.475
  data arrival time                                                -1.472
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_6_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/Q (DFFRHQX4MTR)
                                                         0.126      0.126 r
  U16355/Y (INVX1MTR)                                    0.033      0.159 f
  U13074/Y (OR2X1MTR)                                    0.121      0.281 f
  U1879/Y (INVX2MTR)                                     0.084      0.365 r
  U9713/Y (AOI22X1MTR)                                   0.071      0.436 f
  U1004/Y (AND4X2MTR)                                    0.170      0.606 f
  U4485/Y (NOR2X3MTR)                                    0.082      0.687 r
  U1605/Y (AOI21BX8MTR)                                  0.157      0.844 f
  U561/Y (OAI21X4MTR)                                    0.092      0.936 r
  U8131/Y (NAND2X2MTR)                                   0.066      1.002 f
  U471/Y (INVX2MTR)                                      0.042      1.044 r
  U7194/Y (AOI2B1X2MTR)                                  0.044      1.088 f
  U1423/Y (NOR2BX2MTR)                                   0.091      1.179 f
  U10594/Y (NAND3X2MTR)                                  0.038      1.217 r
  U15331/Y (NAND2X2MTR)                                  0.052      1.269 f
  U15316/Y (NOR2X4MTR)                                   0.081      1.351 r
  U1278/Y (NAND2X4MTR)                                   0.050      1.400 f
  U1561/Y (NAND2X4MTR)                                   0.046      1.447 r
  U7839/Y (OAI22X2MTR)                                   0.048      1.495 f
  U0_BANK_TOP/vACC_2_reg_0__7_/D (DFFRHQX4MTR)           0.000      1.495 f
  data arrival time                                                 1.495

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_0__7_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.102      1.498
  data required time                                                1.498
  --------------------------------------------------------------------------
  data required time                                                1.498
  data arrival time                                                -1.495
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_77_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U1156/Y (CLKNAND2X8MTR)                                0.061      0.355 f
  U7634/Y (BUFX6MTR)                                     0.091      0.446 f
  U13436/Y (BUFX4MTR)                                    0.087      0.534 f
  U11809/Y (AOI22X2MTR)                                  0.087      0.621 r
  U16538/Y (OAI211X4MTR)                                 0.113      0.734 f
  U9804/Y (INVX4MTR)                                     0.083      0.816 r
  U557/Y (NAND2X4MTR)                                    0.064      0.881 f
  U8237/Y (INVX4MTR)                                     0.037      0.918 r
  U15526/Y (CLKNAND2X4MTR)                               0.049      0.968 f
  U10951/Y (OAI211X2MTR)                                 0.111      1.078 r
  U10952/Y (AOI31X4MTR)                                  0.110      1.189 f
  U12283/Y (NAND2BX4MTR)                                 0.060      1.248 r
  U4769/Y (AOI2BB1X2MTR)                                 0.041      1.290 f
  U3742/Y (AOI21X2MTR)                                   0.069      1.358 r
  U1391/Y (AOI21X2MTR)                                   0.052      1.410 f
  U16059/Y (NOR2X1MTR)                                   0.066      1.476 r
  PIM_result_reg_77_/D (DFFRHQX4MTR)                     0.000      1.476 r
  data arrival time                                                 1.476

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_77_/CK (DFFRHQX4MTR)                    0.000      1.600 r
  library setup time                                    -0.120      1.480
  data required time                                                1.480
  --------------------------------------------------------------------------
  data required time                                                1.480
  data arrival time                                                -1.476
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_205_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U1156/Y (CLKNAND2X8MTR)                                0.061      0.355 f
  U7634/Y (BUFX6MTR)                                     0.091      0.446 f
  U13436/Y (BUFX4MTR)                                    0.087      0.534 f
  U11809/Y (AOI22X2MTR)                                  0.087      0.621 r
  U16538/Y (OAI211X4MTR)                                 0.113      0.734 f
  U9804/Y (INVX4MTR)                                     0.083      0.816 r
  U557/Y (NAND2X4MTR)                                    0.064      0.881 f
  U8237/Y (INVX4MTR)                                     0.037      0.918 r
  U15526/Y (CLKNAND2X4MTR)                               0.049      0.968 f
  U10951/Y (OAI211X2MTR)                                 0.111      1.078 r
  U10952/Y (AOI31X4MTR)                                  0.110      1.189 f
  U12283/Y (NAND2BX4MTR)                                 0.060      1.248 r
  U4769/Y (AOI2BB1X2MTR)                                 0.041      1.290 f
  U3742/Y (AOI21X2MTR)                                   0.069      1.358 r
  U1391/Y (AOI21X2MTR)                                   0.052      1.410 f
  U16060/Y (NOR2X1MTR)                                   0.066      1.476 r
  PIM_result_reg_205_/D (DFFRHQX4MTR)                    0.000      1.476 r
  data arrival time                                                 1.476

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_205_/CK (DFFRHQX4MTR)                   0.000      1.600 r
  library setup time                                    -0.120      1.480
  data required time                                                1.480
  --------------------------------------------------------------------------
  data required time                                                1.480
  data arrival time                                                -1.476
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_333_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U1156/Y (CLKNAND2X8MTR)                                0.061      0.355 f
  U7634/Y (BUFX6MTR)                                     0.091      0.446 f
  U13436/Y (BUFX4MTR)                                    0.087      0.534 f
  U11809/Y (AOI22X2MTR)                                  0.087      0.621 r
  U16538/Y (OAI211X4MTR)                                 0.113      0.734 f
  U9804/Y (INVX4MTR)                                     0.083      0.816 r
  U557/Y (NAND2X4MTR)                                    0.064      0.881 f
  U8237/Y (INVX4MTR)                                     0.037      0.918 r
  U15526/Y (CLKNAND2X4MTR)                               0.049      0.968 f
  U10951/Y (OAI211X2MTR)                                 0.111      1.078 r
  U10952/Y (AOI31X4MTR)                                  0.110      1.189 f
  U12283/Y (NAND2BX4MTR)                                 0.060      1.248 r
  U4769/Y (AOI2BB1X2MTR)                                 0.041      1.290 f
  U3742/Y (AOI21X2MTR)                                   0.069      1.358 r
  U1391/Y (AOI21X2MTR)                                   0.052      1.410 f
  U16058/Y (NOR2X1MTR)                                   0.066      1.476 r
  PIM_result_reg_333_/D (DFFRHQX4MTR)                    0.000      1.476 r
  data arrival time                                                 1.476

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_333_/CK (DFFRHQX4MTR)                   0.000      1.600 r
  library setup time                                    -0.120      1.480
  data required time                                                1.480
  --------------------------------------------------------------------------
  data required time                                                1.480
  data arrival time                                                -1.476
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_461_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U1156/Y (CLKNAND2X8MTR)                                0.061      0.355 f
  U7634/Y (BUFX6MTR)                                     0.091      0.446 f
  U13436/Y (BUFX4MTR)                                    0.087      0.534 f
  U11809/Y (AOI22X2MTR)                                  0.087      0.621 r
  U16538/Y (OAI211X4MTR)                                 0.113      0.734 f
  U9804/Y (INVX4MTR)                                     0.083      0.816 r
  U557/Y (NAND2X4MTR)                                    0.064      0.881 f
  U8237/Y (INVX4MTR)                                     0.037      0.918 r
  U15526/Y (CLKNAND2X4MTR)                               0.049      0.968 f
  U10951/Y (OAI211X2MTR)                                 0.111      1.078 r
  U10952/Y (AOI31X4MTR)                                  0.110      1.189 f
  U12283/Y (NAND2BX4MTR)                                 0.060      1.248 r
  U4769/Y (AOI2BB1X2MTR)                                 0.041      1.290 f
  U3742/Y (AOI21X2MTR)                                   0.069      1.358 r
  U1391/Y (AOI21X2MTR)                                   0.052      1.410 f
  U3211/Y (NOR2X1MTR)                                    0.066      1.476 r
  PIM_result_reg_461_/D (DFFRHQX4MTR)                    0.000      1.476 r
  data arrival time                                                 1.476

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_461_/CK (DFFRHQX4MTR)                   0.000      1.600 r
  library setup time                                    -0.120      1.480
  data required time                                                1.480
  --------------------------------------------------------------------------
  data required time                                                1.480
  data arrival time                                                -1.476
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U12245/Y (NAND3X12MTR)                                 0.098      0.249 f
  U8867/Y (INVX3MTR)                                     0.075      0.323 r
  U9959/Y (INVX3MTR)                                     0.056      0.379 f
  U9946/Y (INVX4MTR)                                     0.042      0.421 r
  U8827/Y (NAND2X1MTR)                                   0.058      0.479 f
  U5626/Y (OAI2B11X2MTR)                                 0.049      0.527 r
  U5087/Y (NOR2X2MTR)                                    0.049      0.576 f
  U5548/Y (OAI22X4MTR)                                   0.095      0.671 r
  U2120/Y (NAND2X2MTR)                                   0.079      0.751 f
  U11653/Y (AND2X4MTR)                                   0.093      0.844 f
  U4342/Y (NAND2X2MTR)                                   0.038      0.882 r
  U397/Y (NAND2X4MTR)                                    0.047      0.928 f
  U14204/Y (INVX3MTR)                                    0.043      0.971 r
  U4772/Y (NAND2X6MTR)                                   0.059      1.030 f
  U4745/Y (NAND2X3MTR)                                   0.039      1.068 r
  U6370/Y (NAND2X2MTR)                                   0.042      1.111 f
  U3226/Y (XNOR2X2MTR)                                   0.066      1.177 f
  U2776/Y (CLKOR2X2MTR)                                  0.113      1.290 f
  U7056/Y (NAND3X4MTR)                                   0.054      1.344 r
  U3205/Y (INVX2MTR)                                     0.039      1.383 f
  U7879/Y (OAI21BX2MTR)                                  0.065      1.448 r
  U0_BANK_TOP/vACC_1_reg_0__12_/D (DFFRHQX1MTR)          0.000      1.448 r
  data arrival time                                                 1.448

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_0__12_/CK (DFFRHQX1MTR)         0.000      1.600 r
  library setup time                                    -0.148      1.452
  data required time                                                1.452
  --------------------------------------------------------------------------
  data required time                                                1.452
  data arrival time                                                -1.448
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U1666/Y (INVX12MTR)                                    0.037      0.174 f
  U12245/Y (NAND3X12MTR)                                 0.051      0.225 r
  U12144/Y (INVX20MTR)                                   0.037      0.262 f
  U1723/Y (INVX12MTR)                                    0.034      0.296 r
  U14133/Y (INVX8MTR)                                    0.025      0.320 f
  U1673/Y (BUFX4MTR)                                     0.067      0.387 f
  U11419/Y (NAND2X2MTR)                                  0.032      0.419 r
  U10072/Y (OAI2B1X2MTR)                                 0.043      0.462 f
  U1179/Y (OAI21X2MTR)                                   0.084      0.546 r
  U10918/Y (NAND3X4MTR)                                  0.073      0.619 f
  U9815/Y (INVX4MTR)                                     0.049      0.667 r
  U10916/Y (NAND2X2MTR)                                  0.058      0.725 f
  U4392/Y (INVX2MTR)                                     0.042      0.767 r
  U11415/Y (AOI2BB1X4MTR)                                0.084      0.851 r
  U5350/Y (NAND2X4MTR)                                   0.055      0.906 f
  U531/Y (NAND2X4MTR)                                    0.049      0.955 r
  U5816/Y (NAND2X6MTR)                                   0.063      1.017 f
  U11066/Y (AOI21X4MTR)                                  0.079      1.097 r
  U11065/Y (XNOR2X2MTR)                                  0.075      1.171 r
  U10778/Y (OAI22X2MTR)                                  0.087      1.258 f
  U1489/Y (NOR2X4MTR)                                    0.083      1.341 r
  U7867/Y (NAND2X3MTR)                                   0.054      1.395 f
  U11222/Y (OAI2BB1X4MTR)                                0.052      1.447 r
  U19197/Y (OAI22X2MTR)                                  0.047      1.494 f
  U0_BANK_TOP/vACC_2_reg_5__3_/D (DFFRHQX4MTR)           0.000      1.494 f
  data arrival time                                                 1.494

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_5__3_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.102      1.498
  data required time                                                1.498
  --------------------------------------------------------------------------
  data required time                                                1.498
  data arrival time                                                -1.494
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 r
  U1363/Y (INVX4MTR)                                     0.042      0.171 f
  U7801/Y (INVX3MTR)                                     0.039      0.210 r
  U1333/Y (NAND2BX4MTR)                                  0.079      0.289 r
  U11450/Y (NAND2BX1MTR)                                 0.069      0.358 r
  U16439/Y (CLKNAND2X2MTR)                               0.042      0.400 f
  U10433/Y (NOR2X2MTR)                                   0.065      0.465 r
  U16440/Y (NAND4X4MTR)                                  0.095      0.561 f
  U3049/Y (INVX1MTR)                                     0.056      0.617 r
  U7904/Y (CLKNAND2X2MTR)                                0.057      0.674 f
  U4965/Y (NOR2X4MTR)                                    0.080      0.754 r
  U642/Y (OAI21X6MTR)                                    0.064      0.818 f
  U11184/Y (AOI21X4MTR)                                  0.093      0.911 r
  U1462/Y (OAI21X8MTR)                                   0.078      0.988 f
  U9389/Y (BUFX8MTR)                                     0.088      1.076 f
  U11441/Y (AOI21X8MTR)                                  0.056      1.132 r
  U7493/Y (XOR2X2MTR)                                    0.082      1.214 r
  U10761/Y (OAI22X4MTR)                                  0.066      1.280 f
  U167/Y (NOR2X4MTR)                                     0.069      1.349 r
  U9097/Y (NAND2X3MTR)                                   0.050      1.399 f
  U1999/Y (NAND2X4MTR)                                   0.046      1.446 r
  U71/Y (OAI2BB2X2MTR)                                   0.052      1.498 f
  U0_BANK_TOP/vACC_1_reg_4__1_/D (DFFRHQX4MTR)           0.000      1.498 f
  data arrival time                                                 1.498

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_4__1_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.098      1.502
  data required time                                                1.502
  --------------------------------------------------------------------------
  data required time                                                1.502
  data arrival time                                                -1.498
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 r
  U1363/Y (INVX4MTR)                                     0.042      0.171 f
  U7801/Y (INVX3MTR)                                     0.039      0.210 r
  U1333/Y (NAND2BX4MTR)                                  0.079      0.289 r
  U11450/Y (NAND2BX1MTR)                                 0.069      0.358 r
  U16439/Y (CLKNAND2X2MTR)                               0.042      0.400 f
  U10433/Y (NOR2X2MTR)                                   0.065      0.465 r
  U16440/Y (NAND4X4MTR)                                  0.095      0.561 f
  U3049/Y (INVX1MTR)                                     0.056      0.617 r
  U7904/Y (CLKNAND2X2MTR)                                0.057      0.674 f
  U4965/Y (NOR2X4MTR)                                    0.080      0.754 r
  U642/Y (OAI21X6MTR)                                    0.064      0.818 f
  U11184/Y (AOI21X4MTR)                                  0.093      0.911 r
  U1462/Y (OAI21X8MTR)                                   0.078      0.988 f
  U9389/Y (BUFX8MTR)                                     0.088      1.076 f
  U11441/Y (AOI21X8MTR)                                  0.056      1.132 r
  U7493/Y (XOR2X2MTR)                                    0.082      1.214 r
  U10761/Y (OAI22X4MTR)                                  0.066      1.280 f
  U167/Y (NOR2X4MTR)                                     0.069      1.349 r
  U9097/Y (NAND2X3MTR)                                   0.050      1.399 f
  U1999/Y (NAND2X4MTR)                                   0.046      1.446 r
  U70/Y (OAI2BB2X2MTR)                                   0.052      1.498 f
  U0_BANK_TOP/vACC_0_reg_4__1_/D (DFFRHQX4MTR)           0.000      1.498 f
  data arrival time                                                 1.498

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_4__1_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.098      1.502
  data required time                                                1.502
  --------------------------------------------------------------------------
  data required time                                                1.502
  data arrival time                                                -1.498
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1661/Y (NAND3X12MTR)                                  0.096      0.247 f
  U1726/Y (INVX12MTR)                                    0.059      0.306 r
  U9753/Y (INVX6MTR)                                     0.035      0.341 f
  U9744/Y (INVX2MTR)                                     0.076      0.417 r
  U7657/Y (CLKNAND2X2MTR)                                0.057      0.475 f
  U6779/Y (NAND3X2MTR)                                   0.060      0.534 r
  U714/Y (AND2X4MTR)                                     0.112      0.647 r
  U2996/Y (NOR2X2MTR)                                    0.059      0.706 f
  U4452/Y (NOR2X2MTR)                                    0.085      0.791 r
  U3364/Y (INVX2MTR)                                     0.049      0.840 f
  U10827/Y (NAND2BX2MTR)                                 0.101      0.940 f
  U3774/Y (NOR2X1MTR)                                    0.063      1.003 r
  U1382/Y (OAI2BB1X2MTR)                                 0.126      1.129 r
  U15349/Y (NAND3X8MTR)                                  0.093      1.222 f
  U2196/Y (INVX2MTR)                                     0.065      1.287 r
  U14212/Y (NOR2X2MTR)                                   0.048      1.335 f
  U14732/Y (OAI31X1MTR)                                  0.107      1.442 r
  U0_BANK_TOP/vACC_2_reg_2__19_/D (DFFRHQX1MTR)          0.000      1.442 r
  data arrival time                                                 1.442

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_2__19_/CK (DFFRHQX1MTR)         0.000      1.600 r
  library setup time                                    -0.155      1.445
  data required time                                                1.445
  --------------------------------------------------------------------------
  data required time                                                1.445
  data arrival time                                                -1.442
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1661/Y (NAND3X12MTR)                                  0.096      0.247 f
  U1726/Y (INVX12MTR)                                    0.059      0.306 r
  U9753/Y (INVX6MTR)                                     0.035      0.341 f
  U9744/Y (INVX2MTR)                                     0.076      0.417 r
  U7657/Y (CLKNAND2X2MTR)                                0.057      0.475 f
  U6779/Y (NAND3X2MTR)                                   0.060      0.534 r
  U714/Y (AND2X4MTR)                                     0.112      0.647 r
  U2996/Y (NOR2X2MTR)                                    0.059      0.706 f
  U4452/Y (NOR2X2MTR)                                    0.085      0.791 r
  U3364/Y (INVX2MTR)                                     0.049      0.840 f
  U10827/Y (NAND2BX2MTR)                                 0.101      0.940 f
  U3774/Y (NOR2X1MTR)                                    0.063      1.003 r
  U1382/Y (OAI2BB1X2MTR)                                 0.126      1.129 r
  U15349/Y (NAND3X8MTR)                                  0.093      1.222 f
  U2196/Y (INVX2MTR)                                     0.065      1.287 r
  U14212/Y (NOR2X2MTR)                                   0.048      1.335 f
  U14728/Y (OAI31X1MTR)                                  0.107      1.442 r
  U0_BANK_TOP/vACC_3_reg_2__19_/D (DFFRHQX1MTR)          0.000      1.442 r
  data arrival time                                                 1.442

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_2__19_/CK (DFFRHQX1MTR)         0.000      1.600 r
  library setup time                                    -0.155      1.445
  data required time                                                1.445
  --------------------------------------------------------------------------
  data required time                                                1.445
  data arrival time                                                -1.442
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1661/Y (NAND3X12MTR)                                  0.096      0.247 f
  U1726/Y (INVX12MTR)                                    0.059      0.306 r
  U9753/Y (INVX6MTR)                                     0.035      0.341 f
  U9744/Y (INVX2MTR)                                     0.076      0.417 r
  U7657/Y (CLKNAND2X2MTR)                                0.057      0.475 f
  U6779/Y (NAND3X2MTR)                                   0.060      0.534 r
  U714/Y (AND2X4MTR)                                     0.112      0.647 r
  U2996/Y (NOR2X2MTR)                                    0.059      0.706 f
  U4452/Y (NOR2X2MTR)                                    0.085      0.791 r
  U3364/Y (INVX2MTR)                                     0.049      0.840 f
  U10827/Y (NAND2BX2MTR)                                 0.101      0.940 f
  U3774/Y (NOR2X1MTR)                                    0.063      1.003 r
  U1382/Y (OAI2BB1X2MTR)                                 0.126      1.129 r
  U15349/Y (NAND3X8MTR)                                  0.093      1.222 f
  U2196/Y (INVX2MTR)                                     0.065      1.287 r
  U14212/Y (NOR2X2MTR)                                   0.048      1.335 f
  U14730/Y (OAI31X1MTR)                                  0.107      1.442 r
  U0_BANK_TOP/vACC_1_reg_2__19_/D (DFFRHQX1MTR)          0.000      1.442 r
  data arrival time                                                 1.442

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_2__19_/CK (DFFRHQX1MTR)         0.000      1.600 r
  library setup time                                    -0.155      1.445
  data required time                                                1.445
  --------------------------------------------------------------------------
  data required time                                                1.445
  data arrival time                                                -1.442
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.142      0.142 r
  U9359/Y (NAND2X6MTR)                                   0.064      0.206 f
  U11079/Y (INVX12MTR)                                   0.054      0.260 r
  U8612/Y (NAND2X8MTR)                                   0.048      0.308 f
  U1322/Y (INVX4MTR)                                     0.051      0.359 r
  U16459/Y (CLKNAND2X2MTR)                               0.045      0.404 f
  U11131/Y (OAI2BB1X2MTR)                                0.041      0.444 r
  U1190/Y (AOI21X2MTR)                                   0.030      0.475 f
  U6803/Y (CLKNAND2X2MTR)                                0.046      0.521 r
  U5556/Y (NAND2X2MTR)                                   0.044      0.564 f
  U6048/Y (INVX2MTR)                                     0.065      0.629 r
  U2492/Y (NAND2X3MTR)                                   0.063      0.692 f
  U2410/Y (AOI21X2MTR)                                   0.135      0.827 r
  U3349/Y (OAI21X2MTR)                                   0.120      0.948 f
  U4872/Y (OAI2BB1X2MTR)                                 0.111      1.059 f
  U5321/Y (AOI2B1X2MTR)                                  0.072      1.131 r
  U1625/Y (XNOR2X1MTR)                                   0.085      1.216 r
  U5286/Y (NOR2X2MTR)                                    0.054      1.270 f
  U10682/Y (NOR2X3MTR)                                   0.072      1.342 r
  U10681/Y (NAND2X2MTR)                                  0.058      1.401 f
  U10781/Y (NAND2X4MTR)                                  0.049      1.449 r
  U11158/Y (OAI22X2MTR)                                  0.048      1.497 f
  U0_BANK_TOP/vACC_3_reg_5__5_/D (DFFRHQX4MTR)           0.000      1.497 f
  data arrival time                                                 1.497

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_5__5_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.099      1.501
  data required time                                                1.501
  --------------------------------------------------------------------------
  data required time                                                1.501
  data arrival time                                                -1.497
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.133      0.133 r
  U8684/Y (INVX5MTR)                                     0.041      0.175 f
  U7425/Y (NAND2X1MTR)                                   0.038      0.213 r
  U1792/Y (INVX2MTR)                                     0.032      0.245 f
  U1794/Y (INVX2MTR)                                     0.054      0.298 r
  U13044/Y (OAI22X1MTR)                                  0.086      0.384 f
  U11951/Y (NOR2X1MTR)                                   0.072      0.457 r
  U11614/Y (CLKAND2X2MTR)                                0.103      0.559 r
  U1065/Y (NAND2X2MTR)                                   0.067      0.626 f
  U3048/Y (INVX2MTR)                                     0.046      0.672 r
  U2168/Y (NAND2X2MTR)                                   0.051      0.723 f
  U1662/Y (NAND2X2MTR)                                   0.043      0.767 r
  U11256/Y (NAND2X2MTR)                                  0.055      0.822 f
  U12006/Y (OAI2BB1X4MTR)                                0.101      0.922 f
  U10530/Y (NAND2BX2MTR)                                 0.106      1.028 f
  U444/Y (AOI21X4MTR)                                    0.092      1.120 r
  U283/Y (NAND2X6MTR)                                    0.063      1.183 f
  U14669/Y (NAND2X12MTR)                                 0.052      1.235 r
  U10924/Y (INVX6MTR)                                    0.036      1.272 f
  U11272/Y (NOR2X8MTR)                                   0.059      1.331 r
  U14563/Y (XNOR2X8MTR)                                  0.085      1.415 r
  U11200/Y (OAI22X2MTR)                                  0.063      1.478 f
  U0_BANK_TOP/vACC_2_reg_4__20_/D (DFFRHQX2MTR)          0.000      1.478 f
  data arrival time                                                 1.478

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_4__20_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.118      1.482
  data required time                                                1.482
  --------------------------------------------------------------------------
  data required time                                                1.482
  data arrival time                                                -1.478
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1661/Y (NAND3X12MTR)                                  0.096      0.247 f
  U8911/Y (BUFX10MTR)                                    0.094      0.341 f
  U637/Y (BUFX6MTR)                                      0.071      0.412 f
  U563/Y (CLKOR2X4MTR)                                   0.078      0.489 f
  U1199/Y (OAI2B1X4MTR)                                  0.101      0.590 f
  U924/Y (OAI21X6MTR)                                    0.051      0.641 r
  U1592/Y (NAND2X2MTR)                                   0.069      0.710 f
  U716/Y (OAI21X2MTR)                                    0.103      0.813 r
  U7296/Y (NAND2X4MTR)                                   0.060      0.872 f
  U12465/Y (NAND2X6MTR)                                  0.051      0.924 r
  U12408/Y (NAND2X2MTR)                                  0.054      0.977 f
  U5828/Y (NAND2X4MTR)                                   0.050      1.027 r
  U10821/Y (OAI2BB1X2MTR)                                0.100      1.127 r
  U295/Y (XNOR2X2MTR)                                    0.078      1.204 r
  U2806/Y (NOR2X3MTR)                                    0.052      1.256 f
  U263/Y (NOR2X6MTR)                                     0.083      1.339 r
  U2191/Y (NOR2X4MTR)                                    0.036      1.375 f
  U10729/Y (NOR2X4MTR)                                   0.067      1.442 r
  U10825/Y (OAI2B1X2MTR)                                 0.058      1.500 f
  U0_BANK_TOP/vACC_0_reg_2__3_/D (DFFRHQX4MTR)           0.000      1.500 f
  data arrival time                                                 1.500

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_2__3_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.096      1.504
  data required time                                                1.504
  --------------------------------------------------------------------------
  data required time                                                1.504
  data arrival time                                                -1.500
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U1026/Y (INVX12MTR)                                    0.031      0.144 r
  U10636/Y (CLKNAND2X16MTR)                              0.044      0.188 f
  U11009/Y (CLKNAND2X16MTR)                              0.039      0.227 r
  U10709/Y (NAND2X12MTR)                                 0.042      0.269 f
  U2141/Y (INVX20MTR)                                    0.047      0.316 r
  U11017/Y (INVX18MTR)                                   0.043      0.359 f
  U10398/Y (INVX16MTR)                                   0.034      0.393 r
  U549/Y (INVX10MTR)                                     0.027      0.421 f
  U16135/Y (NOR2X8MTR)                                   0.048      0.468 r
  U10443/Y (INVX4MTR)                                    0.050      0.518 f
  U11020/Y (NOR2X8MTR)                                   0.051      0.569 r
  U711/Y (XNOR2X2MTR)                                    0.081      0.651 r
  U15974/Y (XNOR2X4MTR)                                  0.119      0.769 r
  U11018/Y (XOR2X4MTR)                                   0.117      0.887 r
  U11019/Y (XOR2X8MTR)                                   0.101      0.988 r
  U5360/Y (NAND2X3MTR)                                   0.055      1.043 f
  U351/Y (INVX2MTR)                                      0.064      1.108 r
  U11011/Y (AOI21X8MTR)                                  0.035      1.143 f
  U16677/Y (OAI21X6MTR)                                  0.082      1.224 r
  U16678/Y (AOI21X8MTR)                                  0.067      1.291 f
  U16156/Y (OAI21BX4MTR)                                 0.069      1.360 r
  U16044/Y (XNOR2X1MTR)                                  0.081      1.441 r
  U15811/Y (NOR2X2MTR)                                   0.043      1.483 f
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/D (DFFRHQX2MTR)
                                                         0.000      1.483 f
  data arrival time                                                 1.483

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX2MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.113      1.487
  data required time                                                1.487
  --------------------------------------------------------------------------
  data required time                                                1.487
  data arrival time                                                -1.483
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_3_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_3_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_3_/Q (DFFRHQX1MTR)
                                                         0.164      0.164 f
  U6947/Y (AND2X4MTR)                                    0.107      0.271 f
  U6259/Y (INVX3MTR)                                     0.050      0.321 r
  U13186/Y (OAI22X1MTR)                                  0.065      0.387 f
  U11233/Y (OR2X2MTR)                                    0.108      0.495 f
  U3093/Y (NOR2X2MTR)                                    0.077      0.571 r
  U14696/Y (OAI2BB1X4MTR)                                0.063      0.635 f
  U3995/Y (INVX3MTR)                                     0.047      0.682 r
  U6679/Y (NAND2X2MTR)                                   0.063      0.746 f
  U5968/Y (AOI21X4MTR)                                   0.098      0.844 r
  U1480/Y (OAI21X4MTR)                                   0.068      0.912 f
  U5865/Y (NAND2X4MTR)                                   0.044      0.956 r
  U8582/Y (NAND2X2MTR)                                   0.066      1.022 f
  U1540/Y (AOI21X2MTR)                                   0.093      1.115 r
  U8024/Y (XNOR2X2MTR)                                   0.082      1.197 r
  U7152/Y (NAND2X2MTR)                                   0.069      1.266 f
  U6382/Y (NAND3X4MTR)                                   0.057      1.324 r
  U6350/Y (MXI2X4MTR)                                    0.065      1.389 f
  U72/Y (OAI2B1X2MTR)                                    0.081      1.471 r
  U0_BANK_TOP/vACC_0_reg_6__2_/D (DFFRHQX2MTR)           0.000      1.471 r
  data arrival time                                                 1.471

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_6__2_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.126      1.474
  data required time                                                1.474
  --------------------------------------------------------------------------
  data required time                                                1.474
  data arrival time                                                -1.471
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.142      0.142 r
  U8955/Y (INVX12MTR)                                    0.036      0.178 f
  U1710/Y (NAND3X8MTR)                                   0.053      0.231 r
  U1684/Y (INVX4MTR)                                     0.053      0.285 f
  U1683/Y (INVX6MTR)                                     0.049      0.333 r
  U11359/Y (NOR2X3MTR)                                   0.028      0.361 f
  U4154/Y (AOI21X2MTR)                                   0.061      0.422 r
  U4102/Y (NAND3X2MTR)                                   0.074      0.496 f
  U5590/Y (AND2X2MTR)                                    0.117      0.613 f
  U4531/Y (NAND2BX2MTR)                                  0.139      0.752 f
  U1573/Y (OAI21X2MTR)                                   0.135      0.887 r
  U3865/Y (INVX1MTR)                                     0.058      0.945 f
  U8124/Y (OAI21X2MTR)                                   0.087      1.033 r
  U7249/Y (AOI21X2MTR)                                   0.047      1.079 f
  U1432/Y (CLKNAND2X4MTR)                                0.058      1.138 r
  U1405/Y (NAND3X8MTR)                                   0.076      1.214 f
  U2164/Y (NAND2X2MTR)                                   0.079      1.293 r
  U10850/Y (NAND3X2MTR)                                  0.080      1.373 f
  U15619/Y (OAI211X2MTR)                                 0.047      1.420 r
  U0_BANK_TOP/vACC_0_reg_5__17_/D (DFFRQX2MTR)           0.000      1.420 r
  data arrival time                                                 1.420

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_5__17_/CK (DFFRQX2MTR)          0.000      1.600 r
  library setup time                                    -0.177      1.423
  data required time                                                1.423
  --------------------------------------------------------------------------
  data required time                                                1.423
  data arrival time                                                -1.420
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.142      0.142 r
  U8955/Y (INVX12MTR)                                    0.036      0.178 f
  U1710/Y (NAND3X8MTR)                                   0.053      0.231 r
  U1684/Y (INVX4MTR)                                     0.053      0.285 f
  U1683/Y (INVX6MTR)                                     0.049      0.333 r
  U11359/Y (NOR2X3MTR)                                   0.028      0.361 f
  U4154/Y (AOI21X2MTR)                                   0.061      0.422 r
  U4102/Y (NAND3X2MTR)                                   0.074      0.496 f
  U5590/Y (AND2X2MTR)                                    0.117      0.613 f
  U4531/Y (NAND2BX2MTR)                                  0.139      0.752 f
  U1573/Y (OAI21X2MTR)                                   0.135      0.887 r
  U3865/Y (INVX1MTR)                                     0.058      0.945 f
  U8124/Y (OAI21X2MTR)                                   0.087      1.033 r
  U7249/Y (AOI21X2MTR)                                   0.047      1.079 f
  U1432/Y (CLKNAND2X4MTR)                                0.058      1.138 r
  U1405/Y (NAND3X8MTR)                                   0.076      1.214 f
  U2164/Y (NAND2X2MTR)                                   0.079      1.293 r
  U1472/Y (NAND3X2MTR)                                   0.080      1.373 f
  U14757/Y (OAI211X2MTR)                                 0.047      1.419 r
  U0_BANK_TOP/vACC_2_reg_5__17_/D (DFFRQX2MTR)           0.000      1.419 r
  data arrival time                                                 1.419

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_5__17_/CK (DFFRQX2MTR)          0.000      1.600 r
  library setup time                                    -0.177      1.423
  data required time                                                1.423
  --------------------------------------------------------------------------
  data required time                                                1.423
  data arrival time                                                -1.419
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.133      0.133 r
  U8684/Y (INVX5MTR)                                     0.041      0.175 f
  U7425/Y (NAND2X1MTR)                                   0.038      0.213 r
  U1792/Y (INVX2MTR)                                     0.032      0.245 f
  U1794/Y (INVX2MTR)                                     0.054      0.298 r
  U13044/Y (OAI22X1MTR)                                  0.086      0.384 f
  U11951/Y (NOR2X1MTR)                                   0.072      0.457 r
  U11614/Y (CLKAND2X2MTR)                                0.103      0.559 r
  U1065/Y (NAND2X2MTR)                                   0.067      0.626 f
  U3048/Y (INVX2MTR)                                     0.046      0.672 r
  U2168/Y (NAND2X2MTR)                                   0.051      0.723 f
  U1662/Y (NAND2X2MTR)                                   0.043      0.767 r
  U11256/Y (NAND2X2MTR)                                  0.055      0.822 f
  U12006/Y (OAI2BB1X4MTR)                                0.101      0.922 f
  U10530/Y (NAND2BX2MTR)                                 0.106      1.028 f
  U444/Y (AOI21X4MTR)                                    0.092      1.120 r
  U283/Y (NAND2X6MTR)                                    0.063      1.183 f
  U14669/Y (NAND2X12MTR)                                 0.052      1.235 r
  U10924/Y (INVX6MTR)                                    0.036      1.272 f
  U11272/Y (NOR2X8MTR)                                   0.059      1.331 r
  U14563/Y (XNOR2X8MTR)                                  0.085      1.415 r
  U11199/Y (OAI22X2MTR)                                  0.063      1.478 f
  U0_BANK_TOP/vACC_1_reg_4__20_/D (DFFRHQX2MTR)          0.000      1.478 f
  data arrival time                                                 1.478

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_4__20_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.118      1.482
  data required time                                                1.482
  --------------------------------------------------------------------------
  data required time                                                1.482
  data arrival time                                                -1.478
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U12245/Y (NAND3X12MTR)                                 0.098      0.249 f
  U12144/Y (INVX20MTR)                                   0.054      0.302 r
  U1725/Y (INVX6MTR)                                     0.041      0.344 f
  U10229/Y (INVX3MTR)                                    0.054      0.397 r
  U1839/Y (AND2X1MTR)                                    0.091      0.488 r
  U8792/Y (AOI21X2MTR)                                   0.029      0.517 f
  U1069/Y (OAI21X2MTR)                                   0.084      0.601 r
  U776/Y (BUFX2MTR)                                      0.102      0.703 r
  U8748/Y (CLKNAND2X2MTR)                                0.137      0.840 f
  U5446/Y (INVX4MTR)                                     0.084      0.924 r
  U2390/Y (NAND2BX8MTR)                                  0.092      1.016 r
  U11416/Y (OR2X4MTR)                                    0.086      1.102 r
  U3767/Y (NOR2X8MTR)                                    0.036      1.139 f
  U6426/Y (INVX6MTR)                                     0.045      1.184 r
  U159/Y (BUFX4MTR)                                      0.084      1.268 r
  U3733/Y (CLKNAND2X4MTR)                                0.067      1.335 f
  U5267/Y (OAI21BX2MTR)                                  0.086      1.421 r
  U0_BANK_TOP/vACC_2_reg_4__14_/D (DFFRQX1MTR)           0.000      1.421 r
  data arrival time                                                 1.421

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_4__14_/CK (DFFRQX1MTR)          0.000      1.600 r
  library setup time                                    -0.175      1.425
  data required time                                                1.425
  --------------------------------------------------------------------------
  data required time                                                1.425
  data arrival time                                                -1.421
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.133      0.133 r
  U8684/Y (INVX5MTR)                                     0.041      0.175 f
  U7425/Y (NAND2X1MTR)                                   0.038      0.213 r
  U1792/Y (INVX2MTR)                                     0.032      0.245 f
  U1794/Y (INVX2MTR)                                     0.054      0.298 r
  U13044/Y (OAI22X1MTR)                                  0.086      0.384 f
  U11951/Y (NOR2X1MTR)                                   0.072      0.457 r
  U11614/Y (CLKAND2X2MTR)                                0.103      0.559 r
  U1065/Y (NAND2X2MTR)                                   0.067      0.626 f
  U3048/Y (INVX2MTR)                                     0.046      0.672 r
  U2168/Y (NAND2X2MTR)                                   0.051      0.723 f
  U1662/Y (NAND2X2MTR)                                   0.043      0.767 r
  U11256/Y (NAND2X2MTR)                                  0.055      0.822 f
  U12006/Y (OAI2BB1X4MTR)                                0.101      0.922 f
  U10530/Y (NAND2BX2MTR)                                 0.106      1.028 f
  U444/Y (AOI21X4MTR)                                    0.092      1.120 r
  U283/Y (NAND2X6MTR)                                    0.063      1.183 f
  U14669/Y (NAND2X12MTR)                                 0.052      1.235 r
  U10924/Y (INVX6MTR)                                    0.036      1.272 f
  U11272/Y (NOR2X8MTR)                                   0.059      1.331 r
  U14563/Y (XNOR2X8MTR)                                  0.085      1.415 r
  U14366/Y (OAI22X2MTR)                                  0.063      1.478 f
  U0_BANK_TOP/vACC_3_reg_4__20_/D (DFFRHQX2MTR)          0.000      1.478 f
  data arrival time                                                 1.478

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_4__20_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.118      1.482
  data required time                                                1.482
  --------------------------------------------------------------------------
  data required time                                                1.482
  data arrival time                                                -1.478
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.133      0.133 r
  U8684/Y (INVX5MTR)                                     0.041      0.175 f
  U7425/Y (NAND2X1MTR)                                   0.038      0.213 r
  U1792/Y (INVX2MTR)                                     0.032      0.245 f
  U1794/Y (INVX2MTR)                                     0.054      0.298 r
  U13044/Y (OAI22X1MTR)                                  0.086      0.384 f
  U11951/Y (NOR2X1MTR)                                   0.072      0.457 r
  U11614/Y (CLKAND2X2MTR)                                0.103      0.559 r
  U1065/Y (NAND2X2MTR)                                   0.067      0.626 f
  U3048/Y (INVX2MTR)                                     0.046      0.672 r
  U2168/Y (NAND2X2MTR)                                   0.051      0.723 f
  U1662/Y (NAND2X2MTR)                                   0.043      0.767 r
  U11256/Y (NAND2X2MTR)                                  0.055      0.822 f
  U12006/Y (OAI2BB1X4MTR)                                0.101      0.922 f
  U10530/Y (NAND2BX2MTR)                                 0.106      1.028 f
  U444/Y (AOI21X4MTR)                                    0.092      1.120 r
  U283/Y (NAND2X6MTR)                                    0.063      1.183 f
  U14669/Y (NAND2X12MTR)                                 0.052      1.235 r
  U10924/Y (INVX6MTR)                                    0.036      1.272 f
  U11272/Y (NOR2X8MTR)                                   0.059      1.331 r
  U14563/Y (XNOR2X8MTR)                                  0.085      1.415 r
  U11201/Y (OAI22X2MTR)                                  0.063      1.478 f
  U0_BANK_TOP/vACC_0_reg_4__20_/D (DFFRHQX2MTR)          0.000      1.478 f
  data arrival time                                                 1.478

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_4__20_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.118      1.482
  data required time                                                1.482
  --------------------------------------------------------------------------
  data required time                                                1.482
  data arrival time                                                -1.478
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_123_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U10104/Y (NAND2X4MTR)                                  0.043      0.337 f
  U1154/Y (INVX4MTR)                                     0.048      0.385 r
  U16555/Y (INVX4MTR)                                    0.043      0.428 f
  U11825/Y (AOI22X1MTR)                                  0.082      0.510 r
  U16268/Y (OAI211X4MTR)                                 0.101      0.611 f
  U3928/Y (NOR2X3MTR)                                    0.095      0.707 r
  U16073/Y (NAND4X4MTR)                                  0.078      0.785 f
  U17418/Y (NOR2X4MTR)                                   0.086      0.871 r
  U17419/Y (NAND2X4MTR)                                  0.059      0.930 f
  U13233/Y (NOR2X4MTR)                                   0.071      1.001 r
  U17828/Y (NAND3X4MTR)                                  0.067      1.068 f
  U18064/Y (NOR3X4MTR)                                   0.086      1.154 r
  U18065/Y (NOR4X2MTR)                                   0.080      1.234 f
  U18093/Y (OAI22X2MTR)                                  0.072      1.306 r
  U18094/Y (AOI21X2MTR)                                  0.060      1.366 f
  U3232/Y (NOR2X1MTR)                                    0.058      1.424 r
  PIM_result_reg_123_/D (DFFRQX1MTR)                     0.000      1.424 r
  data arrival time                                                 1.424

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_123_/CK (DFFRQX1MTR)                    0.000      1.600 r
  library setup time                                    -0.172      1.428
  data required time                                                1.428
  --------------------------------------------------------------------------
  data required time                                                1.428
  data arrival time                                                -1.424
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_507_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U10104/Y (NAND2X4MTR)                                  0.043      0.337 f
  U1154/Y (INVX4MTR)                                     0.048      0.385 r
  U16555/Y (INVX4MTR)                                    0.043      0.428 f
  U11825/Y (AOI22X1MTR)                                  0.082      0.510 r
  U16268/Y (OAI211X4MTR)                                 0.101      0.611 f
  U3928/Y (NOR2X3MTR)                                    0.095      0.707 r
  U16073/Y (NAND4X4MTR)                                  0.078      0.785 f
  U17418/Y (NOR2X4MTR)                                   0.086      0.871 r
  U17419/Y (NAND2X4MTR)                                  0.059      0.930 f
  U13233/Y (NOR2X4MTR)                                   0.071      1.001 r
  U17828/Y (NAND3X4MTR)                                  0.067      1.068 f
  U18064/Y (NOR3X4MTR)                                   0.086      1.154 r
  U18065/Y (NOR4X2MTR)                                   0.080      1.234 f
  U18093/Y (OAI22X2MTR)                                  0.072      1.306 r
  U18094/Y (AOI21X2MTR)                                  0.060      1.366 f
  U3229/Y (NOR2X1MTR)                                    0.058      1.424 r
  PIM_result_reg_507_/D (DFFRQX1MTR)                     0.000      1.424 r
  data arrival time                                                 1.424

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_507_/CK (DFFRQX1MTR)                    0.000      1.600 r
  library setup time                                    -0.172      1.428
  data required time                                                1.428
  --------------------------------------------------------------------------
  data required time                                                1.428
  data arrival time                                                -1.424
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.125      0.125 r
  U968/Y (INVX6MTR)                                      0.034      0.159 f
  U10325/Y (INVX4MTR)                                    0.048      0.207 r
  U10800/Y (NOR2BX4MTR)                                  0.045      0.252 f
  U4647/Y (INVX2MTR)                                     0.033      0.284 r
  U6925/Y (AOI2BB2X1MTR)                                 0.092      0.376 r
  U7658/Y (NAND3BX2MTR)                                  0.076      0.452 f
  U6132/Y (AOI21X2MTR)                                   0.085      0.537 r
  U6799/Y (NAND3X4MTR)                                   0.077      0.615 f
  U6064/Y (INVX4MTR)                                     0.054      0.668 r
  U771/Y (NOR2X4MTR)                                     0.045      0.714 f
  U2406/Y (NOR2X2MTR)                                    0.107      0.821 r
  U10557/Y (AOI21X6MTR)                                  0.073      0.893 f
  U10798/Y (OAI21X6MTR)                                  0.088      0.981 r
  U1577/Y (BUFX10MTR)                                    0.086      1.067 r
  U10799/Y (AOI21X4MTR)                                  0.045      1.112 f
  U5820/Y (XNOR2X2MTR)                                   0.068      1.180 f
  U325/Y (NAND2X2MTR)                                    0.050      1.231 r
  U1639/Y (NAND3X2MTR)                                   0.072      1.303 f
  U4720/Y (BUFX4MTR)                                     0.099      1.402 f
  U7037/Y (NAND2X2MTR)                                   0.034      1.436 r
  U9024/Y (CLKNAND2X2MTR)                                0.040      1.476 f
  U0_BANK_TOP/vACC_1_reg_2__12_/D (DFFRHQX1MTR)          0.000      1.476 f
  data arrival time                                                 1.476

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_2__12_/CK (DFFRHQX1MTR)         0.000      1.600 r
  library setup time                                    -0.120      1.480
  data required time                                                1.480
  --------------------------------------------------------------------------
  data required time                                                1.480
  data arrival time                                                -1.476
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_314_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U1237/Y (CLKNAND2X12MTR)                               0.034      0.297 r
  U8896/Y (NAND2X8MTR)                                   0.038      0.335 f
  U1095/Y (BUFX6MTR)                                     0.080      0.415 f
  U1053/Y (BUFX4MTR)                                     0.089      0.504 f
  U10474/Y (AOI22X2MTR)                                  0.104      0.608 r
  U17457/Y (OAI211X4MTR)                                 0.110      0.719 f
  U376/Y (NOR2BX2MTR)                                    0.110      0.829 r
  U11298/Y (NAND3BX4MTR)                                 0.095      0.923 f
  U16259/Y (NOR2X8MTR)                                   0.078      1.002 r
  U8146/Y (CLKNAND2X4MTR)                                0.057      1.058 f
  U9231/Y (NOR2X4MTR)                                    0.074      1.132 r
  U18024/Y (AOI31X4MTR)                                  0.103      1.235 f
  U18106/Y (INVX2MTR)                                    0.055      1.290 r
  U15722/Y (NAND2BX4MTR)                                 0.074      1.364 r
  U15721/Y (OAI2BB1X4MTR)                                0.055      1.419 f
  U16205/Y (NOR2X1MTR)                                   0.054      1.473 r
  PIM_result_reg_314_/D (DFFRHQX2MTR)                    0.000      1.473 r
  data arrival time                                                 1.473

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_314_/CK (DFFRHQX2MTR)                   0.000      1.600 r
  library setup time                                    -0.123      1.477
  data required time                                                1.477
  --------------------------------------------------------------------------
  data required time                                                1.477
  data arrival time                                                -1.473
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1710/Y (NAND3X8MTR)                                   0.112      0.263 f
  U1670/Y (INVX12MTR)                                    0.069      0.332 r
  U1403/Y (INVX8MTR)                                     0.041      0.373 f
  U1329/Y (INVX6MTR)                                     0.040      0.413 r
  U8706/Y (INVX1MTR)                                     0.043      0.456 f
  U949/Y (CLKOR2X1MTR)                                   0.114      0.570 f
  U865/Y (NAND3X2MTR)                                    0.057      0.627 r
  U1706/Y (NAND2X2MTR)                                   0.084      0.711 f
  U600/Y (INVX2MTR)                                      0.096      0.807 r
  U2929/Y (NAND2X1MTR)                                   0.068      0.875 f
  U4828/Y (NAND3BX2MTR)                                  0.136      1.010 f
  U369/Y (NOR2BX4MTR)                                    0.076      1.086 r
  U2817/Y (OAI21X4MTR)                                   0.056      1.142 f
  U3212/Y (NAND3X8MTR)                                   0.059      1.202 r
  U2765/Y (AOI21X2MTR)                                   0.076      1.278 f
  U6291/Y (OAI31X2MTR)                                   0.129      1.407 r
  U0_BANK_TOP/vACC_0_reg_1__16_/D (DFFRQX4MTR)           0.000      1.407 r
  data arrival time                                                 1.407

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_1__16_/CK (DFFRQX4MTR)          0.000      1.600 r
  library setup time                                    -0.189      1.411
  data required time                                                1.411
  --------------------------------------------------------------------------
  data required time                                                1.411
  data arrival time                                                -1.407
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.116      0.116 r
  U2076/Y (INVX8MTR)                                     0.027      0.143 f
  U766/Y (NAND2X12MTR)                                   0.042      0.184 r
  U10440/Y (NOR2X8MTR)                                   0.031      0.215 f
  U15327/Y (NAND3X6MTR)                                  0.038      0.253 r
  U16513/Y (OAI2B1X8MTR)                                 0.049      0.301 f
  U1211/Y (INVX8MTR)                                     0.037      0.338 r
  U5613/Y (BUFX10MTR)                                    0.073      0.411 r
  U17409/Y (INVX4MTR)                                    0.045      0.456 f
  U4352/Y (NAND2X1MTR)                                   0.039      0.495 r
  U17604/Y (NAND2X2MTR)                                  0.054      0.549 f
  U16216/Y (NOR2X4MTR)                                   0.099      0.647 r
  U17605/Y (NAND3X2MTR)                                  0.085      0.732 f
  U17611/Y (NOR2X2MTR)                                   0.097      0.830 r
  U17631/Y (NAND3X2MTR)                                  0.099      0.928 f
  U17632/Y (AOI2BB1X2MTR)                                0.117      1.045 r
  U17755/Y (INVX2MTR)                                    0.049      1.094 f
  U8046/Y (NOR2X2MTR)                                    0.073      1.167 r
  U10438/Y (INVX2MTR)                                    0.051      1.218 f
  U14314/Y (OAI22X1MTR)                                  0.059      1.278 r
  U1989/Y (NOR4X1MTR)                                    0.084      1.361 f
  U15173/Y (NOR2X1MTR)                                   0.062      1.423 r
  PIM_result_reg_21_/D (DFFRQX1MTR)                      0.000      1.423 r
  data arrival time                                                 1.423

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_21_/CK (DFFRQX1MTR)                     0.000      1.600 r
  library setup time                                    -0.173      1.427
  data required time                                                1.427
  --------------------------------------------------------------------------
  data required time                                                1.427
  data arrival time                                                -1.423
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1661/Y (NAND3X12MTR)                                  0.096      0.247 f
  U1726/Y (INVX12MTR)                                    0.059      0.306 r
  U1729/Y (INVX8MTR)                                     0.038      0.344 f
  U1243/Y (INVX4MTR)                                     0.050      0.394 r
  U3125/Y (NAND2X2MTR)                                   0.053      0.447 f
  U5142/Y (NOR2X1MTR)                                    0.057      0.504 r
  U3089/Y (NOR2X1MTR)                                    0.046      0.549 f
  U1771/Y (OAI21X2MTR)                                   0.042      0.592 r
  U5544/Y (NOR2X3MTR)                                    0.047      0.638 f
  U5029/Y (NAND2X4MTR)                                   0.043      0.682 r
  U4939/Y (INVX2MTR)                                     0.031      0.712 f
  U5962/Y (NAND2X2MTR)                                   0.043      0.755 r
  U746/Y (NAND2X2MTR)                                    0.065      0.820 f
  U1588/Y (NOR2X2MTR)                                    0.087      0.908 r
  U1342/Y (NAND2X3MTR)                                   0.069      0.976 f
  U11116/Y (NAND2X6MTR)                                  0.055      1.031 r
  U466/Y (INVX1MTR)                                      0.041      1.073 f
  U10971/Y (OAI2B1X2MTR)                                 0.078      1.150 r
  U11672/Y (XOR2X2MTR)                                   0.098      1.248 r
  U1582/Y (OAI21X4MTR)                                   0.080      1.328 f
  U1408/Y (OAI21X4MTR)                                   0.106      1.434 r
  U9043/Y (OAI22X2MTR)                                   0.060      1.494 f
  U0_BANK_TOP/vACC_2_reg_7__5_/D (DFFRHQX4MTR)           0.000      1.494 f
  data arrival time                                                 1.494

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_7__5_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.102      1.498
  data required time                                                1.498
  --------------------------------------------------------------------------
  data required time                                                1.498
  data arrival time                                                -1.494
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.142      0.142 r
  U8955/Y (INVX12MTR)                                    0.036      0.178 f
  U1710/Y (NAND3X8MTR)                                   0.053      0.231 r
  U1684/Y (INVX4MTR)                                     0.053      0.285 f
  U1683/Y (INVX6MTR)                                     0.049      0.333 r
  U11359/Y (NOR2X3MTR)                                   0.028      0.361 f
  U4154/Y (AOI21X2MTR)                                   0.061      0.422 r
  U4102/Y (NAND3X2MTR)                                   0.074      0.496 f
  U5590/Y (AND2X2MTR)                                    0.117      0.613 f
  U4531/Y (NAND2BX2MTR)                                  0.139      0.752 f
  U1573/Y (OAI21X2MTR)                                   0.135      0.887 r
  U3865/Y (INVX1MTR)                                     0.058      0.945 f
  U8124/Y (OAI21X2MTR)                                   0.087      1.033 r
  U7249/Y (AOI21X2MTR)                                   0.047      1.079 f
  U1432/Y (CLKNAND2X4MTR)                                0.058      1.138 r
  U1405/Y (NAND3X8MTR)                                   0.076      1.214 f
  U2164/Y (NAND2X2MTR)                                   0.079      1.293 r
  U10849/Y (NAND3X2MTR)                                  0.080      1.373 f
  U19134/Y (OAI211X2MTR)                                 0.047      1.419 r
  U0_BANK_TOP/vACC_3_reg_5__17_/D (DFFRQX2MTR)           0.000      1.419 r
  data arrival time                                                 1.419

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_5__17_/CK (DFFRQX2MTR)          0.000      1.600 r
  library setup time                                    -0.177      1.423
  data required time                                                1.423
  --------------------------------------------------------------------------
  data required time                                                1.423
  data arrival time                                                -1.419
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 r
  U1363/Y (INVX4MTR)                                     0.042      0.171 f
  U7801/Y (INVX3MTR)                                     0.039      0.210 r
  U1333/Y (NAND2BX4MTR)                                  0.079      0.289 r
  U11450/Y (NAND2BX1MTR)                                 0.069      0.358 r
  U16439/Y (CLKNAND2X2MTR)                               0.042      0.400 f
  U10433/Y (NOR2X2MTR)                                   0.065      0.465 r
  U16440/Y (NAND4X4MTR)                                  0.095      0.561 f
  U3049/Y (INVX1MTR)                                     0.056      0.617 r
  U7904/Y (CLKNAND2X2MTR)                                0.057      0.674 f
  U4965/Y (NOR2X4MTR)                                    0.080      0.754 r
  U642/Y (OAI21X6MTR)                                    0.064      0.818 f
  U11184/Y (AOI21X4MTR)                                  0.093      0.911 r
  U1462/Y (OAI21X8MTR)                                   0.078      0.988 f
  U9389/Y (BUFX8MTR)                                     0.088      1.076 f
  U11436/Y (AOI21X2MTR)                                  0.076      1.153 r
  U2242/Y (XNOR2X2MTR)                                   0.092      1.244 r
  U2815/Y (OAI22X4MTR)                                   0.090      1.334 f
  U6315/Y (NOR2X4MTR)                                    0.085      1.418 r
  U7892/Y (OAI21BX2MTR)                                  0.063      1.481 f
  U0_BANK_TOP/vACC_3_reg_4__10_/D (DFFRHQX2MTR)          0.000      1.481 f
  data arrival time                                                 1.481

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_4__10_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.115      1.485
  data required time                                                1.485
  --------------------------------------------------------------------------
  data required time                                                1.485
  data arrival time                                                -1.481
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U1026/Y (INVX12MTR)                                    0.031      0.144 r
  U10636/Y (CLKNAND2X16MTR)                              0.044      0.188 f
  U11009/Y (CLKNAND2X16MTR)                              0.039      0.227 r
  U15553/Y (INVX4MTR)                                    0.034      0.260 f
  U15554/Y (INVX6MTR)                                    0.043      0.303 r
  U16615/Y (NAND2X2MTR)                                  0.070      0.373 f
  U4109/Y (NOR2X4MTR)                                    0.084      0.457 r
  U10540/Y (OAI21X4MTR)                                  0.067      0.524 f
  U10541/Y (CLKNAND2X2MTR)                               0.038      0.562 r
  U16815/Y (CLKNAND2X2MTR)                               0.045      0.607 f
  U15793/Y (XNOR2X1MTR)                                  0.087      0.694 f
  U5440/Y (NOR2X4MTR)                                    0.091      0.785 r
  U4864/Y (NAND2BX4MTR)                                  0.087      0.872 r
  U15794/Y (OAI2B1X2MTR)                                 0.054      0.926 f
  U9237/Y (NAND2X2MTR)                                   0.050      0.977 r
  U10566/Y (OAI2BB1X4MTR)                                0.103      1.079 r
  U11238/Y (AOI21X6MTR)                                  0.053      1.132 f
  U255/Y (AOI21X4MTR)                                    0.095      1.227 r
  U19535/Y (NAND4X4MTR)                                  0.087      1.314 f
  U5281/Y (NOR2X3MTR)                                    0.073      1.387 r
  U5269/Y (INVX2MTR)                                     0.039      1.427 f
  U5263/Y (NOR2X1MTR)                                    0.057      1.483 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/D (DFFRHQX8MTR)
                                                         0.000      1.483 r
  data arrival time                                                 1.483

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.112      1.488
  data required time                                                1.488
  --------------------------------------------------------------------------
  data required time                                                1.488
  data arrival time                                                -1.483
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U9364/Y (BUFX3MTR)                                     0.099      0.236 r
  U3173/Y (INVX4MTR)                                     0.032      0.269 f
  U11463/Y (OAI22X2MTR)                                  0.081      0.349 r
  U9091/Y (OAI2BB1X2MTR)                                 0.117      0.466 r
  U6163/Y (NAND2X4MTR)                                   0.046      0.512 f
  U11380/Y (NOR2X3MTR)                                   0.068      0.580 r
  U2859/Y (INVX2MTR)                                     0.045      0.625 f
  U3532/Y (NOR2X2MTR)                                    0.080      0.704 r
  U2503/Y (INVX2MTR)                                     0.048      0.752 f
  U2971/Y (AOI21X2MTR)                                   0.125      0.877 r
  U2907/Y (OAI21X4MTR)                                   0.086      0.963 f
  U5845/Y (CLKNAND2X2MTR)                                0.045      1.008 r
  U5338/Y (NAND2BX2MTR)                                  0.057      1.065 f
  U2227/Y (AOI21X1MTR)                                   0.080      1.145 r
  U5781/Y (OAI2BB1X2MTR)                                 0.065      1.210 f
  U4723/Y (OAI22X4MTR)                                   0.091      1.301 r
  U1241/Y (NOR2X4MTR)                                    0.051      1.353 f
  U15663/Y (OAI21BX2MTR)                                 0.067      1.420 r
  U0_BANK_TOP/vACC_0_reg_7__14_/D (DFFRQX4MTR)           0.000      1.420 r
  data arrival time                                                 1.420

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_7__14_/CK (DFFRQX4MTR)          0.000      1.600 r
  library setup time                                    -0.176      1.424
  data required time                                                1.424
  --------------------------------------------------------------------------
  data required time                                                1.424
  data arrival time                                                -1.420
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U1666/Y (INVX12MTR)                                    0.037      0.174 f
  U12245/Y (NAND3X12MTR)                                 0.051      0.225 r
  U12144/Y (INVX20MTR)                                   0.037      0.262 f
  U1723/Y (INVX12MTR)                                    0.034      0.296 r
  U14133/Y (INVX8MTR)                                    0.025      0.320 f
  U1673/Y (BUFX4MTR)                                     0.067      0.387 f
  U11419/Y (NAND2X2MTR)                                  0.032      0.419 r
  U10072/Y (OAI2B1X2MTR)                                 0.043      0.462 f
  U1179/Y (OAI21X2MTR)                                   0.084      0.546 r
  U10918/Y (NAND3X4MTR)                                  0.073      0.619 f
  U9815/Y (INVX4MTR)                                     0.049      0.667 r
  U10916/Y (NAND2X2MTR)                                  0.058      0.725 f
  U4392/Y (INVX2MTR)                                     0.042      0.767 r
  U11415/Y (AOI2BB1X4MTR)                                0.084      0.851 r
  U5350/Y (NAND2X4MTR)                                   0.055      0.906 f
  U531/Y (NAND2X4MTR)                                    0.049      0.955 r
  U5816/Y (NAND2X6MTR)                                   0.063      1.017 f
  U11066/Y (AOI21X4MTR)                                  0.079      1.097 r
  U11065/Y (XNOR2X2MTR)                                  0.075      1.171 r
  U10778/Y (OAI22X2MTR)                                  0.087      1.258 f
  U1489/Y (NOR2X4MTR)                                    0.083      1.341 r
  U7867/Y (NAND2X3MTR)                                   0.054      1.395 f
  U11222/Y (OAI2BB1X4MTR)                                0.052      1.447 r
  U10476/Y (OAI22X2MTR)                                  0.047      1.494 f
  U0_BANK_TOP/vACC_0_reg_5__3_/D (DFFRHQX4MTR)           0.000      1.494 f
  data arrival time                                                 1.494

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_5__3_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.102      1.498
  data required time                                                1.498
  --------------------------------------------------------------------------
  data required time                                                1.498
  data arrival time                                                -1.494
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_382_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U10440/Y (NOR2X8MTR)                                   0.058      0.248 r
  U15327/Y (NAND3X6MTR)                                  0.063      0.311 f
  U16513/Y (OAI2B1X8MTR)                                 0.046      0.358 r
  U1211/Y (INVX8MTR)                                     0.038      0.396 f
  U1111/Y (BUFX8MTR)                                     0.076      0.472 f
  U13429/Y (INVX4MTR)                                    0.046      0.518 r
  U17417/Y (NAND2X2MTR)                                  0.054      0.572 f
  U15559/Y (OAI211X4MTR)                                 0.056      0.628 r
  U465/Y (INVX2MTR)                                      0.085      0.713 f
  U17422/Y (NAND2X2MTR)                                  0.077      0.790 r
  U10656/Y (AND2X2MTR)                                   0.121      0.911 r
  U17424/Y (NAND3X2MTR)                                  0.092      1.003 f
  U18065/Y (NOR4X2MTR)                                   0.196      1.199 r
  U3250/Y (NAND2X2MTR)                                   0.082      1.281 f
  U2803/Y (NAND2X2MTR)                                   0.051      1.332 r
  U10616/Y (AND2X4MTR)                                   0.111      1.443 r
  U14811/Y (NOR2X1MTR)                                   0.038      1.481 f
  PIM_result_reg_382_/D (DFFRHQX2MTR)                    0.000      1.481 f
  data arrival time                                                 1.481

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_382_/CK (DFFRHQX2MTR)                   0.000      1.600 r
  library setup time                                    -0.115      1.485
  data required time                                                1.485
  --------------------------------------------------------------------------
  data required time                                                1.485
  data arrival time                                                -1.481
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.116      0.116 f
  U9317/Y (INVX3MTR)                                     0.040      0.156 r
  U1221/Y (CLKNAND2X2MTR)                                0.052      0.207 f
  U5689/Y (INVX2MTR)                                     0.080      0.288 r
  U10774/Y (CLKNAND2X2MTR)                               0.052      0.340 f
  U1110/Y (NOR2BX2MTR)                                   0.088      0.428 f
  U6862/Y (OAI211X2MTR)                                  0.085      0.514 r
  U7640/Y (INVX2MTR)                                     0.047      0.560 f
  U3063/Y (NAND2X3MTR)                                   0.055      0.615 r
  U6737/Y (INVX3MTR)                                     0.045      0.660 f
  U8350/Y (NOR2X6MTR)                                    0.076      0.736 r
  U1491/Y (OAI21X4MTR)                                   0.071      0.807 f
  U10557/Y (AOI21X6MTR)                                  0.081      0.888 r
  U10798/Y (OAI21X6MTR)                                  0.064      0.953 f
  U1577/Y (BUFX10MTR)                                    0.083      1.035 f
  U330/Y (AOI2B1X2MTR)                                   0.075      1.111 r
  U3257/Y (XNOR2X1MTR)                                   0.100      1.210 r
  U3723/Y (AOI2B1X4MTR)                                  0.075      1.285 f
  U4243/Y (NAND2X2MTR)                                   0.055      1.340 r
  U3208/Y (INVX2MTR)                                     0.041      1.381 f
  U7883/Y (OAI21X2MTR)                                   0.067      1.448 r
  U0_BANK_TOP/vACC_3_reg_2__9_/D (DFFRHQX1MTR)           0.000      1.448 r
  data arrival time                                                 1.448

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_2__9_/CK (DFFRHQX1MTR)          0.000      1.600 r
  library setup time                                    -0.148      1.452
  data required time                                                1.452
  --------------------------------------------------------------------------
  data required time                                                1.452
  data arrival time                                                -1.448
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U1026/Y (INVX12MTR)                                    0.031      0.144 r
  U10636/Y (CLKNAND2X16MTR)                              0.044      0.188 f
  U11009/Y (CLKNAND2X16MTR)                              0.039      0.227 r
  U15553/Y (INVX4MTR)                                    0.034      0.260 f
  U5182/Y (INVX4MTR)                                     0.049      0.309 r
  U4593/Y (INVX8MTR)                                     0.034      0.343 f
  U15916/Y (NAND2BX4MTR)                                 0.080      0.424 f
  U15851/Y (NOR2X3MTR)                                   0.065      0.488 r
  U15852/Y (AOI2BB1X4MTR)                                0.114      0.602 r
  U10673/Y (OAI2B1X8MTR)                                 0.055      0.658 f
  U12979/Y (AOI21X2MTR)                                  0.083      0.740 r
  U11395/Y (XNOR2X2MTR)                                  0.093      0.833 r
  U15625/Y (NOR2X4MTR)                                   0.056      0.889 f
  U15475/Y (NAND2BX4MTR)                                 0.095      0.985 f
  U11769/Y (NAND2X2MTR)                                  0.049      1.034 r
  U9178/Y (NAND2X4MTR)                                   0.054      1.088 f
  U11392/Y (AOI21X6MTR)                                  0.089      1.177 r
  U15516/Y (XOR2X4MTR)                                   0.104      1.281 r
  U15425/Y (NOR2X4MTR)                                   0.051      1.331 f
  U14915/Y (NOR3X1MTR)                                   0.088      1.420 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/D (DFFRQX2MTR)
                                                         0.000      1.420 r
  data arrival time                                                 1.420

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/CK (DFFRQX2MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.176      1.424
  data required time                                                1.424
  --------------------------------------------------------------------------
  data required time                                                1.424
  data arrival time                                                -1.420
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1661/Y (NAND3X12MTR)                                  0.096      0.247 f
  U1726/Y (INVX12MTR)                                    0.059      0.306 r
  U1729/Y (INVX8MTR)                                     0.038      0.344 f
  U1243/Y (INVX4MTR)                                     0.050      0.394 r
  U3125/Y (NAND2X2MTR)                                   0.053      0.447 f
  U5142/Y (NOR2X1MTR)                                    0.057      0.504 r
  U3089/Y (NOR2X1MTR)                                    0.046      0.549 f
  U1771/Y (OAI21X2MTR)                                   0.042      0.592 r
  U5544/Y (NOR2X3MTR)                                    0.047      0.638 f
  U5029/Y (NAND2X4MTR)                                   0.043      0.682 r
  U4939/Y (INVX2MTR)                                     0.031      0.712 f
  U5962/Y (NAND2X2MTR)                                   0.043      0.755 r
  U746/Y (NAND2X2MTR)                                    0.065      0.820 f
  U1588/Y (NOR2X2MTR)                                    0.087      0.908 r
  U1342/Y (NAND2X3MTR)                                   0.069      0.976 f
  U11116/Y (NAND2X6MTR)                                  0.055      1.031 r
  U466/Y (INVX1MTR)                                      0.041      1.073 f
  U10971/Y (OAI2B1X2MTR)                                 0.078      1.150 r
  U11672/Y (XOR2X2MTR)                                   0.098      1.248 r
  U1582/Y (OAI21X4MTR)                                   0.080      1.328 f
  U1408/Y (OAI21X4MTR)                                   0.106      1.434 r
  U1464/Y (OAI22X2MTR)                                   0.060      1.494 f
  U0_BANK_TOP/vACC_0_reg_7__5_/D (DFFRHQX4MTR)           0.000      1.494 f
  data arrival time                                                 1.494

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_7__5_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.102      1.498
  data required time                                                1.498
  --------------------------------------------------------------------------
  data required time                                                1.498
  data arrival time                                                -1.494
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1661/Y (NAND3X12MTR)                                  0.096      0.247 f
  U1726/Y (INVX12MTR)                                    0.059      0.306 r
  U1728/Y (INVX4MTR)                                     0.045      0.351 f
  U1205/Y (INVX2MTR)                                     0.077      0.428 r
  U5620/Y (CLKNAND2X2MTR)                                0.056      0.483 f
  U6137/Y (CLKNAND2X2MTR)                                0.043      0.527 r
  U5578/Y (OAI21X2MTR)                                   0.063      0.590 f
  U6726/Y (NAND2X4MTR)                                   0.065      0.655 r
  U7473/Y (CLKNAND2X4MTR)                                0.049      0.704 f
  U1014/Y (OAI21X3MTR)                                   0.088      0.792 r
  U1657/Y (NAND2X2MTR)                                   0.064      0.857 f
  U11267/Y (NAND2BX4MTR)                                 0.049      0.905 r
  U6510/Y (NAND2X4MTR)                                   0.043      0.949 f
  U6465/Y (NAND2X6MTR)                                   0.044      0.993 r
  U1412/Y (BUFX10MTR)                                    0.075      1.068 r
  U304/Y (AOI21X4MTR)                                    0.057      1.124 f
  U11581/Y (XNOR2X8MTR)                                  0.084      1.209 f
  U11579/Y (AOI21X6MTR)                                  0.095      1.303 r
  U9079/Y (NOR2X4MTR)                                    0.039      1.342 f
  U9066/Y (NOR2BX4MTR)                                   0.078      1.420 r
  U11223/Y (OAI2BB2X2MTR)                                0.061      1.481 f
  U0_BANK_TOP/vACC_3_reg_6__3_/D (DFFRHQX2MTR)           0.000      1.481 f
  data arrival time                                                 1.481

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_6__3_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.114      1.486
  data required time                                                1.486
  --------------------------------------------------------------------------
  data required time                                                1.486
  data arrival time                                                -1.481
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U9364/Y (BUFX3MTR)                                     0.099      0.236 r
  U3173/Y (INVX4MTR)                                     0.032      0.269 f
  U11463/Y (OAI22X2MTR)                                  0.081      0.349 r
  U9091/Y (OAI2BB1X2MTR)                                 0.117      0.466 r
  U6163/Y (NAND2X4MTR)                                   0.046      0.512 f
  U11380/Y (NOR2X3MTR)                                   0.068      0.580 r
  U2859/Y (INVX2MTR)                                     0.045      0.625 f
  U3532/Y (NOR2X2MTR)                                    0.080      0.704 r
  U2503/Y (INVX2MTR)                                     0.048      0.752 f
  U2971/Y (AOI21X2MTR)                                   0.125      0.877 r
  U2907/Y (OAI21X4MTR)                                   0.086      0.963 f
  U5845/Y (CLKNAND2X2MTR)                                0.045      1.008 r
  U5338/Y (NAND2BX2MTR)                                  0.057      1.065 f
  U2227/Y (AOI21X1MTR)                                   0.080      1.145 r
  U5781/Y (OAI2BB1X2MTR)                                 0.065      1.210 f
  U4723/Y (OAI22X4MTR)                                   0.091      1.301 r
  U1241/Y (NOR2X4MTR)                                    0.051      1.353 f
  U15662/Y (OAI21BX2MTR)                                 0.066      1.419 r
  U0_BANK_TOP/vACC_1_reg_7__14_/D (DFFRQX1MTR)           0.000      1.419 r
  data arrival time                                                 1.419

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_7__14_/CK (DFFRQX1MTR)          0.000      1.600 r
  library setup time                                    -0.177      1.423
  data required time                                                1.423
  --------------------------------------------------------------------------
  data required time                                                1.423
  data arrival time                                                -1.419
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.116      0.116 f
  U9317/Y (INVX3MTR)                                     0.040      0.156 r
  U1221/Y (CLKNAND2X2MTR)                                0.052      0.207 f
  U5689/Y (INVX2MTR)                                     0.080      0.288 r
  U10774/Y (CLKNAND2X2MTR)                               0.052      0.340 f
  U1110/Y (NOR2BX2MTR)                                   0.088      0.428 f
  U6862/Y (OAI211X2MTR)                                  0.085      0.514 r
  U7640/Y (INVX2MTR)                                     0.047      0.560 f
  U3063/Y (NAND2X3MTR)                                   0.055      0.615 r
  U6737/Y (INVX3MTR)                                     0.045      0.660 f
  U8350/Y (NOR2X6MTR)                                    0.076      0.736 r
  U1491/Y (OAI21X4MTR)                                   0.071      0.807 f
  U10557/Y (AOI21X6MTR)                                  0.081      0.888 r
  U10798/Y (OAI21X6MTR)                                  0.064      0.953 f
  U1577/Y (BUFX10MTR)                                    0.083      1.035 f
  U8054/Y (AOI21X3MTR)                                   0.077      1.113 r
  U234/Y (XNOR2X2MTR)                                    0.078      1.191 r
  U7145/Y (NAND2X2MTR)                                   0.069      1.259 f
  U7078/Y (OAI211X4MTR)                                  0.061      1.320 r
  U929/Y (INVX3MTR)                                      0.055      1.375 f
  U11428/Y (OAI21BX2MTR)                                 0.072      1.447 r
  U0_BANK_TOP/vACC_3_reg_2__14_/D (DFFRHQX1MTR)          0.000      1.447 r
  data arrival time                                                 1.447

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_2__14_/CK (DFFRHQX1MTR)         0.000      1.600 r
  library setup time                                    -0.148      1.452
  data required time                                                1.452
  --------------------------------------------------------------------------
  data required time                                                1.452
  data arrival time                                                -1.447
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_68_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U10104/Y (NAND2X4MTR)                                  0.043      0.337 f
  U1154/Y (INVX4MTR)                                     0.048      0.385 r
  U17501/Y (INVX4MTR)                                    0.048      0.433 f
  U10986/Y (AOI22X2MTR)                                  0.080      0.513 r
  U15747/Y (OAI211X4MTR)                                 0.094      0.607 f
  U9812/Y (NOR2X4MTR)                                    0.093      0.699 r
  U1633/Y (NAND2X4MTR)                                   0.058      0.757 f
  U10290/Y (NOR2X4MTR)                                   0.064      0.821 r
  U2314/Y (NAND3X4MTR)                                   0.073      0.894 f
  U12039/Y (INVX4MTR)                                    0.045      0.939 r
  U11237/Y (NAND2X4MTR)                                  0.042      0.981 f
  U474/Y (INVX4MTR)                                      0.040      1.021 r
  U2232/Y (NAND3X8MTR)                                   0.062      1.083 f
  U10506/Y (NOR2X2MTR)                                   0.086      1.169 r
  U6244/Y (CLKNAND2X2MTR)                                0.073      1.242 f
  U11684/Y (OAI211X2MTR)                                 0.099      1.341 r
  U11682/Y (AOI21X2MTR)                                  0.060      1.401 f
  U14658/Y (NOR2X1MTR)                                   0.071      1.472 r
  PIM_result_reg_68_/D (DFFRHQX2MTR)                     0.000      1.472 r
  data arrival time                                                 1.472

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_68_/CK (DFFRHQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.124      1.476
  data required time                                                1.476
  --------------------------------------------------------------------------
  data required time                                                1.476
  data arrival time                                                -1.472
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_196_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U10104/Y (NAND2X4MTR)                                  0.043      0.337 f
  U1154/Y (INVX4MTR)                                     0.048      0.385 r
  U17501/Y (INVX4MTR)                                    0.048      0.433 f
  U10986/Y (AOI22X2MTR)                                  0.080      0.513 r
  U15747/Y (OAI211X4MTR)                                 0.094      0.607 f
  U9812/Y (NOR2X4MTR)                                    0.093      0.699 r
  U1633/Y (NAND2X4MTR)                                   0.058      0.757 f
  U10290/Y (NOR2X4MTR)                                   0.064      0.821 r
  U2314/Y (NAND3X4MTR)                                   0.073      0.894 f
  U12039/Y (INVX4MTR)                                    0.045      0.939 r
  U11237/Y (NAND2X4MTR)                                  0.042      0.981 f
  U474/Y (INVX4MTR)                                      0.040      1.021 r
  U2232/Y (NAND3X8MTR)                                   0.062      1.083 f
  U10506/Y (NOR2X2MTR)                                   0.086      1.169 r
  U6244/Y (CLKNAND2X2MTR)                                0.073      1.242 f
  U11684/Y (OAI211X2MTR)                                 0.099      1.341 r
  U11682/Y (AOI21X2MTR)                                  0.060      1.401 f
  U14657/Y (NOR2X1MTR)                                   0.071      1.472 r
  PIM_result_reg_196_/D (DFFRHQX2MTR)                    0.000      1.472 r
  data arrival time                                                 1.472

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_196_/CK (DFFRHQX2MTR)                   0.000      1.600 r
  library setup time                                    -0.124      1.476
  data required time                                                1.476
  --------------------------------------------------------------------------
  data required time                                                1.476
  data arrival time                                                -1.472
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_324_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U10104/Y (NAND2X4MTR)                                  0.043      0.337 f
  U1154/Y (INVX4MTR)                                     0.048      0.385 r
  U17501/Y (INVX4MTR)                                    0.048      0.433 f
  U10986/Y (AOI22X2MTR)                                  0.080      0.513 r
  U15747/Y (OAI211X4MTR)                                 0.094      0.607 f
  U9812/Y (NOR2X4MTR)                                    0.093      0.699 r
  U1633/Y (NAND2X4MTR)                                   0.058      0.757 f
  U10290/Y (NOR2X4MTR)                                   0.064      0.821 r
  U2314/Y (NAND3X4MTR)                                   0.073      0.894 f
  U12039/Y (INVX4MTR)                                    0.045      0.939 r
  U11237/Y (NAND2X4MTR)                                  0.042      0.981 f
  U474/Y (INVX4MTR)                                      0.040      1.021 r
  U2232/Y (NAND3X8MTR)                                   0.062      1.083 f
  U10506/Y (NOR2X2MTR)                                   0.086      1.169 r
  U6244/Y (CLKNAND2X2MTR)                                0.073      1.242 f
  U11684/Y (OAI211X2MTR)                                 0.099      1.341 r
  U11682/Y (AOI21X2MTR)                                  0.060      1.401 f
  U14656/Y (NOR2X1MTR)                                   0.071      1.472 r
  PIM_result_reg_324_/D (DFFRHQX2MTR)                    0.000      1.472 r
  data arrival time                                                 1.472

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_324_/CK (DFFRHQX2MTR)                   0.000      1.600 r
  library setup time                                    -0.124      1.476
  data required time                                                1.476
  --------------------------------------------------------------------------
  data required time                                                1.476
  data arrival time                                                -1.472
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_452_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U10104/Y (NAND2X4MTR)                                  0.043      0.337 f
  U1154/Y (INVX4MTR)                                     0.048      0.385 r
  U17501/Y (INVX4MTR)                                    0.048      0.433 f
  U10986/Y (AOI22X2MTR)                                  0.080      0.513 r
  U15747/Y (OAI211X4MTR)                                 0.094      0.607 f
  U9812/Y (NOR2X4MTR)                                    0.093      0.699 r
  U1633/Y (NAND2X4MTR)                                   0.058      0.757 f
  U10290/Y (NOR2X4MTR)                                   0.064      0.821 r
  U2314/Y (NAND3X4MTR)                                   0.073      0.894 f
  U12039/Y (INVX4MTR)                                    0.045      0.939 r
  U11237/Y (NAND2X4MTR)                                  0.042      0.981 f
  U474/Y (INVX4MTR)                                      0.040      1.021 r
  U2232/Y (NAND3X8MTR)                                   0.062      1.083 f
  U10506/Y (NOR2X2MTR)                                   0.086      1.169 r
  U6244/Y (CLKNAND2X2MTR)                                0.073      1.242 f
  U11684/Y (OAI211X2MTR)                                 0.099      1.341 r
  U11682/Y (AOI21X2MTR)                                  0.060      1.401 f
  U14655/Y (NOR2X1MTR)                                   0.071      1.472 r
  PIM_result_reg_452_/D (DFFRHQX2MTR)                    0.000      1.472 r
  data arrival time                                                 1.472

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_452_/CK (DFFRHQX2MTR)                   0.000      1.600 r
  library setup time                                    -0.124      1.476
  data required time                                                1.476
  --------------------------------------------------------------------------
  data required time                                                1.476
  data arrival time                                                -1.472
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 r
  U1363/Y (INVX4MTR)                                     0.042      0.171 f
  U7801/Y (INVX3MTR)                                     0.039      0.210 r
  U1333/Y (NAND2BX4MTR)                                  0.079      0.289 r
  U11450/Y (NAND2BX1MTR)                                 0.069      0.358 r
  U16439/Y (CLKNAND2X2MTR)                               0.042      0.400 f
  U10433/Y (NOR2X2MTR)                                   0.065      0.465 r
  U16440/Y (NAND4X4MTR)                                  0.095      0.561 f
  U3049/Y (INVX1MTR)                                     0.056      0.617 r
  U7904/Y (CLKNAND2X2MTR)                                0.057      0.674 f
  U4965/Y (NOR2X4MTR)                                    0.080      0.754 r
  U642/Y (OAI21X6MTR)                                    0.064      0.818 f
  U11184/Y (AOI21X4MTR)                                  0.093      0.911 r
  U1462/Y (OAI21X8MTR)                                   0.078      0.988 f
  U9389/Y (BUFX8MTR)                                     0.088      1.076 f
  U11436/Y (AOI21X2MTR)                                  0.076      1.153 r
  U2242/Y (XNOR2X2MTR)                                   0.092      1.244 r
  U2815/Y (OAI22X4MTR)                                   0.090      1.334 f
  U6315/Y (NOR2X4MTR)                                    0.085      1.418 r
  U5718/Y (OAI21BX2MTR)                                  0.063      1.481 f
  U0_BANK_TOP/vACC_0_reg_4__10_/D (DFFRHQX2MTR)          0.000      1.481 f
  data arrival time                                                 1.481

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_4__10_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.114      1.486
  data required time                                                1.486
  --------------------------------------------------------------------------
  data required time                                                1.486
  data arrival time                                                -1.481
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_exp_align_reg_6_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/Q (DFFRHQX1MTR)
                                                         0.145      0.145 f
  U16482/Y (INVX1MTR)                                    0.043      0.189 r
  U16483/Y (NOR2X2MTR)                                   0.044      0.232 f
  U7800/Y (INVX2MTR)                                     0.050      0.282 r
  U8861/Y (INVX4MTR)                                     0.043      0.325 f
  U10156/Y (CLKNAND2X2MTR)                               0.038      0.364 r
  U11384/Y (CLKNAND2X2MTR)                               0.041      0.404 f
  U5125/Y (NAND3BX2MTR)                                  0.114      0.518 f
  U8682/Y (OR3X4MTR)                                     0.116      0.633 f
  U6090/Y (NOR2X2MTR)                                    0.057      0.691 r
  U11364/Y (AND2X4MTR)                                   0.111      0.801 r
  U4926/Y (NOR2X4MTR)                                    0.035      0.837 f
  U10925/Y (AOI21X4MTR)                                  0.108      0.945 r
  U10471/Y (OAI2B1X8MTR)                                 0.082      1.027 f
  U8021/Y (INVX3MTR)                                     0.041      1.068 r
  U9156/Y (NAND2BX2MTR)                                  0.043      1.111 f
  U7116/Y (NAND3X2MTR)                                   0.050      1.161 r
  U9112/Y (OAI211X4MTR)                                  0.078      1.239 f
  U11454/Y (AOI2BB1X4MTR)                                0.098      1.337 r
  U1981/Y (NAND2X3MTR)                                   0.056      1.393 f
  U11383/Y (OAI2BB1X4MTR)                                0.053      1.446 r
  U69/Y (OAI2BB2X2MTR)                                   0.052      1.498 f
  U0_BANK_TOP/vACC_3_reg_7__1_/D (DFFRHQX4MTR)           0.000      1.498 f
  data arrival time                                                 1.498

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_7__1_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.098      1.502
  data required time                                                1.502
  --------------------------------------------------------------------------
  data required time                                                1.502
  data arrival time                                                -1.498
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.116      0.116 f
  U9317/Y (INVX3MTR)                                     0.040      0.156 r
  U1221/Y (CLKNAND2X2MTR)                                0.052      0.207 f
  U5689/Y (INVX2MTR)                                     0.080      0.288 r
  U10774/Y (CLKNAND2X2MTR)                               0.052      0.340 f
  U1110/Y (NOR2BX2MTR)                                   0.088      0.428 f
  U6862/Y (OAI211X2MTR)                                  0.085      0.514 r
  U7640/Y (INVX2MTR)                                     0.047      0.560 f
  U3063/Y (NAND2X3MTR)                                   0.055      0.615 r
  U6737/Y (INVX3MTR)                                     0.045      0.660 f
  U8350/Y (NOR2X6MTR)                                    0.076      0.736 r
  U1491/Y (OAI21X4MTR)                                   0.071      0.807 f
  U10557/Y (AOI21X6MTR)                                  0.081      0.888 r
  U10798/Y (OAI21X6MTR)                                  0.064      0.953 f
  U1577/Y (BUFX10MTR)                                    0.083      1.035 f
  U8054/Y (AOI21X3MTR)                                   0.077      1.113 r
  U234/Y (XNOR2X2MTR)                                    0.078      1.191 r
  U7145/Y (NAND2X2MTR)                                   0.069      1.259 f
  U7078/Y (OAI211X4MTR)                                  0.061      1.320 r
  U929/Y (INVX3MTR)                                      0.055      1.375 f
  U11429/Y (OAI21BX2MTR)                                 0.072      1.447 r
  U0_BANK_TOP/vACC_2_reg_2__14_/D (DFFRHQX1MTR)          0.000      1.447 r
  data arrival time                                                 1.447

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_2__14_/CK (DFFRHQX1MTR)         0.000      1.600 r
  library setup time                                    -0.148      1.452
  data required time                                                1.452
  --------------------------------------------------------------------------
  data required time                                                1.452
  data arrival time                                                -1.447
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.142      0.142 r
  U8955/Y (INVX12MTR)                                    0.036      0.178 f
  U1710/Y (NAND3X8MTR)                                   0.053      0.231 r
  U1684/Y (INVX4MTR)                                     0.053      0.285 f
  U1683/Y (INVX6MTR)                                     0.049      0.333 r
  U1252/Y (NOR2X1MTR)                                    0.041      0.374 f
  U10855/Y (AOI21X2MTR)                                  0.065      0.439 r
  U1134/Y (NAND3X2MTR)                                   0.079      0.518 f
  U1088/Y (NAND2X2MTR)                                   0.052      0.570 r
  U5531/Y (NAND2X2MTR)                                   0.070      0.641 f
  U4963/Y (CLKNAND2X2MTR)                                0.071      0.711 r
  U2088/Y (CLKAND2X2MTR)                                 0.108      0.820 r
  U10926/Y (OAI2BB1X4MTR)                                0.102      0.922 r
  U15436/Y (NAND3X2MTR)                                  0.069      0.990 f
  U5328/Y (NAND2X2MTR)                                   0.067      1.057 r
  U5790/Y (OAI22X1MTR)                                   0.075      1.131 f
  U6339/Y (OAI21X2MTR)                                   0.095      1.226 r
  U6293/Y (CLKNAND2X2MTR)                                0.086      1.312 f
  U116/Y (NOR2X4MTR)                                     0.082      1.394 r
  U5713/Y (OAI22X1MTR)                                   0.070      1.464 f
  U0_BANK_TOP/vACC_3_reg_5__15_/D (DFFRQX1MTR)           0.000      1.464 f
  data arrival time                                                 1.464

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_5__15_/CK (DFFRQX1MTR)          0.000      1.600 r
  library setup time                                    -0.131      1.469
  data required time                                                1.469
  --------------------------------------------------------------------------
  data required time                                                1.469
  data arrival time                                                -1.464
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.132      0.132 f
  U610/Y (BUFX14MTR)                                     0.088      0.220 f
  U1707/Y (CLKNAND2X16MTR)                               0.046      0.266 r
  U1290/Y (BUFX8MTR)                                     0.070      0.336 r
  U1268/Y (INVX4MTR)                                     0.040      0.375 f
  U11470/Y (AOI22X2MTR)                                  0.064      0.439 r
  U1126/Y (NAND3X2MTR)                                   0.080      0.519 f
  U721/Y (AND2X2MTR)                                     0.120      0.639 f
  U676/Y (NAND2X2MTR)                                    0.071      0.710 r
  U3188/Y (NAND2X1MTR)                                   0.082      0.792 f
  U7278/Y (NAND2BX1MTR)                                  0.134      0.926 f
  U7272/Y (INVX2MTR)                                     0.050      0.976 r
  U5830/Y (CLKNAND2X2MTR)                                0.053      1.029 f
  U11471/Y (OAI211X4MTR)                                 0.125      1.153 r
  U10572/Y (NAND3X12MTR)                                 0.081      1.234 f
  U7941/Y (NAND2X4MTR)                                   0.055      1.289 r
  U7926/Y (INVX2MTR)                                     0.045      1.334 f
  U14567/Y (OAI31X1MTR)                                  0.107      1.440 r
  U0_BANK_TOP/vACC_2_reg_3__17_/D (DFFRHQX1MTR)          0.000      1.440 r
  data arrival time                                                 1.440

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_3__17_/CK (DFFRHQX1MTR)         0.000      1.600 r
  library setup time                                    -0.155      1.445
  data required time                                                1.445
  --------------------------------------------------------------------------
  data required time                                                1.445
  data arrival time                                                -1.440
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 r
  U1363/Y (INVX4MTR)                                     0.042      0.171 f
  U7801/Y (INVX3MTR)                                     0.039      0.210 r
  U1333/Y (NAND2BX4MTR)                                  0.079      0.289 r
  U11450/Y (NAND2BX1MTR)                                 0.069      0.358 r
  U16439/Y (CLKNAND2X2MTR)                               0.042      0.400 f
  U10433/Y (NOR2X2MTR)                                   0.065      0.465 r
  U16440/Y (NAND4X4MTR)                                  0.095      0.561 f
  U3049/Y (INVX1MTR)                                     0.056      0.617 r
  U7904/Y (CLKNAND2X2MTR)                                0.057      0.674 f
  U4965/Y (NOR2X4MTR)                                    0.080      0.754 r
  U642/Y (OAI21X6MTR)                                    0.064      0.818 f
  U11184/Y (AOI21X4MTR)                                  0.093      0.911 r
  U1462/Y (OAI21X8MTR)                                   0.078      0.988 f
  U9389/Y (BUFX8MTR)                                     0.088      1.076 f
  U11436/Y (AOI21X2MTR)                                  0.076      1.153 r
  U2242/Y (XNOR2X2MTR)                                   0.092      1.244 r
  U2815/Y (OAI22X4MTR)                                   0.090      1.334 f
  U6315/Y (NOR2X4MTR)                                    0.085      1.418 r
  U7899/Y (OAI21BX2MTR)                                  0.063      1.481 f
  U0_BANK_TOP/vACC_1_reg_4__10_/D (DFFRHQX2MTR)          0.000      1.481 f
  data arrival time                                                 1.481

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_4__10_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.114      1.486
  data required time                                                1.486
  --------------------------------------------------------------------------
  data required time                                                1.486
  data arrival time                                                -1.481
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U11700/Y (NOR2X6MTR)                                   0.030      0.266 f
  U1267/Y (INVX6MTR)                                     0.028      0.294 r
  U10431/Y (NAND2X8MTR)                                  0.045      0.339 f
  U15461/Y (INVX8MTR)                                    0.055      0.394 r
  U15597/Y (INVX4MTR)                                    0.043      0.436 f
  U876/Y (INVX4MTR)                                      0.065      0.502 r
  U16551/Y (OAI21X2MTR)                                  0.061      0.563 f
  U681/Y (NOR2X2MTR)                                     0.084      0.647 r
  U5464/Y (NAND2X2MTR)                                   0.072      0.719 f
  U540/Y (NOR2X2MTR)                                     0.090      0.809 r
  U16559/Y (NAND3X4MTR)                                  0.081      0.890 f
  U2275/Y (NOR2X2MTR)                                    0.100      0.990 r
  U227/Y (OAI21X2MTR)                                    0.081      1.071 f
  U17557/Y (NOR2X2MTR)                                   0.109      1.180 r
  U5874/Y (NAND2X1MTR)                                   0.082      1.262 f
  U9141/Y (OAI211X2MTR)                                  0.056      1.319 r
  U10598/Y (NOR2X2MTR)                                   0.060      1.379 f
  U15182/Y (NOR2X1MTR)                                   0.051      1.430 r
  PIM_result_reg_2_/D (DFFRQX2MTR)                       0.000      1.430 r
  data arrival time                                                 1.430

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_2_/CK (DFFRQX2MTR)                      0.000      1.600 r
  library setup time                                    -0.166      1.434
  data required time                                                1.434
  --------------------------------------------------------------------------
  data required time                                                1.434
  data arrival time                                                -1.430
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_258_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U11700/Y (NOR2X6MTR)                                   0.030      0.266 f
  U1267/Y (INVX6MTR)                                     0.028      0.294 r
  U10431/Y (NAND2X8MTR)                                  0.045      0.339 f
  U15461/Y (INVX8MTR)                                    0.055      0.394 r
  U15597/Y (INVX4MTR)                                    0.043      0.436 f
  U876/Y (INVX4MTR)                                      0.065      0.502 r
  U16551/Y (OAI21X2MTR)                                  0.061      0.563 f
  U681/Y (NOR2X2MTR)                                     0.084      0.647 r
  U5464/Y (NAND2X2MTR)                                   0.072      0.719 f
  U540/Y (NOR2X2MTR)                                     0.090      0.809 r
  U16559/Y (NAND3X4MTR)                                  0.081      0.890 f
  U2275/Y (NOR2X2MTR)                                    0.100      0.990 r
  U227/Y (OAI21X2MTR)                                    0.081      1.071 f
  U17557/Y (NOR2X2MTR)                                   0.109      1.180 r
  U5874/Y (NAND2X1MTR)                                   0.082      1.262 f
  U9141/Y (OAI211X2MTR)                                  0.056      1.319 r
  U10598/Y (NOR2X2MTR)                                   0.060      1.379 f
  U15076/Y (NOR2X1MTR)                                   0.051      1.430 r
  PIM_result_reg_258_/D (DFFRQX2MTR)                     0.000      1.430 r
  data arrival time                                                 1.430

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_258_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.166      1.434
  data required time                                                1.434
  --------------------------------------------------------------------------
  data required time                                                1.434
  data arrival time                                                -1.430
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_386_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U11700/Y (NOR2X6MTR)                                   0.030      0.266 f
  U1267/Y (INVX6MTR)                                     0.028      0.294 r
  U10431/Y (NAND2X8MTR)                                  0.045      0.339 f
  U15461/Y (INVX8MTR)                                    0.055      0.394 r
  U15597/Y (INVX4MTR)                                    0.043      0.436 f
  U876/Y (INVX4MTR)                                      0.065      0.502 r
  U16551/Y (OAI21X2MTR)                                  0.061      0.563 f
  U681/Y (NOR2X2MTR)                                     0.084      0.647 r
  U5464/Y (NAND2X2MTR)                                   0.072      0.719 f
  U540/Y (NOR2X2MTR)                                     0.090      0.809 r
  U16559/Y (NAND3X4MTR)                                  0.081      0.890 f
  U2275/Y (NOR2X2MTR)                                    0.100      0.990 r
  U227/Y (OAI21X2MTR)                                    0.081      1.071 f
  U17557/Y (NOR2X2MTR)                                   0.109      1.180 r
  U5874/Y (NAND2X1MTR)                                   0.082      1.262 f
  U9141/Y (OAI211X2MTR)                                  0.056      1.319 r
  U10598/Y (NOR2X2MTR)                                   0.060      1.379 f
  U15022/Y (NOR2X1MTR)                                   0.051      1.430 r
  PIM_result_reg_386_/D (DFFRQX2MTR)                     0.000      1.430 r
  data arrival time                                                 1.430

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_386_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.166      1.434
  data required time                                                1.434
  --------------------------------------------------------------------------
  data required time                                                1.434
  data arrival time                                                -1.430
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U1026/Y (INVX12MTR)                                    0.031      0.144 r
  U10636/Y (CLKNAND2X16MTR)                              0.044      0.188 f
  U11009/Y (CLKNAND2X16MTR)                              0.039      0.227 r
  U10709/Y (NAND2X12MTR)                                 0.042      0.269 f
  U2141/Y (INVX20MTR)                                    0.047      0.316 r
  U11000/Y (INVX18MTR)                                   0.038      0.354 f
  U15778/Y (BUFX20MTR)                                   0.070      0.424 f
  U10400/Y (INVX8MTR)                                    0.027      0.451 r
  U11264/Y (NAND2X8MTR)                                  0.042      0.493 f
  U15929/Y (INVX4MTR)                                    0.044      0.537 r
  U15928/Y (XNOR2X8MTR)                                  0.069      0.606 r
  U15733/Y (XNOR2X8MTR)                                  0.102      0.707 r
  U16730/Y (OR2X2MTR)                                    0.106      0.813 r
  U16071/Y (OAI2BB1X4MTR)                                0.100      0.913 r
  U11330/Y (XOR2X8MTR)                                   0.076      0.989 r
  U15399/Y (XOR2X4MTR)                                   0.107      1.097 r
  U3750/Y (NOR2X2MTR)                                    0.060      1.157 f
  U260/Y (BUFX2MTR)                                      0.104      1.261 f
  U3241/Y (INVX2MTR)                                     0.036      1.296 r
  U5752/Y (NAND2X2MTR)                                   0.043      1.340 f
  U15409/Y (XNOR2X1MTR)                                  0.071      1.411 f
  U15458/Y (NOR2X1MTR)                                   0.062      1.473 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_7_/D (DFFRHQX2MTR)
                                                         0.000      1.473 r
  data arrival time                                                 1.473

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_7_/CK (DFFRHQX2MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.123      1.477
  data required time                                                1.477
  --------------------------------------------------------------------------
  data required time                                                1.477
  data arrival time                                                -1.473
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.112      0.112 f
  U1389/Y (BUFX8MTR)                                     0.069      0.181 f
  U11975/Y (AND2X2MTR)                                   0.098      0.279 f
  U13002/Y (AOI22X1MTR)                                  0.097      0.376 r
  U11467/Y (NOR3BX4MTR)                                  0.126      0.502 r
  U11466/Y (NAND3BX4MTR)                                 0.087      0.589 f
  U931/Y (NAND3X2MTR)                                    0.067      0.656 r
  U8430/Y (INVX2MTR)                                     0.045      0.702 f
  U11474/Y (OAI21X6MTR)                                  0.066      0.768 r
  U7326/Y (NAND3X2MTR)                                   0.080      0.848 f
  U5350/Y (NAND2X4MTR)                                   0.067      0.915 r
  U531/Y (NAND2X4MTR)                                    0.052      0.967 f
  U5816/Y (NAND2X6MTR)                                   0.059      1.026 r
  U4748/Y (INVX3MTR)                                     0.043      1.068 f
  U297/Y (OAI21X4MTR)                                    0.068      1.136 r
  U7095/Y (XNOR2X2MTR)                                   0.089      1.225 r
  U1418/Y (AOI21X4MTR)                                   0.093      1.317 f
  U6297/Y (NAND2X4MTR)                                   0.047      1.364 r
  U8976/Y (NAND2X4MTR)                                   0.046      1.411 f
  U19191/Y (OAI22X2MTR)                                  0.057      1.467 r
  U0_BANK_TOP/vACC_3_reg_5__2_/D (DFFRHQX4MTR)           0.000      1.467 r
  data arrival time                                                 1.467

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_5__2_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.128      1.472
  data required time                                                1.472
  --------------------------------------------------------------------------
  data required time                                                1.472
  data arrival time                                                -1.467
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.117      0.117 f
  U7156/Y (BUFX8MTR)                                     0.076      0.193 f
  U11529/Y (NOR2BX2MTR)                                  0.108      0.301 r
  U8824/Y (OAI2B2X2MTR)                                  0.125      0.427 r
  U11191/Y (NAND3BX2MTR)                                 0.090      0.516 r
  U11190/Y (NAND3BX4MTR)                                 0.086      0.603 r
  U427/Y (NAND2BX2MTR)                                   0.107      0.710 r
  U785/Y (CLKNAND2X2MTR)                                 0.073      0.783 f
  U704/Y (NOR2X1MTR)                                     0.093      0.876 r
  U1571/Y (NAND2X4MTR)                                   0.063      0.939 f
  U9593/Y (NAND2X4MTR)                                   0.060      0.998 r
  U5543/Y (AOI21X1MTR)                                   0.083      1.081 f
  U237/Y (XNOR2X1MTR)                                    0.100      1.181 f
  U3711/Y (AOI2BB1X8MTR)                                 0.123      1.304 f
  U1518/Y (OAI21X6MTR)                                   0.071      1.376 r
  U9044/Y (INVX4MTR)                                     0.038      1.413 f
  U7004/Y (OAI22X2MTR)                                   0.052      1.465 r
  U0_BANK_TOP/vACC_3_reg_3__1_/D (DFFRHQX2MTR)           0.000      1.465 r
  data arrival time                                                 1.465

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_3__1_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.130      1.470
  data required time                                                1.470
  --------------------------------------------------------------------------
  data required time                                                1.470
  data arrival time                                                -1.465
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1661/Y (NAND3X12MTR)                                  0.096      0.247 f
  U1726/Y (INVX12MTR)                                    0.059      0.306 r
  U1728/Y (INVX4MTR)                                     0.045      0.351 f
  U1205/Y (INVX2MTR)                                     0.077      0.428 r
  U5620/Y (CLKNAND2X2MTR)                                0.056      0.483 f
  U6137/Y (CLKNAND2X2MTR)                                0.043      0.527 r
  U5578/Y (OAI21X2MTR)                                   0.063      0.590 f
  U6726/Y (NAND2X4MTR)                                   0.065      0.655 r
  U7473/Y (CLKNAND2X4MTR)                                0.049      0.704 f
  U1014/Y (OAI21X3MTR)                                   0.088      0.792 r
  U1657/Y (NAND2X2MTR)                                   0.064      0.857 f
  U11267/Y (NAND2BX4MTR)                                 0.049      0.905 r
  U6510/Y (NAND2X4MTR)                                   0.043      0.949 f
  U6465/Y (NAND2X6MTR)                                   0.044      0.993 r
  U1412/Y (BUFX10MTR)                                    0.075      1.068 r
  U1590/Y (AOI21X4MTR)                                   0.045      1.113 f
  U1589/Y (XNOR2X2MTR)                                   0.067      1.180 f
  U2214/Y (NOR2X2MTR)                                    0.077      1.257 r
  U1516/Y (NOR2X4MTR)                                    0.056      1.314 f
  U19055/Y (OAI222X2MTR)                                 0.078      1.392 r
  U0_BANK_TOP/vACC_3_reg_6__9_/D (DFFRQX4MTR)            0.000      1.392 r
  data arrival time                                                 1.392

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_6__9_/CK (DFFRQX4MTR)           0.000      1.600 r
  library setup time                                    -0.204      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.392
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1661/Y (NAND3X12MTR)                                  0.096      0.247 f
  U1726/Y (INVX12MTR)                                    0.059      0.306 r
  U1728/Y (INVX4MTR)                                     0.045      0.351 f
  U1205/Y (INVX2MTR)                                     0.077      0.428 r
  U5620/Y (CLKNAND2X2MTR)                                0.056      0.483 f
  U6137/Y (CLKNAND2X2MTR)                                0.043      0.527 r
  U5578/Y (OAI21X2MTR)                                   0.063      0.590 f
  U6726/Y (NAND2X4MTR)                                   0.065      0.655 r
  U7473/Y (CLKNAND2X4MTR)                                0.049      0.704 f
  U1014/Y (OAI21X3MTR)                                   0.088      0.792 r
  U1657/Y (NAND2X2MTR)                                   0.064      0.857 f
  U11267/Y (NAND2BX4MTR)                                 0.049      0.905 r
  U6510/Y (NAND2X4MTR)                                   0.043      0.949 f
  U6465/Y (NAND2X6MTR)                                   0.044      0.993 r
  U1412/Y (BUFX10MTR)                                    0.075      1.068 r
  U1590/Y (AOI21X4MTR)                                   0.045      1.113 f
  U1589/Y (XNOR2X2MTR)                                   0.067      1.180 f
  U2214/Y (NOR2X2MTR)                                    0.077      1.257 r
  U1516/Y (NOR2X4MTR)                                    0.056      1.314 f
  U19054/Y (OAI222X2MTR)                                 0.078      1.392 r
  U0_BANK_TOP/vACC_1_reg_6__9_/D (DFFRQX4MTR)            0.000      1.392 r
  data arrival time                                                 1.392

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_6__9_/CK (DFFRQX4MTR)           0.000      1.600 r
  library setup time                                    -0.204      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.392
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.116      0.116 f
  U9317/Y (INVX3MTR)                                     0.040      0.156 r
  U1221/Y (CLKNAND2X2MTR)                                0.052      0.207 f
  U5689/Y (INVX2MTR)                                     0.080      0.288 r
  U10774/Y (CLKNAND2X2MTR)                               0.052      0.340 f
  U1110/Y (NOR2BX2MTR)                                   0.088      0.428 f
  U6862/Y (OAI211X2MTR)                                  0.085      0.514 r
  U7640/Y (INVX2MTR)                                     0.047      0.560 f
  U3063/Y (NAND2X3MTR)                                   0.055      0.615 r
  U6737/Y (INVX3MTR)                                     0.045      0.660 f
  U8350/Y (NOR2X6MTR)                                    0.076      0.736 r
  U1491/Y (OAI21X4MTR)                                   0.071      0.807 f
  U10557/Y (AOI21X6MTR)                                  0.081      0.888 r
  U10798/Y (OAI21X6MTR)                                  0.064      0.953 f
  U1577/Y (BUFX10MTR)                                    0.083      1.035 f
  U8054/Y (AOI21X3MTR)                                   0.077      1.113 r
  U234/Y (XNOR2X2MTR)                                    0.078      1.191 r
  U7145/Y (NAND2X2MTR)                                   0.069      1.259 f
  U7078/Y (OAI211X4MTR)                                  0.061      1.320 r
  U929/Y (INVX3MTR)                                      0.055      1.375 f
  U11426/Y (OAI21BX2MTR)                                 0.072      1.447 r
  U0_BANK_TOP/vACC_1_reg_2__14_/D (DFFRHQX1MTR)          0.000      1.447 r
  data arrival time                                                 1.447

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_2__14_/CK (DFFRHQX1MTR)         0.000      1.600 r
  library setup time                                    -0.148      1.452
  data required time                                                1.452
  --------------------------------------------------------------------------
  data required time                                                1.452
  data arrival time                                                -1.447
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.142      0.142 r
  U9359/Y (NAND2X6MTR)                                   0.064      0.206 f
  U11079/Y (INVX12MTR)                                   0.054      0.260 r
  U1707/Y (CLKNAND2X16MTR)                               0.052      0.312 f
  U1610/Y (INVX4MTR)                                     0.055      0.367 r
  U16325/Y (CLKNAND2X2MTR)                               0.057      0.424 f
  U1094/Y (AOI21BX8MTR)                                  0.081      0.504 f
  U11997/Y (CLKAND2X4MTR)                                0.076      0.581 f
  U10833/Y (AOI21X8MTR)                                  0.076      0.656 r
  U3461/Y (NAND2X2MTR)                                   0.088      0.744 f
  U13021/Y (CLKAND2X2MTR)                                0.099      0.843 f
  U15304/Y (OAI2BB1X4MTR)                                0.097      0.940 f
  U2841/Y (AOI21X2MTR)                                   0.091      1.031 r
  U2077/Y (AND2X2MTR)                                    0.110      1.141 r
  U399/Y (OAI21X2MTR)                                    0.047      1.188 f
  U5772/Y (NAND3X2MTR)                                   0.049      1.237 r
  U5282/Y (INVX2MTR)                                     0.036      1.273 f
  U7891/Y (NOR2X3MTR)                                    0.055      1.328 r
  U6313/Y (NAND3X4MTR)                                   0.073      1.402 f
  U7020/Y (NAND2X4MTR)                                   0.049      1.450 r
  U8989/Y (OAI2B2X2MTR)                                  0.046      1.496 f
  U0_BANK_TOP/vACC_2_reg_6__6_/D (DFFRHQX4MTR)           0.000      1.496 f
  data arrival time                                                 1.496

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_6__6_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.099      1.501
  data required time                                                1.501
  --------------------------------------------------------------------------
  data required time                                                1.501
  data arrival time                                                -1.496
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U1666/Y (INVX12MTR)                                    0.037      0.174 f
  U1661/Y (NAND3X12MTR)                                  0.045      0.220 r
  U11998/Y (INVX10MTR)                                   0.038      0.258 f
  U1620/Y (INVX12MTR)                                    0.036      0.294 r
  U1352/Y (INVX6MTR)                                     0.032      0.326 f
  U10863/Y (AOI22X1MTR)                                  0.080      0.405 r
  U1185/Y (NAND3X2MTR)                                   0.082      0.487 f
  U5586/Y (CLKNAND2X2MTR)                                0.051      0.539 r
  U5546/Y (NAND2X2MTR)                                   0.072      0.611 f
  U6043/Y (INVX2MTR)                                     0.057      0.667 r
  U6007/Y (NAND2X4MTR)                                   0.050      0.717 f
  U5442/Y (CLKNAND2X2MTR)                                0.042      0.759 r
  U778/Y (NAND2X2MTR)                                    0.047      0.807 f
  U5374/Y (NAND2X2MTR)                                   0.049      0.856 r
  U14104/Y (NAND2X4MTR)                                  0.049      0.905 f
  U13732/Y (NAND2X4MTR)                                  0.046      0.951 r
  U9168/Y (NAND2X2MTR)                                   0.063      1.014 f
  U7151/Y (NAND2X2MTR)                                   0.056      1.070 r
  U6374/Y (NAND3X4MTR)                                   0.086      1.156 f
  U10572/Y (NAND3X12MTR)                                 0.066      1.222 r
  U7079/Y (NAND2X2MTR)                                   0.054      1.276 f
  U7062/Y (CLKNAND2X4MTR)                                0.048      1.323 r
  U7030/Y (INVX2MTR)                                     0.040      1.363 f
  U14854/Y (OAI21BX2MTR)                                 0.060      1.424 r
  U0_BANK_TOP/vACC_1_reg_3__21_/D (DFFRQX2MTR)           0.000      1.424 r
  data arrival time                                                 1.424

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_3__21_/CK (DFFRQX2MTR)          0.000      1.600 r
  library setup time                                    -0.172      1.428
  data required time                                                1.428
  --------------------------------------------------------------------------
  data required time                                                1.428
  data arrival time                                                -1.424
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U1026/Y (INVX12MTR)                                    0.031      0.144 r
  U10636/Y (CLKNAND2X16MTR)                              0.044      0.188 f
  U15348/Y (CLKNAND2X16MTR)                              0.054      0.242 r
  U15347/Y (INVX12MTR)                                   0.041      0.282 f
  U1220/Y (INVX12MTR)                                    0.039      0.322 r
  U10448/Y (INVX3MTR)                                    0.039      0.360 f
  U10427/Y (INVX1MTR)                                    0.070      0.430 r
  U8681/Y (CLKNAND2X2MTR)                                0.065      0.495 f
  U12315/Y (NOR2X2MTR)                                   0.089      0.584 r
  U6718/Y (OAI21X2MTR)                                   0.075      0.660 f
  U6000/Y (AOI21X2MTR)                                   0.076      0.735 r
  U17027/Y (OAI21X1MTR)                                  0.080      0.816 f
  U7333/Y (XNOR2X1MTR)                                   0.073      0.888 r
  U17029/Y (NOR2BX2MTR)                                  0.156      1.044 r
  U8153/Y (NOR2X2MTR)                                    0.059      1.103 f
  U9349/Y (INVX2MTR)                                     0.054      1.157 r
  U17495/Y (CLKNAND2X2MTR)                               0.046      1.202 f
  U11604/Y (XNOR2X2MTR)                                  0.094      1.297 f
  U11567/Y (INVX3MTR)                                    0.051      1.348 r
  U10371/Y (NAND3BX4MTR)                                 0.060      1.409 f
  U16043/Y (NOR2BX4MTR)                                  0.082      1.491 f
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/D (DFFRHQX8MTR)
                                                         0.000      1.491 f
  data arrival time                                                 1.491

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.104      1.496
  data required time                                                1.496
  --------------------------------------------------------------------------
  data required time                                                1.496
  data arrival time                                                -1.491
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U1026/Y (INVX12MTR)                                    0.031      0.144 r
  U10636/Y (CLKNAND2X16MTR)                              0.044      0.188 f
  U11009/Y (CLKNAND2X16MTR)                              0.039      0.227 r
  U10709/Y (NAND2X12MTR)                                 0.042      0.269 f
  U2141/Y (INVX20MTR)                                    0.047      0.316 r
  U11000/Y (INVX18MTR)                                   0.038      0.354 f
  U521/Y (NOR2X4MTR)                                     0.060      0.414 r
  U15714/Y (INVX4MTR)                                    0.051      0.465 f
  U15797/Y (NOR2X4MTR)                                   0.062      0.526 r
  U10980/Y (XNOR2X2MTR)                                  0.108      0.634 r
  U10979/Y (XNOR2X2MTR)                                  0.114      0.748 r
  U10612/Y (XNOR2X2MTR)                                  0.128      0.876 r
  U10390/Y (XNOR2X2MTR)                                  0.102      0.978 r
  U15925/Y (NAND2BX2MTR)                                 0.074      1.052 f
  U11292/Y (OAI2BB1X4MTR)                                0.098      1.150 f
  U2149/Y (OAI21X6MTR)                                   0.082      1.232 r
  U2157/Y (INVX2MTR)                                     0.046      1.279 f
  U14919/Y (OAI21X2MTR)                                  0.080      1.358 r
  U14917/Y (XNOR2X2MTR)                                  0.084      1.443 r
  U15809/Y (NOR2X2MTR)                                   0.041      1.483 f
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_6_/D (DFFRHQX2MTR)
                                                         0.000      1.483 f
  data arrival time                                                 1.483

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_6_/CK (DFFRHQX2MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.112      1.488
  data required time                                                1.488
  --------------------------------------------------------------------------
  data required time                                                1.488
  data arrival time                                                -1.483
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/detect_pos_edge_reg_7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1710/Y (NAND3X8MTR)                                   0.112      0.263 f
  U1746/Y (BUFX10MTR)                                    0.102      0.365 f
  U1324/Y (INVX4MTR)                                     0.050      0.415 r
  U2308/Y (NAND2X1MTR)                                   0.061      0.477 f
  U6147/Y (CLKNAND2X2MTR)                                0.046      0.523 r
  U8184/Y (INVX2MTR)                                     0.033      0.556 f
  U15363/Y (NAND3X4MTR)                                  0.036      0.592 r
  U1063/Y (NAND2X4MTR)                                   0.043      0.636 f
  U979/Y (NAND2X3MTR)                                    0.045      0.680 r
  U787/Y (NAND2BX4MTR)                                   0.076      0.757 r
  U8142/Y (NAND2X2MTR)                                   0.047      0.804 f
  U6535/Y (INVX2MTR)                                     0.050      0.854 r
  U8190/Y (NAND2X4MTR)                                   0.061      0.915 f
  U10471/Y (OAI2B1X8MTR)                                 0.106      1.021 r
  U412/Y (NAND2X4MTR)                                    0.060      1.081 f
  U348/Y (NAND2X6MTR)                                    0.052      1.133 r
  U11160/Y (AOI22X4MTR)                                  0.048      1.181 f
  U11730/Y (OAI21X2MTR)                                  0.101      1.282 r
  U12415/Y (NOR2X4MTR)                                   0.052      1.334 f
  U17473/Y (NOR4X1MTR)                                   0.079      1.413 r
  U0_BANK_TOP/detect_pos_edge_reg_7_/D (DFFRQX2MTR)      0.000      1.413 r
  data arrival time                                                 1.413

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/detect_pos_edge_reg_7_/CK (DFFRQX2MTR)     0.000      1.600 r
  library setup time                                    -0.182      1.418
  data required time                                                1.418
  --------------------------------------------------------------------------
  data required time                                                1.418
  data arrival time                                                -1.413
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1661/Y (NAND3X12MTR)                                  0.096      0.247 f
  U1726/Y (INVX12MTR)                                    0.059      0.306 r
  U1729/Y (INVX8MTR)                                     0.038      0.344 f
  U1243/Y (INVX4MTR)                                     0.050      0.394 r
  U3125/Y (NAND2X2MTR)                                   0.053      0.447 f
  U5142/Y (NOR2X1MTR)                                    0.057      0.504 r
  U3089/Y (NOR2X1MTR)                                    0.046      0.549 f
  U1771/Y (OAI21X2MTR)                                   0.042      0.592 r
  U5544/Y (NOR2X3MTR)                                    0.047      0.638 f
  U5029/Y (NAND2X4MTR)                                   0.043      0.682 r
  U4939/Y (INVX2MTR)                                     0.031      0.712 f
  U5962/Y (NAND2X2MTR)                                   0.043      0.755 r
  U746/Y (NAND2X2MTR)                                    0.065      0.820 f
  U1588/Y (NOR2X2MTR)                                    0.087      0.908 r
  U1342/Y (NAND2X3MTR)                                   0.069      0.976 f
  U11116/Y (NAND2X6MTR)                                  0.055      1.031 r
  U466/Y (INVX1MTR)                                      0.041      1.073 f
  U10971/Y (OAI2B1X2MTR)                                 0.078      1.150 r
  U11672/Y (XOR2X2MTR)                                   0.098      1.248 r
  U1582/Y (OAI21X4MTR)                                   0.080      1.328 f
  U1408/Y (OAI21X4MTR)                                   0.106      1.434 r
  U11558/Y (OAI22X2MTR)                                  0.060      1.494 f
  U0_BANK_TOP/vACC_1_reg_7__5_/D (DFFRHQX4MTR)           0.000      1.494 f
  data arrival time                                                 1.494

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_7__5_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.101      1.499
  data required time                                                1.499
  --------------------------------------------------------------------------
  data required time                                                1.499
  data arrival time                                                -1.494
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_83_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U10104/Y (NAND2X4MTR)                                  0.043      0.337 f
  U15584/Y (BUFX4MTR)                                    0.089      0.426 f
  U789/Y (CLKAND2X2MTR)                                  0.072      0.498 f
  U4548/Y (AOI21X2MTR)                                   0.074      0.572 r
  U15471/Y (OAI211X4MTR)                                 0.092      0.664 f
  U10614/Y (NOR2X1MTR)                                   0.109      0.773 r
  U17584/Y (NAND3X4MTR)                                  0.084      0.858 f
  U2857/Y (INVX3MTR)                                     0.054      0.912 r
  U3787/Y (CLKNAND2X4MTR)                                0.046      0.958 f
  U8065/Y (INVX2MTR)                                     0.043      1.000 r
  U13815/Y (NAND3X4MTR)                                  0.077      1.077 f
  U5794/Y (INVX1MTR)                                     0.070      1.147 r
  U12167/Y (AOI22X1MTR)                                  0.066      1.214 f
  U18020/Y (OAI211X2MTR)                                 0.067      1.281 r
  U126/Y (NOR4X1MTR)                                     0.084      1.365 f
  U14533/Y (NOR2X1MTR)                                   0.062      1.427 r
  PIM_result_reg_83_/D (DFFRQX2MTR)                      0.000      1.427 r
  data arrival time                                                 1.427

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_83_/CK (DFFRQX2MTR)                     0.000      1.600 r
  library setup time                                    -0.168      1.432
  data required time                                                1.432
  --------------------------------------------------------------------------
  data required time                                                1.432
  data arrival time                                                -1.427
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_211_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U10104/Y (NAND2X4MTR)                                  0.043      0.337 f
  U15584/Y (BUFX4MTR)                                    0.089      0.426 f
  U789/Y (CLKAND2X2MTR)                                  0.072      0.498 f
  U4548/Y (AOI21X2MTR)                                   0.074      0.572 r
  U15471/Y (OAI211X4MTR)                                 0.092      0.664 f
  U10614/Y (NOR2X1MTR)                                   0.109      0.773 r
  U17584/Y (NAND3X4MTR)                                  0.084      0.858 f
  U2857/Y (INVX3MTR)                                     0.054      0.912 r
  U3787/Y (CLKNAND2X4MTR)                                0.046      0.958 f
  U8065/Y (INVX2MTR)                                     0.043      1.000 r
  U13815/Y (NAND3X4MTR)                                  0.077      1.077 f
  U5794/Y (INVX1MTR)                                     0.070      1.147 r
  U12167/Y (AOI22X1MTR)                                  0.066      1.214 f
  U18020/Y (OAI211X2MTR)                                 0.067      1.281 r
  U126/Y (NOR4X1MTR)                                     0.084      1.365 f
  U14532/Y (NOR2X1MTR)                                   0.062      1.427 r
  PIM_result_reg_211_/D (DFFRQX2MTR)                     0.000      1.427 r
  data arrival time                                                 1.427

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_211_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.168      1.432
  data required time                                                1.432
  --------------------------------------------------------------------------
  data required time                                                1.432
  data arrival time                                                -1.427
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_339_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U10104/Y (NAND2X4MTR)                                  0.043      0.337 f
  U15584/Y (BUFX4MTR)                                    0.089      0.426 f
  U789/Y (CLKAND2X2MTR)                                  0.072      0.498 f
  U4548/Y (AOI21X2MTR)                                   0.074      0.572 r
  U15471/Y (OAI211X4MTR)                                 0.092      0.664 f
  U10614/Y (NOR2X1MTR)                                   0.109      0.773 r
  U17584/Y (NAND3X4MTR)                                  0.084      0.858 f
  U2857/Y (INVX3MTR)                                     0.054      0.912 r
  U3787/Y (CLKNAND2X4MTR)                                0.046      0.958 f
  U8065/Y (INVX2MTR)                                     0.043      1.000 r
  U13815/Y (NAND3X4MTR)                                  0.077      1.077 f
  U5794/Y (INVX1MTR)                                     0.070      1.147 r
  U12167/Y (AOI22X1MTR)                                  0.066      1.214 f
  U18020/Y (OAI211X2MTR)                                 0.067      1.281 r
  U126/Y (NOR4X1MTR)                                     0.084      1.365 f
  U14531/Y (NOR2X1MTR)                                   0.062      1.427 r
  PIM_result_reg_339_/D (DFFRQX2MTR)                     0.000      1.427 r
  data arrival time                                                 1.427

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_339_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.168      1.432
  data required time                                                1.432
  --------------------------------------------------------------------------
  data required time                                                1.432
  data arrival time                                                -1.427
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_467_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U10104/Y (NAND2X4MTR)                                  0.043      0.337 f
  U15584/Y (BUFX4MTR)                                    0.089      0.426 f
  U789/Y (CLKAND2X2MTR)                                  0.072      0.498 f
  U4548/Y (AOI21X2MTR)                                   0.074      0.572 r
  U15471/Y (OAI211X4MTR)                                 0.092      0.664 f
  U10614/Y (NOR2X1MTR)                                   0.109      0.773 r
  U17584/Y (NAND3X4MTR)                                  0.084      0.858 f
  U2857/Y (INVX3MTR)                                     0.054      0.912 r
  U3787/Y (CLKNAND2X4MTR)                                0.046      0.958 f
  U8065/Y (INVX2MTR)                                     0.043      1.000 r
  U13815/Y (NAND3X4MTR)                                  0.077      1.077 f
  U5794/Y (INVX1MTR)                                     0.070      1.147 r
  U12167/Y (AOI22X1MTR)                                  0.066      1.214 f
  U18020/Y (OAI211X2MTR)                                 0.067      1.281 r
  U126/Y (NOR4X1MTR)                                     0.084      1.365 f
  U14530/Y (NOR2X1MTR)                                   0.062      1.427 r
  PIM_result_reg_467_/D (DFFRQX2MTR)                     0.000      1.427 r
  data arrival time                                                 1.427

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_467_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.168      1.432
  data required time                                                1.432
  --------------------------------------------------------------------------
  data required time                                                1.432
  data arrival time                                                -1.427
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRQX2MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRQX2MTR)       0.237      0.237 r
  U4226/Y (INVX2MTR)                                     0.045      0.282 f
  U736/Y (NOR2X2MTR)                                     0.082      0.364 r
  U8766/Y (AND2X1MTR)                                    0.108      0.472 r
  U9208/Y (INVX1MTR)                                     0.048      0.520 f
  U567/Y (INVX2MTR)                                      0.071      0.592 r
  U12224/Y (NAND2X1MTR)                                  0.071      0.662 f
  U10093/Y (NAND4X2MTR)                                  0.065      0.727 r
  U1827/Y (NOR2BX2MTR)                                   0.165      0.892 r
  U6349/Y (NOR2X1MTR)                                    0.125      1.017 f
  U14247/Y (AOI222X1MTR)                                 0.199      1.216 r
  U6634/Y (OAI22X1MTR)                                   0.107      1.323 f
  U2794/Y (OAI21BX1MTR)                                  0.142      1.465 f
  U0_BANK_TOP/vACC_2_reg_6__11_/D (DFFRQX2MTR)           0.000      1.465 f
  data arrival time                                                 1.465

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_6__11_/CK (DFFRQX2MTR)          0.000      1.600 r
  library setup time                                    -0.131      1.469
  data required time                                                1.469
  --------------------------------------------------------------------------
  data required time                                                1.469
  data arrival time                                                -1.465
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRQX2MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRQX2MTR)       0.259      0.259 f
  U4226/Y (INVX2MTR)                                     0.051      0.310 r
  U736/Y (NOR2X2MTR)                                     0.041      0.351 f
  U8766/Y (AND2X1MTR)                                    0.108      0.459 f
  U9208/Y (INVX1MTR)                                     0.047      0.506 r
  U567/Y (INVX2MTR)                                      0.057      0.563 f
  U12221/Y (NAND2X1MTR)                                  0.044      0.607 r
  U10082/Y (NAND4X2MTR)                                  0.099      0.706 f
  U290/Y (NOR2BX2MTR)                                    0.140      0.845 f
  U12234/Y (NOR2X2MTR)                                   0.137      0.983 r
  U12371/Y (AOI222X1MTR)                                 0.135      1.118 f
  U7524/Y (OA22X1MTR)                                    0.257      1.375 f
  U15313/Y (OAI21X2MTR)                                  0.045      1.419 r
  U0_BANK_TOP/vACC_1_reg_1__10_/D (DFFRQX1MTR)           0.000      1.419 r
  data arrival time                                                 1.419

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_1__10_/CK (DFFRQX1MTR)          0.000      1.600 r
  library setup time                                    -0.176      1.424
  data required time                                                1.424
  --------------------------------------------------------------------------
  data required time                                                1.424
  data arrival time                                                -1.419
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.117      0.117 f
  U7156/Y (BUFX8MTR)                                     0.076      0.193 f
  U11529/Y (NOR2BX2MTR)                                  0.108      0.301 r
  U8824/Y (OAI2B2X2MTR)                                  0.125      0.427 r
  U11191/Y (NAND3BX2MTR)                                 0.090      0.516 r
  U11190/Y (NAND3BX4MTR)                                 0.086      0.603 r
  U427/Y (NAND2BX2MTR)                                   0.107      0.710 r
  U785/Y (CLKNAND2X2MTR)                                 0.073      0.783 f
  U704/Y (NOR2X1MTR)                                     0.093      0.876 r
  U1571/Y (NAND2X4MTR)                                   0.063      0.939 f
  U9593/Y (NAND2X4MTR)                                   0.060      0.998 r
  U5543/Y (AOI21X1MTR)                                   0.083      1.081 f
  U237/Y (XNOR2X1MTR)                                    0.100      1.181 f
  U3711/Y (AOI2BB1X8MTR)                                 0.123      1.304 f
  U1518/Y (OAI21X6MTR)                                   0.071      1.376 r
  U9044/Y (INVX4MTR)                                     0.038      1.413 f
  U3688/Y (OAI22X2MTR)                                   0.052      1.465 r
  U0_BANK_TOP/vACC_2_reg_3__1_/D (DFFRHQX2MTR)           0.000      1.465 r
  data arrival time                                                 1.465

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_3__1_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.130      1.470
  data required time                                                1.470
  --------------------------------------------------------------------------
  data required time                                                1.470
  data arrival time                                                -1.465
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1710/Y (NAND3X8MTR)                                   0.112      0.263 f
  U1746/Y (BUFX10MTR)                                    0.102      0.365 f
  U1311/Y (BUFX8MTR)                                     0.070      0.435 f
  U6216/Y (NOR2X2MTR)                                    0.052      0.488 r
  U6189/Y (INVX2MTR)                                     0.032      0.520 f
  U1138/Y (CLKNAND2X2MTR)                                0.039      0.559 r
  U15463/Y (AND2X4MTR)                                   0.104      0.662 r
  U2046/Y (NOR2X2MTR)                                    0.053      0.715 f
  U5476/Y (NAND2BX4MTR)                                  0.096      0.810 f
  U8199/Y (NAND2BX4MTR)                                  0.092      0.903 f
  U4832/Y (INVX2MTR)                                     0.054      0.956 r
  U7233/Y (NAND2X2MTR)                                   0.044      1.001 f
  U7109/Y (NAND2BX4MTR)                                  0.084      1.084 f
  U9557/Y (NAND2X3MTR)                                   0.052      1.136 r
  U3703/Y (NAND3X8MTR)                                   0.084      1.220 f
  U4236/Y (INVX4MTR)                                     0.065      1.285 r
  U2768/Y (OAI21X6MTR)                                   0.056      1.342 f
  U2177/Y (NAND3X2MTR)                                   0.054      1.396 r
  U19794/Y (OAI211X2MTR)                                 0.071      1.466 f
  U0_BANK_TOP/vACC_2_reg_0__16_/D (DFFRHQX1MTR)          0.000      1.466 f
  data arrival time                                                 1.466

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_0__16_/CK (DFFRHQX1MTR)         0.000      1.600 r
  library setup time                                    -0.129      1.471
  data required time                                                1.471
  --------------------------------------------------------------------------
  data required time                                                1.471
  data arrival time                                                -1.466
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U1666/Y (INVX12MTR)                                    0.037      0.174 f
  U1661/Y (NAND3X12MTR)                                  0.045      0.220 r
  U8911/Y (BUFX10MTR)                                    0.080      0.299 r
  U10459/Y (NAND2BX4MTR)                                 0.067      0.366 r
  U10604/Y (AND2X4MTR)                                   0.087      0.453 r
  U8753/Y (NAND3X2MTR)                                   0.069      0.522 f
  U11750/Y (AOI21X4MTR)                                  0.103      0.625 r
  U1649/Y (BUFX6MTR)                                     0.083      0.708 r
  U819/Y (NAND2X5MTR)                                    0.046      0.754 f
  U11519/Y (AOI21X6MTR)                                  0.094      0.848 r
  U2330/Y (OAI21X6MTR)                                   0.066      0.914 f
  U1342/Y (NAND2X3MTR)                                   0.052      0.966 r
  U11116/Y (NAND2X6MTR)                                  0.056      1.021 f
  U11570/Y (OAI2BB1X2MTR)                                0.098      1.119 f
  U1483/Y (XNOR2X2MTR)                                   0.071      1.190 f
  U1510/Y (NAND2X2MTR)                                   0.041      1.231 r
  U6323/Y (NAND2X2MTR)                                   0.052      1.283 f
  U170/Y (NOR2X4MTR)                                     0.079      1.361 r
  U880/Y (NAND2X4MTR)                                    0.050      1.412 f
  U9025/Y (INVX4MTR)                                     0.043      1.454 r
  U10694/Y (OAI22X2MTR)                                  0.043      1.497 f
  U0_BANK_TOP/vACC_2_reg_7__7_/D (DFFRHQX4MTR)           0.000      1.497 f
  data arrival time                                                 1.497

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_7__7_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.098      1.502
  data required time                                                1.502
  --------------------------------------------------------------------------
  data required time                                                1.502
  data arrival time                                                -1.497
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 r
  U1363/Y (INVX4MTR)                                     0.042      0.171 f
  U7801/Y (INVX3MTR)                                     0.039      0.210 r
  U1333/Y (NAND2BX4MTR)                                  0.079      0.289 r
  U11450/Y (NAND2BX1MTR)                                 0.069      0.358 r
  U16439/Y (CLKNAND2X2MTR)                               0.042      0.400 f
  U10433/Y (NOR2X2MTR)                                   0.065      0.465 r
  U16440/Y (NAND4X4MTR)                                  0.095      0.561 f
  U3049/Y (INVX1MTR)                                     0.056      0.617 r
  U7904/Y (CLKNAND2X2MTR)                                0.057      0.674 f
  U4965/Y (NOR2X4MTR)                                    0.080      0.754 r
  U642/Y (OAI21X6MTR)                                    0.064      0.818 f
  U11184/Y (AOI21X4MTR)                                  0.093      0.911 r
  U1462/Y (OAI21X8MTR)                                   0.078      0.988 f
  U9389/Y (BUFX8MTR)                                     0.088      1.076 f
  U11436/Y (AOI21X2MTR)                                  0.076      1.153 r
  U2242/Y (XNOR2X2MTR)                                   0.092      1.244 r
  U2815/Y (OAI22X4MTR)                                   0.090      1.334 f
  U6315/Y (NOR2X4MTR)                                    0.085      1.418 r
  U5720/Y (OAI21BX2MTR)                                  0.063      1.481 f
  U0_BANK_TOP/vACC_2_reg_4__10_/D (DFFRHQX2MTR)          0.000      1.481 f
  data arrival time                                                 1.481

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_4__10_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.114      1.486
  data required time                                                1.486
  --------------------------------------------------------------------------
  data required time                                                1.486
  data arrival time                                                -1.481
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_86_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.112      0.112 r
  U1944/Y (INVX4MTR)                                     0.040      0.152 f
  U2740/Y (NOR2X5MTR)                                    0.075      0.227 r
  U1218/Y (NAND3X8MTR)                                   0.103      0.330 f
  U9688/Y (NAND2X8MTR)                                   0.073      0.403 r
  U1882/Y (BUFX6MTR)                                     0.090      0.493 r
  U15257/Y (INVX4MTR)                                    0.041      0.534 f
  U12095/Y (OAI21X2MTR)                                  0.086      0.620 r
  U15614/Y (NOR2X4MTR)                                   0.060      0.680 f
  U15756/Y (NAND2X2MTR)                                  0.059      0.739 r
  U17291/Y (NOR2X1MTR)                                   0.061      0.800 f
  U16138/Y (NAND4X4MTR)                                  0.072      0.872 r
  U17296/Y (INVX2MTR)                                    0.061      0.933 f
  U12200/Y (NAND2X2MTR)                                  0.054      0.988 r
  U13532/Y (AOI211X1MTR)                                 0.044      1.031 f
  U13530/Y (AOI211X1MTR)                                 0.110      1.141 r
  U17964/Y (OAI211X2MTR)                                 0.087      1.229 f
  U17965/Y (AOI211X2MTR)                                 0.191      1.420 r
  U17966/Y (NOR2X2MTR)                                   0.054      1.474 f
  PIM_result_reg_86_/D (DFFRHQX2MTR)                     0.000      1.474 f
  data arrival time                                                 1.474

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_86_/CK (DFFRHQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.121      1.479
  data required time                                                1.479
  --------------------------------------------------------------------------
  data required time                                                1.479
  data arrival time                                                -1.474
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_214_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.112      0.112 r
  U1944/Y (INVX4MTR)                                     0.040      0.152 f
  U2740/Y (NOR2X5MTR)                                    0.075      0.227 r
  U1218/Y (NAND3X8MTR)                                   0.103      0.330 f
  U9688/Y (NAND2X8MTR)                                   0.073      0.403 r
  U1882/Y (BUFX6MTR)                                     0.090      0.493 r
  U15257/Y (INVX4MTR)                                    0.041      0.534 f
  U12095/Y (OAI21X2MTR)                                  0.086      0.620 r
  U15614/Y (NOR2X4MTR)                                   0.060      0.680 f
  U15756/Y (NAND2X2MTR)                                  0.059      0.739 r
  U17291/Y (NOR2X1MTR)                                   0.061      0.800 f
  U16138/Y (NAND4X4MTR)                                  0.072      0.872 r
  U17296/Y (INVX2MTR)                                    0.061      0.933 f
  U12200/Y (NAND2X2MTR)                                  0.054      0.988 r
  U13532/Y (AOI211X1MTR)                                 0.044      1.031 f
  U13530/Y (AOI211X1MTR)                                 0.110      1.141 r
  U17964/Y (OAI211X2MTR)                                 0.087      1.229 f
  U17965/Y (AOI211X2MTR)                                 0.191      1.420 r
  U17967/Y (NOR2X2MTR)                                   0.054      1.474 f
  PIM_result_reg_214_/D (DFFRHQX2MTR)                    0.000      1.474 f
  data arrival time                                                 1.474

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_214_/CK (DFFRHQX2MTR)                   0.000      1.600 r
  library setup time                                    -0.121      1.479
  data required time                                                1.479
  --------------------------------------------------------------------------
  data required time                                                1.479
  data arrival time                                                -1.474
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_342_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.112      0.112 r
  U1944/Y (INVX4MTR)                                     0.040      0.152 f
  U2740/Y (NOR2X5MTR)                                    0.075      0.227 r
  U1218/Y (NAND3X8MTR)                                   0.103      0.330 f
  U9688/Y (NAND2X8MTR)                                   0.073      0.403 r
  U1882/Y (BUFX6MTR)                                     0.090      0.493 r
  U15257/Y (INVX4MTR)                                    0.041      0.534 f
  U12095/Y (OAI21X2MTR)                                  0.086      0.620 r
  U15614/Y (NOR2X4MTR)                                   0.060      0.680 f
  U15756/Y (NAND2X2MTR)                                  0.059      0.739 r
  U17291/Y (NOR2X1MTR)                                   0.061      0.800 f
  U16138/Y (NAND4X4MTR)                                  0.072      0.872 r
  U17296/Y (INVX2MTR)                                    0.061      0.933 f
  U12200/Y (NAND2X2MTR)                                  0.054      0.988 r
  U13532/Y (AOI211X1MTR)                                 0.044      1.031 f
  U13530/Y (AOI211X1MTR)                                 0.110      1.141 r
  U17964/Y (OAI211X2MTR)                                 0.087      1.229 f
  U17965/Y (AOI211X2MTR)                                 0.191      1.420 r
  U17969/Y (NOR2X2MTR)                                   0.054      1.474 f
  PIM_result_reg_342_/D (DFFRHQX2MTR)                    0.000      1.474 f
  data arrival time                                                 1.474

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_342_/CK (DFFRHQX2MTR)                   0.000      1.600 r
  library setup time                                    -0.121      1.479
  data required time                                                1.479
  --------------------------------------------------------------------------
  data required time                                                1.479
  data arrival time                                                -1.474
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_470_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.112      0.112 r
  U1944/Y (INVX4MTR)                                     0.040      0.152 f
  U2740/Y (NOR2X5MTR)                                    0.075      0.227 r
  U1218/Y (NAND3X8MTR)                                   0.103      0.330 f
  U9688/Y (NAND2X8MTR)                                   0.073      0.403 r
  U1882/Y (BUFX6MTR)                                     0.090      0.493 r
  U15257/Y (INVX4MTR)                                    0.041      0.534 f
  U12095/Y (OAI21X2MTR)                                  0.086      0.620 r
  U15614/Y (NOR2X4MTR)                                   0.060      0.680 f
  U15756/Y (NAND2X2MTR)                                  0.059      0.739 r
  U17291/Y (NOR2X1MTR)                                   0.061      0.800 f
  U16138/Y (NAND4X4MTR)                                  0.072      0.872 r
  U17296/Y (INVX2MTR)                                    0.061      0.933 f
  U12200/Y (NAND2X2MTR)                                  0.054      0.988 r
  U13532/Y (AOI211X1MTR)                                 0.044      1.031 f
  U13530/Y (AOI211X1MTR)                                 0.110      1.141 r
  U17964/Y (OAI211X2MTR)                                 0.087      1.229 f
  U17965/Y (AOI211X2MTR)                                 0.191      1.420 r
  U17968/Y (NOR2X2MTR)                                   0.054      1.474 f
  PIM_result_reg_470_/D (DFFRHQX2MTR)                    0.000      1.474 f
  data arrival time                                                 1.474

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_470_/CK (DFFRHQX2MTR)                   0.000      1.600 r
  library setup time                                    -0.121      1.479
  data required time                                                1.479
  --------------------------------------------------------------------------
  data required time                                                1.479
  data arrival time                                                -1.474
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.133      0.133 r
  U8684/Y (INVX5MTR)                                     0.041      0.175 f
  U7425/Y (NAND2X1MTR)                                   0.038      0.213 r
  U1792/Y (INVX2MTR)                                     0.032      0.245 f
  U1794/Y (INVX2MTR)                                     0.054      0.298 r
  U13044/Y (OAI22X1MTR)                                  0.086      0.384 f
  U11951/Y (NOR2X1MTR)                                   0.072      0.457 r
  U11614/Y (CLKAND2X2MTR)                                0.103      0.559 r
  U1065/Y (NAND2X2MTR)                                   0.067      0.626 f
  U3048/Y (INVX2MTR)                                     0.046      0.672 r
  U2168/Y (NAND2X2MTR)                                   0.051      0.723 f
  U1662/Y (NAND2X2MTR)                                   0.043      0.767 r
  U11256/Y (NAND2X2MTR)                                  0.055      0.822 f
  U12006/Y (OAI2BB1X4MTR)                                0.101      0.922 f
  U11329/Y (NAND2X4MTR)                                  0.046      0.969 r
  U8047/Y (NAND2X6MTR)                                   0.060      1.029 f
  U5331/Y (AOI21X2MTR)                                   0.086      1.115 r
  U6393/Y (XNOR2X2MTR)                                   0.049      1.164 f
  U5311/Y (NOR2X2MTR)                                    0.073      1.237 r
  U218/Y (NOR2X1MTR)                                     0.054      1.291 f
  U4719/Y (NAND2X2MTR)                                   0.050      1.341 r
  U254/Y (OAI2BB1X2MTR)                                  0.063      1.404 f
  U11439/Y (OAI22X2MTR)                                  0.063      1.467 r
  U0_BANK_TOP/vACC_3_reg_4__4_/D (DFFRHQX4MTR)           0.000      1.467 r
  data arrival time                                                 1.467

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_4__4_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.128      1.472
  data required time                                                1.472
  --------------------------------------------------------------------------
  data required time                                                1.472
  data arrival time                                                -1.467
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 r
  U1363/Y (INVX4MTR)                                     0.042      0.171 f
  U7801/Y (INVX3MTR)                                     0.039      0.210 r
  U1333/Y (NAND2BX4MTR)                                  0.079      0.289 r
  U11450/Y (NAND2BX1MTR)                                 0.069      0.358 r
  U16439/Y (CLKNAND2X2MTR)                               0.042      0.400 f
  U10433/Y (NOR2X2MTR)                                   0.065      0.465 r
  U16440/Y (NAND4X4MTR)                                  0.095      0.561 f
  U3049/Y (INVX1MTR)                                     0.056      0.617 r
  U7904/Y (CLKNAND2X2MTR)                                0.057      0.674 f
  U4965/Y (NOR2X4MTR)                                    0.080      0.754 r
  U642/Y (OAI21X6MTR)                                    0.064      0.818 f
  U11184/Y (AOI21X4MTR)                                  0.093      0.911 r
  U1462/Y (OAI21X8MTR)                                   0.078      0.988 f
  U9389/Y (BUFX8MTR)                                     0.088      1.076 f
  U11441/Y (AOI21X8MTR)                                  0.056      1.132 r
  U7493/Y (XOR2X2MTR)                                    0.082      1.214 r
  U10761/Y (OAI22X4MTR)                                  0.066      1.280 f
  U167/Y (NOR2X4MTR)                                     0.069      1.349 r
  U9097/Y (NAND2X3MTR)                                   0.050      1.399 f
  U1999/Y (NAND2X4MTR)                                   0.046      1.446 r
  U78/Y (OAI22X2MTR)                                     0.047      1.493 f
  U0_BANK_TOP/vACC_2_reg_4__1_/D (DFFRHQX4MTR)           0.000      1.493 f
  data arrival time                                                 1.493

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_4__1_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.102      1.498
  data required time                                                1.498
  --------------------------------------------------------------------------
  data required time                                                1.498
  data arrival time                                                -1.493
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1661/Y (NAND3X12MTR)                                  0.096      0.247 f
  U1726/Y (INVX12MTR)                                    0.059      0.306 r
  U1729/Y (INVX8MTR)                                     0.038      0.344 f
  U1243/Y (INVX4MTR)                                     0.050      0.394 r
  U3125/Y (NAND2X2MTR)                                   0.053      0.447 f
  U5142/Y (NOR2X1MTR)                                    0.057      0.504 r
  U3089/Y (NOR2X1MTR)                                    0.046      0.549 f
  U1771/Y (OAI21X2MTR)                                   0.042      0.592 r
  U5544/Y (NOR2X3MTR)                                    0.047      0.638 f
  U5029/Y (NAND2X4MTR)                                   0.043      0.682 r
  U4939/Y (INVX2MTR)                                     0.031      0.712 f
  U5962/Y (NAND2X2MTR)                                   0.043      0.755 r
  U746/Y (NAND2X2MTR)                                    0.065      0.820 f
  U1588/Y (NOR2X2MTR)                                    0.087      0.908 r
  U1342/Y (NAND2X3MTR)                                   0.069      0.976 f
  U11116/Y (NAND2X6MTR)                                  0.055      1.031 r
  U466/Y (INVX1MTR)                                      0.041      1.073 f
  U10971/Y (OAI2B1X2MTR)                                 0.078      1.150 r
  U11672/Y (XOR2X2MTR)                                   0.098      1.248 r
  U1582/Y (OAI21X4MTR)                                   0.080      1.328 f
  U1408/Y (OAI21X4MTR)                                   0.106      1.434 r
  U11049/Y (OAI22X2MTR)                                  0.060      1.494 f
  U0_BANK_TOP/vACC_3_reg_7__5_/D (DFFRHQX4MTR)           0.000      1.494 f
  data arrival time                                                 1.494

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_7__5_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.101      1.499
  data required time                                                1.499
  --------------------------------------------------------------------------
  data required time                                                1.499
  data arrival time                                                -1.494
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.117      0.117 f
  U7156/Y (BUFX8MTR)                                     0.076      0.193 f
  U11529/Y (NOR2BX2MTR)                                  0.108      0.301 r
  U8824/Y (OAI2B2X2MTR)                                  0.125      0.427 r
  U11191/Y (NAND3BX2MTR)                                 0.090      0.516 r
  U11190/Y (NAND3BX4MTR)                                 0.086      0.603 r
  U427/Y (NAND2BX2MTR)                                   0.107      0.710 r
  U785/Y (CLKNAND2X2MTR)                                 0.073      0.783 f
  U704/Y (NOR2X1MTR)                                     0.093      0.876 r
  U1571/Y (NAND2X4MTR)                                   0.063      0.939 f
  U9593/Y (NAND2X4MTR)                                   0.060      0.998 r
  U5543/Y (AOI21X1MTR)                                   0.083      1.081 f
  U237/Y (XNOR2X1MTR)                                    0.100      1.181 f
  U3711/Y (AOI2BB1X8MTR)                                 0.123      1.304 f
  U1518/Y (OAI21X6MTR)                                   0.071      1.376 r
  U9044/Y (INVX4MTR)                                     0.038      1.413 f
  U14798/Y (OAI22X2MTR)                                  0.052      1.465 r
  U0_BANK_TOP/vACC_1_reg_3__1_/D (DFFRHQX2MTR)           0.000      1.465 r
  data arrival time                                                 1.465

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_3__1_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.130      1.470
  data required time                                                1.470
  --------------------------------------------------------------------------
  data required time                                                1.470
  data arrival time                                                -1.465
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U1666/Y (INVX12MTR)                                    0.037      0.174 f
  U1661/Y (NAND3X12MTR)                                  0.045      0.220 r
  U8911/Y (BUFX10MTR)                                    0.080      0.299 r
  U1327/Y (NAND2BX4MTR)                                  0.067      0.366 r
  U696/Y (CLKNAND2X2MTR)                                 0.040      0.406 f
  U4577/Y (NOR2X2MTR)                                    0.055      0.461 r
  U7511/Y (NAND2X2MTR)                                   0.061      0.522 f
  U7506/Y (NAND2X3MTR)                                   0.047      0.568 r
  U7513/Y (NAND2X4MTR)                                   0.059      0.627 f
  U8409/Y (INVX2MTR)                                     0.045      0.672 r
  U893/Y (NAND2X4MTR)                                    0.050      0.722 f
  U643/Y (INVX2MTR)                                      0.038      0.761 r
  U7774/Y (NOR2X2MTR)                                    0.031      0.792 f
  U530/Y (NOR2X4MTR)                                     0.064      0.856 r
  U8370/Y (OAI21X4MTR)                                   0.064      0.921 f
  U9588/Y (AOI21X8MTR)                                   0.101      1.022 r
  U11166/Y (NOR2X3MTR)                                   0.045      1.066 f
  U11347/Y (NOR2X2MTR)                                   0.065      1.131 r
  U1505/Y (XNOR2X2MTR)                                   0.077      1.209 r
  U1504/Y (NAND2X2MTR)                                   0.067      1.276 f
  U2767/Y (NAND3X2MTR)                                   0.058      1.334 r
  U7666/Y (CLKNAND2X2MTR)                                0.067      1.401 f
  U8974/Y (OAI22X2MTR)                                   0.064      1.465 r
  U0_BANK_TOP/vACC_1_reg_1__4_/D (DFFRHQX2MTR)           0.000      1.465 r
  data arrival time                                                 1.465

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_1__4_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.130      1.470
  data required time                                                1.470
  --------------------------------------------------------------------------
  data required time                                                1.470
  data arrival time                                                -1.465
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_126_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U10440/Y (NOR2X8MTR)                                   0.058      0.248 r
  U15327/Y (NAND3X6MTR)                                  0.063      0.311 f
  U16513/Y (OAI2B1X8MTR)                                 0.046      0.358 r
  U1211/Y (INVX8MTR)                                     0.038      0.396 f
  U1111/Y (BUFX8MTR)                                     0.076      0.472 f
  U13429/Y (INVX4MTR)                                    0.046      0.518 r
  U17417/Y (NAND2X2MTR)                                  0.054      0.572 f
  U15559/Y (OAI211X4MTR)                                 0.056      0.628 r
  U465/Y (INVX2MTR)                                      0.085      0.713 f
  U17422/Y (NAND2X2MTR)                                  0.077      0.790 r
  U10656/Y (AND2X2MTR)                                   0.121      0.911 r
  U17424/Y (NAND3X2MTR)                                  0.092      1.003 f
  U18065/Y (NOR4X2MTR)                                   0.196      1.199 r
  U3250/Y (NAND2X2MTR)                                   0.082      1.281 f
  U2803/Y (NAND2X2MTR)                                   0.051      1.332 r
  U10616/Y (AND2X4MTR)                                   0.111      1.443 r
  U14813/Y (NOR2X1MTR)                                   0.038      1.481 f
  PIM_result_reg_126_/D (DFFRHQX2MTR)                    0.000      1.481 f
  data arrival time                                                 1.481

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_126_/CK (DFFRHQX2MTR)                   0.000      1.600 r
  library setup time                                    -0.114      1.486
  data required time                                                1.486
  --------------------------------------------------------------------------
  data required time                                                1.486
  data arrival time                                                -1.481
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_210_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U1237/Y (CLKNAND2X12MTR)                               0.034      0.297 r
  U9688/Y (NAND2X8MTR)                                   0.053      0.350 f
  U1882/Y (BUFX6MTR)                                     0.091      0.441 f
  U820/Y (BUFX8MTR)                                      0.074      0.516 f
  U4063/Y (AOI22X2MTR)                                   0.098      0.613 r
  U4517/Y (OAI211X4MTR)                                  0.093      0.707 f
  U10521/Y (NOR2X2MTR)                                   0.099      0.806 r
  U16138/Y (NAND4X4MTR)                                  0.119      0.926 f
  U17296/Y (INVX2MTR)                                    0.090      1.016 r
  U12266/Y (NAND3X2MTR)                                  0.097      1.113 f
  U134/Y (OA21X2MTR)                                     0.182      1.295 f
  U11654/Y (NOR3BX4MTR)                                  0.084      1.379 f
  U14957/Y (NOR2X1MTR)                                   0.050      1.429 r
  PIM_result_reg_210_/D (DFFRQX2MTR)                     0.000      1.429 r
  data arrival time                                                 1.429

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_210_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.165      1.435
  data required time                                                1.435
  --------------------------------------------------------------------------
  data required time                                                1.435
  data arrival time                                                -1.429
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_510_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U10440/Y (NOR2X8MTR)                                   0.058      0.248 r
  U15327/Y (NAND3X6MTR)                                  0.063      0.311 f
  U16513/Y (OAI2B1X8MTR)                                 0.046      0.358 r
  U1211/Y (INVX8MTR)                                     0.038      0.396 f
  U1111/Y (BUFX8MTR)                                     0.076      0.472 f
  U13429/Y (INVX4MTR)                                    0.046      0.518 r
  U17417/Y (NAND2X2MTR)                                  0.054      0.572 f
  U15559/Y (OAI211X4MTR)                                 0.056      0.628 r
  U465/Y (INVX2MTR)                                      0.085      0.713 f
  U17422/Y (NAND2X2MTR)                                  0.077      0.790 r
  U10656/Y (AND2X2MTR)                                   0.121      0.911 r
  U17424/Y (NAND3X2MTR)                                  0.092      1.003 f
  U18065/Y (NOR4X2MTR)                                   0.196      1.199 r
  U3250/Y (NAND2X2MTR)                                   0.082      1.281 f
  U2803/Y (NAND2X2MTR)                                   0.051      1.332 r
  U10616/Y (AND2X4MTR)                                   0.111      1.443 r
  U14810/Y (NOR2X1MTR)                                   0.038      1.481 f
  PIM_result_reg_510_/D (DFFRHQX2MTR)                    0.000      1.481 f
  data arrival time                                                 1.481

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_510_/CK (DFFRHQX2MTR)                   0.000      1.600 r
  library setup time                                    -0.114      1.486
  data required time                                                1.486
  --------------------------------------------------------------------------
  data required time                                                1.486
  data arrival time                                                -1.481
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.142      0.142 r
  U8955/Y (INVX12MTR)                                    0.036      0.178 f
  U1710/Y (NAND3X8MTR)                                   0.053      0.231 r
  U1684/Y (INVX4MTR)                                     0.053      0.285 f
  U1683/Y (INVX6MTR)                                     0.049      0.333 r
  U11359/Y (NOR2X3MTR)                                   0.028      0.361 f
  U4154/Y (AOI21X2MTR)                                   0.061      0.422 r
  U4102/Y (NAND3X2MTR)                                   0.074      0.496 f
  U5590/Y (AND2X2MTR)                                    0.117      0.613 f
  U4531/Y (NAND2BX2MTR)                                  0.139      0.752 f
  U1573/Y (OAI21X2MTR)                                   0.135      0.887 r
  U3865/Y (INVX1MTR)                                     0.058      0.945 f
  U8124/Y (OAI21X2MTR)                                   0.087      1.033 r
  U7249/Y (AOI21X2MTR)                                   0.047      1.079 f
  U1432/Y (CLKNAND2X4MTR)                                0.058      1.138 r
  U1405/Y (NAND3X8MTR)                                   0.076      1.214 f
  U1425/Y (INVX6MTR)                                     0.052      1.266 r
  U207/Y (NOR2X4MTR)                                     0.039      1.305 f
  U11069/Y (INVX4MTR)                                    0.031      1.336 r
  U93/Y (OAI21X4MTR)                                     0.040      1.376 f
  U11039/Y (OAI21X2MTR)                                  0.071      1.447 r
  U0_BANK_TOP/vACC_0_reg_5__19_/D (DFFRHQX1MTR)          0.000      1.447 r
  data arrival time                                                 1.447

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_5__19_/CK (DFFRHQX1MTR)         0.000      1.600 r
  library setup time                                    -0.148      1.452
  data required time                                                1.452
  --------------------------------------------------------------------------
  data required time                                                1.452
  data arrival time                                                -1.447
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1710/Y (NAND3X8MTR)                                   0.112      0.263 f
  U1746/Y (BUFX10MTR)                                    0.102      0.365 f
  U1324/Y (INVX4MTR)                                     0.050      0.415 r
  U2308/Y (NAND2X1MTR)                                   0.061      0.477 f
  U6147/Y (CLKNAND2X2MTR)                                0.046      0.523 r
  U8184/Y (INVX2MTR)                                     0.033      0.556 f
  U15363/Y (NAND3X4MTR)                                  0.036      0.592 r
  U1063/Y (NAND2X4MTR)                                   0.043      0.636 f
  U979/Y (NAND2X3MTR)                                    0.045      0.680 r
  U787/Y (NAND2BX4MTR)                                   0.076      0.757 r
  U8142/Y (NAND2X2MTR)                                   0.047      0.804 f
  U6535/Y (INVX2MTR)                                     0.050      0.854 r
  U8190/Y (NAND2X4MTR)                                   0.061      0.915 f
  U10471/Y (OAI2B1X8MTR)                                 0.106      1.021 r
  U412/Y (NAND2X4MTR)                                    0.060      1.081 f
  U348/Y (NAND2X6MTR)                                    0.052      1.133 r
  U1699/Y (NAND2X8MTR)                                   0.055      1.189 f
  U1698/Y (BUFX8MTR)                                     0.091      1.280 f
  U4242/Y (MXI2X4MTR)                                    0.077      1.357 f
  U7054/Y (OAI22X1MTR)                                   0.062      1.419 r
  U0_BANK_TOP/vACC_1_reg_7__0_/D (DFFRQX2MTR)            0.000      1.419 r
  data arrival time                                                 1.419

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_7__0_/CK (DFFRQX2MTR)           0.000      1.600 r
  library setup time                                    -0.176      1.424
  data required time                                                1.424
  --------------------------------------------------------------------------
  data required time                                                1.424
  data arrival time                                                -1.419
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_254_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U10440/Y (NOR2X8MTR)                                   0.058      0.248 r
  U15327/Y (NAND3X6MTR)                                  0.063      0.311 f
  U16513/Y (OAI2B1X8MTR)                                 0.046      0.358 r
  U1211/Y (INVX8MTR)                                     0.038      0.396 f
  U1111/Y (BUFX8MTR)                                     0.076      0.472 f
  U13429/Y (INVX4MTR)                                    0.046      0.518 r
  U17417/Y (NAND2X2MTR)                                  0.054      0.572 f
  U15559/Y (OAI211X4MTR)                                 0.056      0.628 r
  U465/Y (INVX2MTR)                                      0.085      0.713 f
  U17422/Y (NAND2X2MTR)                                  0.077      0.790 r
  U10656/Y (AND2X2MTR)                                   0.121      0.911 r
  U17424/Y (NAND3X2MTR)                                  0.092      1.003 f
  U18065/Y (NOR4X2MTR)                                   0.196      1.199 r
  U3250/Y (NAND2X2MTR)                                   0.082      1.281 f
  U2803/Y (NAND2X2MTR)                                   0.051      1.332 r
  U10616/Y (AND2X4MTR)                                   0.111      1.443 r
  U14812/Y (NOR2X1MTR)                                   0.038      1.481 f
  PIM_result_reg_254_/D (DFFRHQX2MTR)                    0.000      1.481 f
  data arrival time                                                 1.481

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_254_/CK (DFFRHQX2MTR)                   0.000      1.600 r
  library setup time                                    -0.114      1.486
  data required time                                                1.486
  --------------------------------------------------------------------------
  data required time                                                1.486
  data arrival time                                                -1.481
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1710/Y (NAND3X8MTR)                                   0.112      0.263 f
  U1670/Y (INVX12MTR)                                    0.069      0.332 r
  U1276/Y (BUFX6MTR)                                     0.081      0.412 r
  U710/Y (NAND2X1MTR)                                    0.059      0.471 f
  U1132/Y (OAI2B11X2MTR)                                 0.052      0.523 r
  U1068/Y (OAI2B1X2MTR)                                  0.066      0.590 f
  U1454/Y (NAND2X2MTR)                                   0.063      0.653 r
  U808/Y (NOR2X2MTR)                                     0.050      0.703 f
  U2949/Y (NOR2X2MTR)                                    0.087      0.791 r
  U11880/Y (AND2X4MTR)                                   0.116      0.907 r
  U13100/Y (NAND2X4MTR)                                  0.050      0.957 f
  U9484/Y (NAND2X3MTR)                                   0.054      1.011 r
  U10559/Y (INVX2MTR)                                    0.038      1.050 f
  U400/Y (NOR2X4MTR)                                     0.058      1.108 r
  U316/Y (NOR2X4MTR)                                     0.030      1.138 f
  U281/Y (MXI2X2MTR)                                     0.077      1.215 r
  U11398/Y (AOI21X4MTR)                                  0.066      1.281 f
  U10532/Y (OAI2BB1X4MTR)                                0.061      1.342 r
  U10526/Y (MXI2X6MTR)                                   0.061      1.402 f
  U11538/Y (OAI22X2MTR)                                  0.062      1.465 r
  U0_BANK_TOP/vACC_1_reg_3__7_/D (DFFRHQX2MTR)           0.000      1.465 r
  data arrival time                                                 1.465

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_3__7_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.130      1.470
  data required time                                                1.470
  --------------------------------------------------------------------------
  data required time                                                1.470
  data arrival time                                                -1.465
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_82_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U1237/Y (CLKNAND2X12MTR)                               0.034      0.297 r
  U9688/Y (NAND2X8MTR)                                   0.053      0.350 f
  U1882/Y (BUFX6MTR)                                     0.091      0.441 f
  U820/Y (BUFX8MTR)                                      0.074      0.516 f
  U4063/Y (AOI22X2MTR)                                   0.098      0.613 r
  U4517/Y (OAI211X4MTR)                                  0.093      0.707 f
  U10521/Y (NOR2X2MTR)                                   0.099      0.806 r
  U16138/Y (NAND4X4MTR)                                  0.119      0.926 f
  U17296/Y (INVX2MTR)                                    0.090      1.016 r
  U12266/Y (NAND3X2MTR)                                  0.097      1.113 f
  U134/Y (OA21X2MTR)                                     0.182      1.295 f
  U11654/Y (NOR3BX4MTR)                                  0.084      1.379 f
  U14962/Y (NOR2X1MTR)                                   0.050      1.429 r
  PIM_result_reg_82_/D (DFFRQX2MTR)                      0.000      1.429 r
  data arrival time                                                 1.429

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_82_/CK (DFFRQX2MTR)                     0.000      1.600 r
  library setup time                                    -0.165      1.435
  data required time                                                1.435
  --------------------------------------------------------------------------
  data required time                                                1.435
  data arrival time                                                -1.429
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_466_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U1237/Y (CLKNAND2X12MTR)                               0.034      0.297 r
  U9688/Y (NAND2X8MTR)                                   0.053      0.350 f
  U1882/Y (BUFX6MTR)                                     0.091      0.441 f
  U820/Y (BUFX8MTR)                                      0.074      0.516 f
  U4063/Y (AOI22X2MTR)                                   0.098      0.613 r
  U4517/Y (OAI211X4MTR)                                  0.093      0.707 f
  U10521/Y (NOR2X2MTR)                                   0.099      0.806 r
  U16138/Y (NAND4X4MTR)                                  0.119      0.926 f
  U17296/Y (INVX2MTR)                                    0.090      1.016 r
  U12266/Y (NAND3X2MTR)                                  0.097      1.113 f
  U134/Y (OA21X2MTR)                                     0.182      1.295 f
  U11654/Y (NOR3BX4MTR)                                  0.084      1.379 f
  U14947/Y (NOR2X1MTR)                                   0.050      1.429 r
  PIM_result_reg_466_/D (DFFRQX2MTR)                     0.000      1.429 r
  data arrival time                                                 1.429

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_466_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.165      1.435
  data required time                                                1.435
  --------------------------------------------------------------------------
  data required time                                                1.435
  data arrival time                                                -1.429
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_485_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U1156/Y (CLKNAND2X8MTR)                                0.061      0.355 f
  U7634/Y (BUFX6MTR)                                     0.091      0.446 f
  U13436/Y (BUFX4MTR)                                    0.087      0.534 f
  U10688/Y (AOI22X2MTR)                                  0.087      0.621 r
  U17352/Y (OAI211X4MTR)                                 0.119      0.740 f
  U8271/Y (NOR2X3MTR)                                    0.101      0.841 r
  U15720/Y (NAND4X4MTR)                                  0.114      0.955 f
  U15423/Y (INVX4MTR)                                    0.055      1.010 r
  U310/Y (NAND2X2MTR)                                    0.066      1.076 f
  U17356/Y (OAI21X2MTR)                                  0.093      1.169 r
  U4262/Y (NAND2X2MTR)                                   0.069      1.239 f
  U4254/Y (MXI2X2MTR)                                    0.079      1.317 r
  U14290/Y (NOR2X2MTR)                                   0.061      1.378 f
  U14975/Y (NOR2X1MTR)                                   0.051      1.429 r
  PIM_result_reg_485_/D (DFFRQX2MTR)                     0.000      1.429 r
  data arrival time                                                 1.429

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_485_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.166      1.434
  data required time                                                1.434
  --------------------------------------------------------------------------
  data required time                                                1.434
  data arrival time                                                -1.429
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_357_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U1156/Y (CLKNAND2X8MTR)                                0.061      0.355 f
  U7634/Y (BUFX6MTR)                                     0.091      0.446 f
  U13436/Y (BUFX4MTR)                                    0.087      0.534 f
  U10688/Y (AOI22X2MTR)                                  0.087      0.621 r
  U17352/Y (OAI211X4MTR)                                 0.119      0.740 f
  U8271/Y (NOR2X3MTR)                                    0.101      0.841 r
  U15720/Y (NAND4X4MTR)                                  0.114      0.955 f
  U15423/Y (INVX4MTR)                                    0.055      1.010 r
  U310/Y (NAND2X2MTR)                                    0.066      1.076 f
  U17356/Y (OAI21X2MTR)                                  0.093      1.169 r
  U4262/Y (NAND2X2MTR)                                   0.069      1.239 f
  U4254/Y (MXI2X2MTR)                                    0.079      1.317 r
  U14290/Y (NOR2X2MTR)                                   0.061      1.378 f
  U15033/Y (NOR2X1MTR)                                   0.051      1.429 r
  PIM_result_reg_357_/D (DFFRQX2MTR)                     0.000      1.429 r
  data arrival time                                                 1.429

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_357_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.166      1.434
  data required time                                                1.434
  --------------------------------------------------------------------------
  data required time                                                1.434
  data arrival time                                                -1.429
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_229_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U1156/Y (CLKNAND2X8MTR)                                0.061      0.355 f
  U7634/Y (BUFX6MTR)                                     0.091      0.446 f
  U13436/Y (BUFX4MTR)                                    0.087      0.534 f
  U10688/Y (AOI22X2MTR)                                  0.087      0.621 r
  U17352/Y (OAI211X4MTR)                                 0.119      0.740 f
  U8271/Y (NOR2X3MTR)                                    0.101      0.841 r
  U15720/Y (NAND4X4MTR)                                  0.114      0.955 f
  U15423/Y (INVX4MTR)                                    0.055      1.010 r
  U310/Y (NAND2X2MTR)                                    0.066      1.076 f
  U17356/Y (OAI21X2MTR)                                  0.093      1.169 r
  U4262/Y (NAND2X2MTR)                                   0.069      1.239 f
  U4254/Y (MXI2X2MTR)                                    0.079      1.317 r
  U14290/Y (NOR2X2MTR)                                   0.061      1.378 f
  U15087/Y (NOR2X1MTR)                                   0.051      1.429 r
  PIM_result_reg_229_/D (DFFRQX2MTR)                     0.000      1.429 r
  data arrival time                                                 1.429

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_229_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.166      1.434
  data required time                                                1.434
  --------------------------------------------------------------------------
  data required time                                                1.434
  data arrival time                                                -1.429
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_101_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U1156/Y (CLKNAND2X8MTR)                                0.061      0.355 f
  U7634/Y (BUFX6MTR)                                     0.091      0.446 f
  U13436/Y (BUFX4MTR)                                    0.087      0.534 f
  U10688/Y (AOI22X2MTR)                                  0.087      0.621 r
  U17352/Y (OAI211X4MTR)                                 0.119      0.740 f
  U8271/Y (NOR2X3MTR)                                    0.101      0.841 r
  U15720/Y (NAND4X4MTR)                                  0.114      0.955 f
  U15423/Y (INVX4MTR)                                    0.055      1.010 r
  U310/Y (NAND2X2MTR)                                    0.066      1.076 f
  U17356/Y (OAI21X2MTR)                                  0.093      1.169 r
  U4262/Y (NAND2X2MTR)                                   0.069      1.239 f
  U4254/Y (MXI2X2MTR)                                    0.079      1.317 r
  U14290/Y (NOR2X2MTR)                                   0.061      1.378 f
  U15140/Y (NOR2X1MTR)                                   0.051      1.429 r
  PIM_result_reg_101_/D (DFFRQX2MTR)                     0.000      1.429 r
  data arrival time                                                 1.429

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_101_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.166      1.434
  data required time                                                1.434
  --------------------------------------------------------------------------
  data required time                                                1.434
  data arrival time                                                -1.429
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/detect_pos_edge_reg_0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.115      0.115 f
  U1378/Y (INVX8MTR)                                     0.041      0.156 r
  U6954/Y (INVX6MTR)                                     0.039      0.195 f
  U1316/Y (NOR2X2MTR)                                    0.087      0.283 r
  U8450/Y (NAND2BX4MTR)                                  0.082      0.364 f
  U3124/Y (INVX2MTR)                                     0.060      0.425 r
  U4582/Y (AOI2BB1X2MTR)                                 0.114      0.538 r
  U5993/Y (NAND3X4MTR)                                   0.084      0.623 f
  U7944/Y (INVX2MTR)                                     0.045      0.668 r
  U7942/Y (NAND2X2MTR)                                   0.055      0.723 f
  U14281/Y (OAI2BB1X2MTR)                                0.109      0.833 f
  U5358/Y (NAND2X2MTR)                                   0.051      0.884 r
  U8051/Y (NAND2X4MTR)                                   0.045      0.929 f
  U4778/Y (NAND2X4MTR)                                   0.048      0.977 r
  U4267/Y (NAND2X8MTR)                                   0.053      1.031 f
  U7109/Y (NAND2BX4MTR)                                  0.043      1.074 r
  U9557/Y (NAND2X3MTR)                                   0.058      1.131 f
  U3703/Y (NAND3X8MTR)                                   0.064      1.195 r
  U2187/Y (NAND2X2MTR)                                   0.044      1.239 f
  U8634/Y (NAND2X1MTR)                                   0.051      1.290 r
  U3199/Y (INVX4MTR)                                     0.039      1.329 f
  U16248/Y (NOR3BX1MTR)                                  0.084      1.413 r
  U0_BANK_TOP/detect_pos_edge_reg_0_/D (DFFRQX4MTR)      0.000      1.413 r
  data arrival time                                                 1.413

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/detect_pos_edge_reg_0_/CK (DFFRQX4MTR)     0.000      1.600 r
  library setup time                                    -0.181      1.419
  data required time                                                1.419
  --------------------------------------------------------------------------
  data required time                                                1.419
  data arrival time                                                -1.413
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U1026/Y (INVX12MTR)                                    0.031      0.144 r
  U10636/Y (CLKNAND2X16MTR)                              0.044      0.188 f
  U11009/Y (CLKNAND2X16MTR)                              0.039      0.227 r
  U10709/Y (NAND2X12MTR)                                 0.042      0.269 f
  U2141/Y (INVX20MTR)                                    0.047      0.316 r
  U11017/Y (INVX18MTR)                                   0.043      0.359 f
  U10536/Y (INVX14MTR)                                   0.037      0.396 r
  U1102/Y (INVX16MTR)                                    0.034      0.430 f
  U15836/Y (NOR2X8MTR)                                   0.048      0.478 r
  U836/Y (NAND2X2MTR)                                    0.053      0.531 f
  U2455/Y (XNOR2X2MTR)                                   0.109      0.640 r
  U368/Y (XNOR2X2MTR)                                    0.109      0.749 r
  U10135/Y (XNOR2X2MTR)                                  0.105      0.854 r
  U16703/Y (NOR2X2MTR)                                   0.063      0.917 f
  U2249/Y (OAI21X3MTR)                                   0.092      1.009 r
  U2821/Y (INVX2MTR)                                     0.044      1.053 f
  U9163/Y (NAND2X3MTR)                                   0.041      1.095 r
  U10430/Y (NAND2X4MTR)                                  0.046      1.141 f
  U10425/Y (OAI21X6MTR)                                  0.081      1.222 r
  U14256/Y (INVX2MTR)                                    0.045      1.267 f
  U1306/Y (OAI21X1MTR)                                   0.075      1.343 r
  U3204/Y (XNOR2X1MTR)                                   0.084      1.427 r
  U8570/Y (NOR2X1MTR)                                    0.053      1.479 f
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_6_/D (DFFRHQX2MTR)
                                                         0.000      1.479 f
  data arrival time                                                 1.479

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_6_/CK (DFFRHQX2MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.116      1.484
  data required time                                                1.484
  --------------------------------------------------------------------------
  data required time                                                1.484
  data arrival time                                                -1.479
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.132      0.132 f
  U610/Y (BUFX14MTR)                                     0.088      0.220 f
  U1707/Y (CLKNAND2X16MTR)                               0.046      0.266 r
  U1290/Y (BUFX8MTR)                                     0.070      0.336 r
  U1268/Y (INVX4MTR)                                     0.040      0.375 f
  U11470/Y (AOI22X2MTR)                                  0.064      0.439 r
  U1126/Y (NAND3X2MTR)                                   0.080      0.519 f
  U721/Y (AND2X2MTR)                                     0.120      0.639 f
  U676/Y (NAND2X2MTR)                                    0.071      0.710 r
  U3188/Y (NAND2X1MTR)                                   0.082      0.792 f
  U7278/Y (NAND2BX1MTR)                                  0.134      0.926 f
  U7272/Y (INVX2MTR)                                     0.050      0.976 r
  U5830/Y (CLKNAND2X2MTR)                                0.053      1.029 f
  U11471/Y (OAI211X4MTR)                                 0.125      1.153 r
  U10572/Y (NAND3X12MTR)                                 0.081      1.234 f
  U7941/Y (NAND2X4MTR)                                   0.055      1.289 r
  U7926/Y (INVX2MTR)                                     0.045      1.334 f
  U14565/Y (OAI31X1MTR)                                  0.107      1.440 r
  U0_BANK_TOP/vACC_1_reg_3__17_/D (DFFRHQX1MTR)          0.000      1.440 r
  data arrival time                                                 1.440

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_3__17_/CK (DFFRHQX1MTR)         0.000      1.600 r
  library setup time                                    -0.154      1.446
  data required time                                                1.446
  --------------------------------------------------------------------------
  data required time                                                1.446
  data arrival time                                                -1.440
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_222_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U10440/Y (NOR2X8MTR)                                   0.058      0.248 r
  U15327/Y (NAND3X6MTR)                                  0.063      0.311 f
  U16513/Y (OAI2B1X8MTR)                                 0.046      0.358 r
  U1211/Y (INVX8MTR)                                     0.038      0.396 f
  U1152/Y (BUFX8MTR)                                     0.071      0.467 f
  U4257/Y (INVX2MTR)                                     0.076      0.542 r
  U17293/Y (CLKNAND2X2MTR)                               0.071      0.614 f
  U4996/Y (OAI211X4MTR)                                  0.069      0.683 r
  U17305/Y (CLKNAND2X2MTR)                               0.083      0.766 f
  U13301/Y (CLKNAND2X2MTR)                               0.054      0.820 r
  U17306/Y (INVX2MTR)                                    0.030      0.850 f
  U17307/Y (NAND2X2MTR)                                  0.065      0.915 r
  U17311/Y (NAND3X2MTR)                                  0.084      0.999 f
  U17910/Y (NOR2X2MTR)                                   0.091      1.090 r
  U17911/Y (NAND4X4MTR)                                  0.099      1.189 f
  U10434/Y (AOI2B1X4MTR)                                 0.088      1.277 r
  U16136/Y (OAI21X2MTR)                                  0.070      1.347 f
  U18079/Y (AOI21X4MTR)                                  0.102      1.449 r
  U18083/Y (NOR2X1MTR)                                   0.048      1.497 f
  PIM_result_reg_222_/D (DFFRHQX4MTR)                    0.000      1.497 f
  data arrival time                                                 1.497

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_222_/CK (DFFRHQX4MTR)                   0.000      1.600 r
  library setup time                                    -0.098      1.502
  data required time                                                1.502
  --------------------------------------------------------------------------
  data required time                                                1.502
  data arrival time                                                -1.497
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.142      0.142 r
  U9359/Y (NAND2X6MTR)                                   0.064      0.206 f
  U11079/Y (INVX12MTR)                                   0.054      0.260 r
  U10031/Y (CLKNAND2X16MTR)                              0.050      0.310 f
  U1341/Y (INVX4MTR)                                     0.051      0.361 r
  U13218/Y (AND2X2MTR)                                   0.097      0.458 r
  U1186/Y (AOI21X2MTR)                                   0.030      0.489 f
  U11098/Y (NAND3X2MTR)                                  0.055      0.543 r
  U11669/Y (AND2X4MTR)                                   0.108      0.652 r
  U6698/Y (INVX2MTR)                                     0.035      0.687 f
  U5495/Y (NAND2X3MTR)                                   0.051      0.738 r
  U16246/Y (NAND2BX2MTR)                                 0.075      0.812 f
  U2363/Y (NOR2X4MTR)                                    0.074      0.887 r
  U3837/Y (INVX2MTR)                                     0.041      0.927 f
  U3808/Y (NAND2BX2MTR)                                  0.098      1.025 f
  U3781/Y (NOR2X1MTR)                                    0.064      1.090 r
  U4131/Y (NAND2BX1MTR)                                  0.065      1.155 f
  U9187/Y (NAND2X2MTR)                                   0.062      1.217 r
  U11179/Y (OAI2B1X4MTR)                                 0.066      1.283 f
  U11067/Y (NAND2X4MTR)                                  0.054      1.337 r
  U6319/Y (NAND2X4MTR)                                   0.036      1.373 f
  U11403/Y (NAND2X2MTR)                                  0.049      1.421 r
  U14742/Y (OAI21X1MTR)                                  0.069      1.491 f
  U0_BANK_TOP/vACC_3_reg_7__18_/D (DFFRHQX4MTR)          0.000      1.491 f
  data arrival time                                                 1.491

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_7__18_/CK (DFFRHQX4MTR)         0.000      1.600 r
  library setup time                                    -0.104      1.496
  data required time                                                1.496
  --------------------------------------------------------------------------
  data required time                                                1.496
  data arrival time                                                -1.491
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1710/Y (NAND3X8MTR)                                   0.112      0.263 f
  U1670/Y (INVX12MTR)                                    0.069      0.332 r
  U1403/Y (INVX8MTR)                                     0.041      0.373 f
  U1329/Y (INVX6MTR)                                     0.040      0.413 r
  U8706/Y (INVX1MTR)                                     0.043      0.456 f
  U949/Y (CLKOR2X1MTR)                                   0.114      0.570 f
  U865/Y (NAND3X2MTR)                                    0.057      0.627 r
  U6023/Y (NAND2X2MTR)                                   0.068      0.695 f
  U5485/Y (INVX2MTR)                                     0.052      0.747 r
  U622/Y (NOR2X2MTR)                                     0.037      0.784 f
  U2018/Y (NOR2X2MTR)                                    0.143      0.927 r
  U477/Y (INVX2MTR)                                      0.053      0.980 f
  U11291/Y (NOR2X2MTR)                                   0.096      1.076 r
  U7081/Y (NAND2X6MTR)                                   0.092      1.168 f
  U5271/Y (INVX4MTR)                                     0.064      1.232 r
  U5262/Y (INVX2MTR)                                     0.033      1.265 f
  U5708/Y (NOR2X2MTR)                                    0.058      1.323 r
  U10759/Y (OAI2BB1X4MTR)                                0.105      1.428 r
  U11411/Y (OAI22X2MTR)                                  0.050      1.477 f
  U0_BANK_TOP/vACC_2_reg_1__6_/D (DFFRHQX2MTR)           0.000      1.477 f
  data arrival time                                                 1.477

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_1__6_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.118      1.482
  data required time                                                1.482
  --------------------------------------------------------------------------
  data required time                                                1.482
  data arrival time                                                -1.477
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.142      0.142 r
  U9359/Y (NAND2X6MTR)                                   0.064      0.206 f
  U11079/Y (INVX12MTR)                                   0.054      0.260 r
  U10031/Y (CLKNAND2X16MTR)                              0.050      0.310 f
  U1341/Y (INVX4MTR)                                     0.051      0.361 r
  U13218/Y (AND2X2MTR)                                   0.097      0.458 r
  U1186/Y (AOI21X2MTR)                                   0.030      0.489 f
  U11098/Y (NAND3X2MTR)                                  0.055      0.543 r
  U11669/Y (AND2X4MTR)                                   0.108      0.652 r
  U6698/Y (INVX2MTR)                                     0.035      0.687 f
  U5495/Y (NAND2X3MTR)                                   0.051      0.738 r
  U16246/Y (NAND2BX2MTR)                                 0.075      0.812 f
  U2363/Y (NOR2X4MTR)                                    0.074      0.887 r
  U3837/Y (INVX2MTR)                                     0.041      0.927 f
  U3808/Y (NAND2BX2MTR)                                  0.098      1.025 f
  U3781/Y (NOR2X1MTR)                                    0.064      1.090 r
  U4131/Y (NAND2BX1MTR)                                  0.065      1.155 f
  U9187/Y (NAND2X2MTR)                                   0.062      1.217 r
  U11179/Y (OAI2B1X4MTR)                                 0.066      1.283 f
  U11067/Y (NAND2X4MTR)                                  0.054      1.337 r
  U6319/Y (NAND2X4MTR)                                   0.036      1.373 f
  U11403/Y (NAND2X2MTR)                                  0.049      1.421 r
  U14700/Y (OAI21X1MTR)                                  0.069      1.491 f
  U0_BANK_TOP/vACC_2_reg_7__18_/D (DFFRHQX4MTR)          0.000      1.491 f
  data arrival time                                                 1.491

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_7__18_/CK (DFFRHQX4MTR)         0.000      1.600 r
  library setup time                                    -0.104      1.496
  data required time                                                1.496
  --------------------------------------------------------------------------
  data required time                                                1.496
  data arrival time                                                -1.491
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.115      0.115 f
  U1378/Y (INVX8MTR)                                     0.041      0.156 r
  U6954/Y (INVX6MTR)                                     0.039      0.195 f
  U4413/Y (NOR2BX2MTR)                                   0.142      0.337 r
  U13012/Y (AOI22X1MTR)                                  0.132      0.469 f
  U15285/Y (AND2X4MTR)                                   0.104      0.573 f
  U15284/Y (NAND3X4MTR)                                  0.045      0.619 r
  U5545/Y (INVX4MTR)                                     0.036      0.654 f
  U2984/Y (NOR2X2MTR)                                    0.076      0.730 r
  U3409/Y (INVX2MTR)                                     0.048      0.779 f
  U3320/Y (OAI21X2MTR)                                   0.049      0.828 r
  U4342/Y (NAND2X2MTR)                                   0.073      0.901 f
  U397/Y (NAND2X4MTR)                                    0.047      0.948 r
  U14204/Y (INVX3MTR)                                    0.033      0.981 f
  U4772/Y (NAND2X6MTR)                                   0.047      1.028 r
  U4745/Y (NAND2X3MTR)                                   0.039      1.067 f
  U6370/Y (NAND2X2MTR)                                   0.038      1.105 r
  U3226/Y (XNOR2X2MTR)                                   0.065      1.170 r
  U2776/Y (CLKOR2X2MTR)                                  0.096      1.266 r
  U7056/Y (NAND3X4MTR)                                   0.068      1.334 f
  U7019/Y (OAI2B1X4MTR)                                  0.100      1.434 r
  U15342/Y (OAI22X2MTR)                                  0.059      1.493 f
  U0_BANK_TOP/vACC_2_reg_0__4_/D (DFFRHQX4MTR)           0.000      1.493 f
  data arrival time                                                 1.493

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_0__4_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.102      1.498
  data required time                                                1.498
  --------------------------------------------------------------------------
  data required time                                                1.498
  data arrival time                                                -1.493
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 r
  U1363/Y (INVX4MTR)                                     0.042      0.171 f
  U7801/Y (INVX3MTR)                                     0.039      0.210 r
  U1333/Y (NAND2BX4MTR)                                  0.079      0.289 r
  U11450/Y (NAND2BX1MTR)                                 0.069      0.358 r
  U16439/Y (CLKNAND2X2MTR)                               0.042      0.400 f
  U10433/Y (NOR2X2MTR)                                   0.065      0.465 r
  U16440/Y (NAND4X4MTR)                                  0.095      0.561 f
  U3049/Y (INVX1MTR)                                     0.056      0.617 r
  U7904/Y (CLKNAND2X2MTR)                                0.057      0.674 f
  U4965/Y (NOR2X4MTR)                                    0.080      0.754 r
  U642/Y (OAI21X6MTR)                                    0.064      0.818 f
  U11184/Y (AOI21X4MTR)                                  0.093      0.911 r
  U1462/Y (OAI21X8MTR)                                   0.078      0.988 f
  U9389/Y (BUFX8MTR)                                     0.088      1.076 f
  U11441/Y (AOI21X8MTR)                                  0.056      1.132 r
  U7493/Y (XOR2X2MTR)                                    0.082      1.214 r
  U10761/Y (OAI22X4MTR)                                  0.066      1.280 f
  U167/Y (NOR2X4MTR)                                     0.069      1.349 r
  U9097/Y (NAND2X3MTR)                                   0.050      1.399 f
  U1999/Y (NAND2X4MTR)                                   0.046      1.446 r
  U2012/Y (OAI22X2MTR)                                   0.047      1.493 f
  U0_BANK_TOP/vACC_3_reg_4__1_/D (DFFRHQX4MTR)           0.000      1.493 f
  data arrival time                                                 1.493

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_4__1_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.102      1.498
  data required time                                                1.498
  --------------------------------------------------------------------------
  data required time                                                1.498
  data arrival time                                                -1.493
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.142      0.142 r
  U9359/Y (NAND2X6MTR)                                   0.064      0.206 f
  U11079/Y (INVX12MTR)                                   0.054      0.260 r
  U10031/Y (CLKNAND2X16MTR)                              0.050      0.310 f
  U1341/Y (INVX4MTR)                                     0.051      0.361 r
  U13218/Y (AND2X2MTR)                                   0.097      0.458 r
  U1186/Y (AOI21X2MTR)                                   0.030      0.489 f
  U11098/Y (NAND3X2MTR)                                  0.055      0.543 r
  U11669/Y (AND2X4MTR)                                   0.108      0.652 r
  U6698/Y (INVX2MTR)                                     0.035      0.687 f
  U5495/Y (NAND2X3MTR)                                   0.051      0.738 r
  U16246/Y (NAND2BX2MTR)                                 0.075      0.812 f
  U2363/Y (NOR2X4MTR)                                    0.074      0.887 r
  U3837/Y (INVX2MTR)                                     0.041      0.927 f
  U3808/Y (NAND2BX2MTR)                                  0.098      1.025 f
  U3781/Y (NOR2X1MTR)                                    0.064      1.090 r
  U4131/Y (NAND2BX1MTR)                                  0.065      1.155 f
  U9187/Y (NAND2X2MTR)                                   0.062      1.217 r
  U11179/Y (OAI2B1X4MTR)                                 0.066      1.283 f
  U11067/Y (NAND2X4MTR)                                  0.054      1.337 r
  U6319/Y (NAND2X4MTR)                                   0.036      1.373 f
  U11403/Y (NAND2X2MTR)                                  0.049      1.421 r
  U14600/Y (OAI21X1MTR)                                  0.069      1.491 f
  U0_BANK_TOP/vACC_1_reg_7__18_/D (DFFRHQX4MTR)          0.000      1.491 f
  data arrival time                                                 1.491

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_7__18_/CK (DFFRHQX4MTR)         0.000      1.600 r
  library setup time                                    -0.104      1.496
  data required time                                                1.496
  --------------------------------------------------------------------------
  data required time                                                1.496
  data arrival time                                                -1.491
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U1026/Y (INVX12MTR)                                    0.031      0.144 r
  U10636/Y (CLKNAND2X16MTR)                              0.044      0.188 f
  U11009/Y (CLKNAND2X16MTR)                              0.039      0.227 r
  U10709/Y (NAND2X12MTR)                                 0.042      0.269 f
  U2141/Y (INVX20MTR)                                    0.047      0.316 r
  U11017/Y (INVX18MTR)                                   0.043      0.359 f
  U967/Y (INVX14MTR)                                     0.042      0.401 r
  U10637/Y (NAND2X6MTR)                                  0.042      0.443 f
  U11232/Y (NOR2X3MTR)                                   0.090      0.533 r
  U13384/Y (OAI21X1MTR)                                  0.089      0.622 f
  U13383/Y (OAI2BB1X2MTR)                                0.056      0.678 r
  U15513/S (ADDFHX2MTR)                                  0.217      0.895 f
  U10977/Y (XNOR2X8MTR)                                  0.097      0.992 f
  U11231/Y (XNOR2X8MTR)                                  0.085      1.076 f
  U15512/Y (NOR2X3MTR)                                   0.077      1.153 r
  U265/Y (BUFX2MTR)                                      0.092      1.245 r
  U5763/Y (INVX2MTR)                                     0.029      1.274 f
  U7961/Y (NAND2X2MTR)                                   0.032      1.306 r
  U6334/Y (XOR2X1MTR)                                    0.062      1.368 r
  U3694/Y (NOR2BX2MTR)                                   0.105      1.473 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_5_/D (DFFRHQX2MTR)
                                                         0.000      1.473 r
  data arrival time                                                 1.473

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_5_/CK (DFFRHQX2MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.122      1.478
  data required time                                                1.478
  --------------------------------------------------------------------------
  data required time                                                1.478
  data arrival time                                                -1.473
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.115      0.115 f
  U1378/Y (INVX8MTR)                                     0.041      0.156 r
  U6954/Y (INVX6MTR)                                     0.039      0.195 f
  U4413/Y (NOR2BX2MTR)                                   0.142      0.337 r
  U13012/Y (AOI22X1MTR)                                  0.132      0.469 f
  U15285/Y (AND2X4MTR)                                   0.104      0.573 f
  U15284/Y (NAND3X4MTR)                                  0.045      0.619 r
  U5545/Y (INVX4MTR)                                     0.036      0.654 f
  U2984/Y (NOR2X2MTR)                                    0.076      0.730 r
  U3409/Y (INVX2MTR)                                     0.048      0.779 f
  U3320/Y (OAI21X2MTR)                                   0.049      0.828 r
  U4342/Y (NAND2X2MTR)                                   0.073      0.901 f
  U397/Y (NAND2X4MTR)                                    0.047      0.948 r
  U14204/Y (INVX3MTR)                                    0.033      0.981 f
  U4772/Y (NAND2X6MTR)                                   0.047      1.028 r
  U4745/Y (NAND2X3MTR)                                   0.039      1.067 f
  U6370/Y (NAND2X2MTR)                                   0.038      1.105 r
  U3226/Y (XNOR2X2MTR)                                   0.065      1.170 r
  U2776/Y (CLKOR2X2MTR)                                  0.096      1.266 r
  U7056/Y (NAND3X4MTR)                                   0.068      1.334 f
  U7019/Y (OAI2B1X4MTR)                                  0.100      1.434 r
  U15341/Y (OAI22X2MTR)                                  0.059      1.493 f
  U0_BANK_TOP/vACC_3_reg_0__4_/D (DFFRHQX4MTR)           0.000      1.493 f
  data arrival time                                                 1.493

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_0__4_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.102      1.498
  data required time                                                1.498
  --------------------------------------------------------------------------
  data required time                                                1.498
  data arrival time                                                -1.493
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U1666/Y (INVX12MTR)                                    0.037      0.174 f
  U1661/Y (NAND3X12MTR)                                  0.045      0.220 r
  U11998/Y (INVX10MTR)                                   0.038      0.258 f
  U1620/Y (INVX12MTR)                                    0.036      0.294 r
  U1352/Y (INVX6MTR)                                     0.032      0.326 f
  U10863/Y (AOI22X1MTR)                                  0.080      0.405 r
  U1185/Y (NAND3X2MTR)                                   0.082      0.487 f
  U5586/Y (CLKNAND2X2MTR)                                0.051      0.539 r
  U5546/Y (NAND2X2MTR)                                   0.072      0.611 f
  U10963/Y (NOR2X2MTR)                                   0.093      0.704 r
  U770/Y (OAI21X2MTR)                                    0.077      0.782 f
  U1586/Y (NAND2X2MTR)                                   0.052      0.833 r
  U13138/Y (NAND2X4MTR)                                  0.048      0.881 f
  U13100/Y (NAND2X4MTR)                                  0.042      0.923 r
  U9617/Y (CLKNAND2X4MTR)                                0.065      0.988 f
  U10672/Y (AOI21X2MTR)                                  0.095      1.083 r
  U9138/Y (XNOR2X2MTR)                                   0.094      1.177 r
  U1653/Y (OAI21X4MTR)                                   0.080      1.257 f
  U3711/Y (AOI2BB1X8MTR)                                 0.082      1.340 r
  U1518/Y (OAI21X6MTR)                                   0.057      1.397 f
  U15707/Y (NAND2X2MTR)                                  0.040      1.437 r
  U11409/Y (OAI2B1X2MTR)                                 0.046      1.483 f
  U0_BANK_TOP/vACC_0_reg_3__1_/D (DFFRHQX2MTR)           0.000      1.483 f
  data arrival time                                                 1.483

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_3__1_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.112      1.488
  data required time                                                1.488
  --------------------------------------------------------------------------
  data required time                                                1.488
  data arrival time                                                -1.483
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.142      0.142 r
  U9359/Y (NAND2X6MTR)                                   0.064      0.206 f
  U11079/Y (INVX12MTR)                                   0.054      0.260 r
  U10031/Y (CLKNAND2X16MTR)                              0.050      0.310 f
  U1341/Y (INVX4MTR)                                     0.051      0.361 r
  U13218/Y (AND2X2MTR)                                   0.097      0.458 r
  U1186/Y (AOI21X2MTR)                                   0.030      0.489 f
  U11098/Y (NAND3X2MTR)                                  0.055      0.543 r
  U11669/Y (AND2X4MTR)                                   0.108      0.652 r
  U6698/Y (INVX2MTR)                                     0.035      0.687 f
  U5495/Y (NAND2X3MTR)                                   0.051      0.738 r
  U16246/Y (NAND2BX2MTR)                                 0.075      0.812 f
  U2363/Y (NOR2X4MTR)                                    0.074      0.887 r
  U3837/Y (INVX2MTR)                                     0.041      0.927 f
  U3808/Y (NAND2BX2MTR)                                  0.098      1.025 f
  U3781/Y (NOR2X1MTR)                                    0.064      1.090 r
  U4131/Y (NAND2BX1MTR)                                  0.065      1.155 f
  U9187/Y (NAND2X2MTR)                                   0.062      1.217 r
  U11179/Y (OAI2B1X4MTR)                                 0.066      1.283 f
  U11067/Y (NAND2X4MTR)                                  0.054      1.337 r
  U6319/Y (NAND2X4MTR)                                   0.036      1.373 f
  U11403/Y (NAND2X2MTR)                                  0.049      1.421 r
  U14661/Y (OAI21X1MTR)                                  0.069      1.491 f
  U0_BANK_TOP/vACC_0_reg_7__18_/D (DFFRHQX4MTR)          0.000      1.491 f
  data arrival time                                                 1.491

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_7__18_/CK (DFFRHQX4MTR)         0.000      1.600 r
  library setup time                                    -0.104      1.496
  data required time                                                1.496
  --------------------------------------------------------------------------
  data required time                                                1.496
  data arrival time                                                -1.491
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.115      0.115 f
  U1378/Y (INVX8MTR)                                     0.041      0.156 r
  U6954/Y (INVX6MTR)                                     0.039      0.195 f
  U4413/Y (NOR2BX2MTR)                                   0.142      0.337 r
  U13012/Y (AOI22X1MTR)                                  0.132      0.469 f
  U15285/Y (AND2X4MTR)                                   0.104      0.573 f
  U15284/Y (NAND3X4MTR)                                  0.045      0.619 r
  U5545/Y (INVX4MTR)                                     0.036      0.654 f
  U2984/Y (NOR2X2MTR)                                    0.076      0.730 r
  U3409/Y (INVX2MTR)                                     0.048      0.779 f
  U3320/Y (OAI21X2MTR)                                   0.049      0.828 r
  U4342/Y (NAND2X2MTR)                                   0.073      0.901 f
  U397/Y (NAND2X4MTR)                                    0.047      0.948 r
  U14204/Y (INVX3MTR)                                    0.033      0.981 f
  U4772/Y (NAND2X6MTR)                                   0.047      1.028 r
  U4745/Y (NAND2X3MTR)                                   0.039      1.067 f
  U6370/Y (NAND2X2MTR)                                   0.038      1.105 r
  U3226/Y (XNOR2X2MTR)                                   0.065      1.170 r
  U2776/Y (CLKOR2X2MTR)                                  0.096      1.266 r
  U7056/Y (NAND3X4MTR)                                   0.068      1.334 f
  U7019/Y (OAI2B1X4MTR)                                  0.100      1.434 r
  U15340/Y (OAI22X2MTR)                                  0.059      1.493 f
  U0_BANK_TOP/vACC_1_reg_0__4_/D (DFFRHQX4MTR)           0.000      1.493 f
  data arrival time                                                 1.493

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_0__4_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.102      1.498
  data required time                                                1.498
  --------------------------------------------------------------------------
  data required time                                                1.498
  data arrival time                                                -1.493
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1710/Y (NAND3X8MTR)                                   0.112      0.263 f
  U1670/Y (INVX12MTR)                                    0.069      0.332 r
  U1403/Y (INVX8MTR)                                     0.041      0.373 f
  U1329/Y (INVX6MTR)                                     0.040      0.413 r
  U8706/Y (INVX1MTR)                                     0.043      0.456 f
  U949/Y (CLKOR2X1MTR)                                   0.114      0.570 f
  U865/Y (NAND3X2MTR)                                    0.057      0.627 r
  U6023/Y (NAND2X2MTR)                                   0.068      0.695 f
  U5485/Y (INVX2MTR)                                     0.052      0.747 r
  U622/Y (NOR2X2MTR)                                     0.037      0.784 f
  U2018/Y (NOR2X2MTR)                                    0.143      0.927 r
  U477/Y (INVX2MTR)                                      0.053      0.980 f
  U11291/Y (NOR2X2MTR)                                   0.096      1.076 r
  U7081/Y (NAND2X6MTR)                                   0.092      1.168 f
  U5271/Y (INVX4MTR)                                     0.064      1.232 r
  U5262/Y (INVX2MTR)                                     0.033      1.265 f
  U5708/Y (NOR2X2MTR)                                    0.058      1.323 r
  U10759/Y (OAI2BB1X4MTR)                                0.105      1.428 r
  U10758/Y (OAI22X2MTR)                                  0.050      1.477 f
  U0_BANK_TOP/vACC_1_reg_1__6_/D (DFFRHQX2MTR)           0.000      1.477 f
  data arrival time                                                 1.477

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_1__6_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.117      1.483
  data required time                                                1.483
  --------------------------------------------------------------------------
  data required time                                                1.483
  data arrival time                                                -1.477
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_186_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U1237/Y (CLKNAND2X12MTR)                               0.034      0.297 r
  U8896/Y (NAND2X8MTR)                                   0.038      0.335 f
  U1095/Y (BUFX6MTR)                                     0.080      0.415 f
  U1053/Y (BUFX4MTR)                                     0.089      0.504 f
  U10474/Y (AOI22X2MTR)                                  0.104      0.608 r
  U17457/Y (OAI211X4MTR)                                 0.110      0.719 f
  U376/Y (NOR2BX2MTR)                                    0.110      0.829 r
  U11298/Y (NAND3BX4MTR)                                 0.095      0.923 f
  U16259/Y (NOR2X8MTR)                                   0.078      1.002 r
  U8146/Y (CLKNAND2X4MTR)                                0.057      1.058 f
  U9231/Y (NOR2X4MTR)                                    0.074      1.132 r
  U18024/Y (AOI31X4MTR)                                  0.103      1.235 f
  U18106/Y (INVX2MTR)                                    0.055      1.290 r
  U15722/Y (NAND2BX4MTR)                                 0.074      1.364 r
  U15721/Y (OAI2BB1X4MTR)                                0.055      1.419 f
  U16206/Y (NOR2X1MTR)                                   0.054      1.473 r
  PIM_result_reg_186_/D (DFFRHQX2MTR)                    0.000      1.473 r
  data arrival time                                                 1.473

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_186_/CK (DFFRHQX2MTR)                   0.000      1.600 r
  library setup time                                    -0.122      1.478
  data required time                                                1.478
  --------------------------------------------------------------------------
  data required time                                                1.478
  data arrival time                                                -1.473
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.133      0.133 r
  U8684/Y (INVX5MTR)                                     0.041      0.175 f
  U7425/Y (NAND2X1MTR)                                   0.038      0.213 r
  U1792/Y (INVX2MTR)                                     0.032      0.245 f
  U1794/Y (INVX2MTR)                                     0.054      0.298 r
  U13044/Y (OAI22X1MTR)                                  0.086      0.384 f
  U11951/Y (NOR2X1MTR)                                   0.072      0.457 r
  U11614/Y (CLKAND2X2MTR)                                0.103      0.559 r
  U1065/Y (NAND2X2MTR)                                   0.067      0.626 f
  U3048/Y (INVX2MTR)                                     0.046      0.672 r
  U2168/Y (NAND2X2MTR)                                   0.051      0.723 f
  U1662/Y (NAND2X2MTR)                                   0.043      0.767 r
  U11256/Y (NAND2X2MTR)                                  0.055      0.822 f
  U12006/Y (OAI2BB1X4MTR)                                0.101      0.922 f
  U10530/Y (NAND2BX2MTR)                                 0.106      1.028 f
  U444/Y (AOI21X4MTR)                                    0.092      1.120 r
  U283/Y (NAND2X6MTR)                                    0.063      1.183 f
  U14669/Y (NAND2X12MTR)                                 0.052      1.235 r
  U10535/Y (NAND2X4MTR)                                  0.045      1.281 f
  U11381/Y (NAND2X2MTR)                                  0.049      1.330 r
  U1384/Y (NAND2X4MTR)                                   0.047      1.377 f
  U6996/Y (OAI21X2MTR)                                   0.070      1.447 r
  U0_BANK_TOP/vACC_0_reg_4__18_/D (DFFRHQX1MTR)          0.000      1.447 r
  data arrival time                                                 1.447

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_4__18_/CK (DFFRHQX1MTR)         0.000      1.600 r
  library setup time                                    -0.147      1.453
  data required time                                                1.453
  --------------------------------------------------------------------------
  data required time                                                1.453
  data arrival time                                                -1.447
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U1666/Y (INVX12MTR)                                    0.037      0.174 f
  U1661/Y (NAND3X12MTR)                                  0.045      0.220 r
  U8911/Y (BUFX10MTR)                                    0.080      0.299 r
  U10459/Y (NAND2BX4MTR)                                 0.067      0.366 r
  U10604/Y (AND2X4MTR)                                   0.087      0.453 r
  U8753/Y (NAND3X2MTR)                                   0.069      0.522 f
  U11750/Y (AOI21X4MTR)                                  0.103      0.625 r
  U1649/Y (BUFX6MTR)                                     0.083      0.708 r
  U819/Y (NAND2X5MTR)                                    0.046      0.754 f
  U11519/Y (AOI21X6MTR)                                  0.094      0.848 r
  U2330/Y (OAI21X6MTR)                                   0.066      0.914 f
  U1342/Y (NAND2X3MTR)                                   0.052      0.966 r
  U11116/Y (NAND2X6MTR)                                  0.056      1.021 f
  U11570/Y (OAI2BB1X2MTR)                                0.098      1.119 f
  U1483/Y (XNOR2X2MTR)                                   0.071      1.190 f
  U1510/Y (NAND2X2MTR)                                   0.041      1.231 r
  U6323/Y (NAND2X2MTR)                                   0.052      1.283 f
  U170/Y (NOR2X4MTR)                                     0.079      1.361 r
  U880/Y (NAND2X4MTR)                                    0.050      1.412 f
  U9025/Y (INVX4MTR)                                     0.043      1.454 r
  U10928/Y (OAI22X2MTR)                                  0.043      1.497 f
  U0_BANK_TOP/vACC_1_reg_7__7_/D (DFFRHQX4MTR)           0.000      1.497 f
  data arrival time                                                 1.497

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_7__7_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.098      1.502
  data required time                                                1.502
  --------------------------------------------------------------------------
  data required time                                                1.502
  data arrival time                                                -1.497
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.133      0.133 r
  U8684/Y (INVX5MTR)                                     0.041      0.175 f
  U7425/Y (NAND2X1MTR)                                   0.038      0.213 r
  U1792/Y (INVX2MTR)                                     0.032      0.245 f
  U1794/Y (INVX2MTR)                                     0.054      0.298 r
  U13044/Y (OAI22X1MTR)                                  0.086      0.384 f
  U11951/Y (NOR2X1MTR)                                   0.072      0.457 r
  U11614/Y (CLKAND2X2MTR)                                0.103      0.559 r
  U1065/Y (NAND2X2MTR)                                   0.067      0.626 f
  U3048/Y (INVX2MTR)                                     0.046      0.672 r
  U2168/Y (NAND2X2MTR)                                   0.051      0.723 f
  U1662/Y (NAND2X2MTR)                                   0.043      0.767 r
  U11256/Y (NAND2X2MTR)                                  0.055      0.822 f
  U12006/Y (OAI2BB1X4MTR)                                0.101      0.922 f
  U10530/Y (NAND2BX2MTR)                                 0.106      1.028 f
  U444/Y (AOI21X4MTR)                                    0.092      1.120 r
  U283/Y (NAND2X6MTR)                                    0.063      1.183 f
  U14669/Y (NAND2X12MTR)                                 0.052      1.235 r
  U10535/Y (NAND2X4MTR)                                  0.045      1.281 f
  U11381/Y (NAND2X2MTR)                                  0.049      1.330 r
  U1384/Y (NAND2X4MTR)                                   0.047      1.377 f
  U7863/Y (OAI21X2MTR)                                   0.070      1.447 r
  U0_BANK_TOP/vACC_2_reg_4__18_/D (DFFRHQX1MTR)          0.000      1.447 r
  data arrival time                                                 1.447

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_4__18_/CK (DFFRHQX1MTR)         0.000      1.600 r
  library setup time                                    -0.147      1.453
  data required time                                                1.453
  --------------------------------------------------------------------------
  data required time                                                1.453
  data arrival time                                                -1.447
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.132      0.132 f
  U610/Y (BUFX14MTR)                                     0.088      0.220 f
  U10031/Y (CLKNAND2X16MTR)                              0.045      0.265 r
  U1337/Y (BUFX16MTR)                                    0.066      0.331 r
  U7568/Y (INVX8MTR)                                     0.027      0.358 f
  U689/Y (NAND2X1MTR)                                    0.028      0.385 r
  U824/Y (OAI2B1X1MTR)                                   0.081      0.466 f
  U11884/Y (OAI21BX4MTR)                                 0.097      0.563 r
  U11808/Y (NAND2X2MTR)                                  0.071      0.634 f
  U3926/Y (INVX2MTR)                                     0.051      0.685 r
  U872/Y (CLKNAND2X4MTR)                                 0.059      0.744 f
  U11569/Y (AOI21X3MTR)                                  0.113      0.856 r
  U11086/Y (OAI2B1X4MTR)                                 0.062      0.918 f
  U11355/Y (INVX3MTR)                                    0.044      0.962 r
  U11260/Y (NAND2X6MTR)                                  0.059      1.021 f
  U8435/Y (INVX3MTR)                                     0.052      1.074 r
  U13360/Y (XNOR2X2MTR)                                  0.096      1.169 r
  U11373/Y (OAI2BB1X4MTR)                                0.118      1.287 r
  U7100/Y (MXI2X4MTR)                                    0.068      1.355 f
  U9078/Y (OAI22X2MTR)                                   0.063      1.418 r
  U0_BANK_TOP/vACC_2_reg_4__0_/D (DFFRQX2MTR)            0.000      1.418 r
  data arrival time                                                 1.418

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_4__0_/CK (DFFRQX2MTR)           0.000      1.600 r
  library setup time                                    -0.177      1.423
  data required time                                                1.423
  --------------------------------------------------------------------------
  data required time                                                1.423
  data arrival time                                                -1.418
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.116      0.116 f
  U9317/Y (INVX3MTR)                                     0.040      0.156 r
  U1221/Y (CLKNAND2X2MTR)                                0.052      0.207 f
  U5689/Y (INVX2MTR)                                     0.080      0.288 r
  U10774/Y (CLKNAND2X2MTR)                               0.052      0.340 f
  U1110/Y (NOR2BX2MTR)                                   0.088      0.428 f
  U6862/Y (OAI211X2MTR)                                  0.085      0.514 r
  U7640/Y (INVX2MTR)                                     0.047      0.560 f
  U3063/Y (NAND2X3MTR)                                   0.055      0.615 r
  U6737/Y (INVX3MTR)                                     0.045      0.660 f
  U8350/Y (NOR2X6MTR)                                    0.076      0.736 r
  U1491/Y (OAI21X4MTR)                                   0.071      0.807 f
  U10557/Y (AOI21X6MTR)                                  0.081      0.888 r
  U10798/Y (OAI21X6MTR)                                  0.064      0.953 f
  U1577/Y (BUFX10MTR)                                    0.083      1.035 f
  U8054/Y (AOI21X3MTR)                                   0.077      1.113 r
  U234/Y (XNOR2X2MTR)                                    0.078      1.191 r
  U7145/Y (NAND2X2MTR)                                   0.069      1.259 f
  U7078/Y (OAI211X4MTR)                                  0.061      1.320 r
  U929/Y (INVX3MTR)                                      0.055      1.375 f
  U11427/Y (OAI21BX2MTR)                                 0.072      1.447 r
  U0_BANK_TOP/vACC_0_reg_2__14_/D (DFFRHQX1MTR)          0.000      1.447 r
  data arrival time                                                 1.447

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_2__14_/CK (DFFRHQX1MTR)         0.000      1.600 r
  library setup time                                    -0.147      1.453
  data required time                                                1.453
  --------------------------------------------------------------------------
  data required time                                                1.453
  data arrival time                                                -1.447
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.115      0.115 f
  U1378/Y (INVX8MTR)                                     0.041      0.156 r
  U6954/Y (INVX6MTR)                                     0.039      0.195 f
  U4413/Y (NOR2BX2MTR)                                   0.142      0.337 r
  U13012/Y (AOI22X1MTR)                                  0.132      0.469 f
  U15285/Y (AND2X4MTR)                                   0.104      0.573 f
  U15284/Y (NAND3X4MTR)                                  0.045      0.619 r
  U5545/Y (INVX4MTR)                                     0.036      0.654 f
  U2984/Y (NOR2X2MTR)                                    0.076      0.730 r
  U3409/Y (INVX2MTR)                                     0.048      0.779 f
  U3320/Y (OAI21X2MTR)                                   0.049      0.828 r
  U4342/Y (NAND2X2MTR)                                   0.073      0.901 f
  U397/Y (NAND2X4MTR)                                    0.047      0.948 r
  U14204/Y (INVX3MTR)                                    0.033      0.981 f
  U4772/Y (NAND2X6MTR)                                   0.047      1.028 r
  U4745/Y (NAND2X3MTR)                                   0.039      1.067 f
  U6370/Y (NAND2X2MTR)                                   0.038      1.105 r
  U3226/Y (XNOR2X2MTR)                                   0.065      1.170 r
  U2776/Y (CLKOR2X2MTR)                                  0.096      1.266 r
  U7056/Y (NAND3X4MTR)                                   0.068      1.334 f
  U7019/Y (OAI2B1X4MTR)                                  0.100      1.434 r
  U15343/Y (OAI22X2MTR)                                  0.059      1.493 f
  U0_BANK_TOP/vACC_0_reg_0__4_/D (DFFRHQX4MTR)           0.000      1.493 f
  data arrival time                                                 1.493

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_0__4_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.102      1.498
  data required time                                                1.498
  --------------------------------------------------------------------------
  data required time                                                1.498
  data arrival time                                                -1.493
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.133      0.133 r
  U8684/Y (INVX5MTR)                                     0.041      0.175 f
  U7425/Y (NAND2X1MTR)                                   0.038      0.213 r
  U1792/Y (INVX2MTR)                                     0.032      0.245 f
  U1794/Y (INVX2MTR)                                     0.054      0.298 r
  U13044/Y (OAI22X1MTR)                                  0.086      0.384 f
  U11951/Y (NOR2X1MTR)                                   0.072      0.457 r
  U11614/Y (CLKAND2X2MTR)                                0.103      0.559 r
  U1065/Y (NAND2X2MTR)                                   0.067      0.626 f
  U3048/Y (INVX2MTR)                                     0.046      0.672 r
  U2168/Y (NAND2X2MTR)                                   0.051      0.723 f
  U1662/Y (NAND2X2MTR)                                   0.043      0.767 r
  U11256/Y (NAND2X2MTR)                                  0.055      0.822 f
  U12006/Y (OAI2BB1X4MTR)                                0.101      0.922 f
  U10530/Y (NAND2BX2MTR)                                 0.106      1.028 f
  U444/Y (AOI21X4MTR)                                    0.092      1.120 r
  U283/Y (NAND2X6MTR)                                    0.063      1.183 f
  U14669/Y (NAND2X12MTR)                                 0.052      1.235 r
  U10535/Y (NAND2X4MTR)                                  0.045      1.281 f
  U11381/Y (NAND2X2MTR)                                  0.049      1.330 r
  U1384/Y (NAND2X4MTR)                                   0.047      1.377 f
  U7861/Y (OAI21X2MTR)                                   0.070      1.447 r
  U0_BANK_TOP/vACC_3_reg_4__18_/D (DFFRHQX1MTR)          0.000      1.447 r
  data arrival time                                                 1.447

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_4__18_/CK (DFFRHQX1MTR)         0.000      1.600 r
  library setup time                                    -0.147      1.453
  data required time                                                1.453
  --------------------------------------------------------------------------
  data required time                                                1.453
  data arrival time                                                -1.447
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_172_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U1237/Y (CLKNAND2X12MTR)                               0.034      0.297 r
  U9688/Y (NAND2X8MTR)                                   0.053      0.350 f
  U1882/Y (BUFX6MTR)                                     0.091      0.441 f
  U15257/Y (INVX4MTR)                                    0.048      0.489 r
  U15588/Y (OAI21X2MTR)                                  0.056      0.545 f
  U9469/Y (NOR2X3MTR)                                    0.119      0.664 r
  U9663/Y (NAND2X4MTR)                                   0.081      0.745 f
  U15441/Y (NAND3BX4MTR)                                 0.107      0.852 f
  U17521/Y (NOR2X4MTR)                                   0.079      0.931 r
  U6483/Y (INVX2MTR)                                     0.041      0.972 f
  U8068/Y (NOR2X4MTR)                                    0.059      1.031 r
  U7169/Y (NAND2X2MTR)                                   0.067      1.098 f
  U4270/Y (CLKNAND2X2MTR)                                0.050      1.148 r
  U4788/Y (INVX1MTR)                                     0.048      1.196 f
  U13647/Y (NAND3X4MTR)                                  0.051      1.247 r
  U14199/Y (OAI2B1X2MTR)                                 0.056      1.303 f
  U4235/Y (AND3X2MTR)                                    0.113      1.416 f
  U14588/Y (NOR2X1MTR)                                   0.055      1.471 r
  PIM_result_reg_172_/D (DFFRHQX2MTR)                    0.000      1.471 r
  data arrival time                                                 1.471

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_172_/CK (DFFRHQX2MTR)                   0.000      1.600 r
  library setup time                                    -0.123      1.477
  data required time                                                1.477
  --------------------------------------------------------------------------
  data required time                                                1.477
  data arrival time                                                -1.471
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.133      0.133 r
  U8684/Y (INVX5MTR)                                     0.041      0.175 f
  U7425/Y (NAND2X1MTR)                                   0.038      0.213 r
  U1792/Y (INVX2MTR)                                     0.032      0.245 f
  U1794/Y (INVX2MTR)                                     0.054      0.298 r
  U13044/Y (OAI22X1MTR)                                  0.086      0.384 f
  U11951/Y (NOR2X1MTR)                                   0.072      0.457 r
  U11614/Y (CLKAND2X2MTR)                                0.103      0.559 r
  U1065/Y (NAND2X2MTR)                                   0.067      0.626 f
  U3048/Y (INVX2MTR)                                     0.046      0.672 r
  U2168/Y (NAND2X2MTR)                                   0.051      0.723 f
  U1662/Y (NAND2X2MTR)                                   0.043      0.767 r
  U11256/Y (NAND2X2MTR)                                  0.055      0.822 f
  U12006/Y (OAI2BB1X4MTR)                                0.101      0.922 f
  U10530/Y (NAND2BX2MTR)                                 0.106      1.028 f
  U444/Y (AOI21X4MTR)                                    0.092      1.120 r
  U283/Y (NAND2X6MTR)                                    0.063      1.183 f
  U14669/Y (NAND2X12MTR)                                 0.052      1.235 r
  U10924/Y (INVX6MTR)                                    0.036      1.272 f
  U10479/Y (OAI21X8MTR)                                  0.081      1.352 r
  U15683/Y (NAND3BX4MTR)                                 0.069      1.421 f
  U11283/Y (OAI2B11X2MTR)                                0.044      1.466 r
  U0_BANK_TOP/vACC_3_reg_4__16_/D (DFFRHQX2MTR)          0.000      1.466 r
  data arrival time                                                 1.466

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_4__16_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.129      1.471
  data required time                                                1.471
  --------------------------------------------------------------------------
  data required time                                                1.471
  data arrival time                                                -1.466
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1710/Y (NAND3X8MTR)                                   0.112      0.263 f
  U1670/Y (INVX12MTR)                                    0.069      0.332 r
  U1276/Y (BUFX6MTR)                                     0.081      0.412 r
  U710/Y (NAND2X1MTR)                                    0.059      0.471 f
  U1132/Y (OAI2B11X2MTR)                                 0.052      0.523 r
  U1068/Y (OAI2B1X2MTR)                                  0.066      0.590 f
  U1454/Y (NAND2X2MTR)                                   0.063      0.653 r
  U808/Y (NOR2X2MTR)                                     0.050      0.703 f
  U2949/Y (NOR2X2MTR)                                    0.087      0.791 r
  U11880/Y (AND2X4MTR)                                   0.116      0.907 r
  U13100/Y (NAND2X4MTR)                                  0.050      0.957 f
  U9484/Y (NAND2X3MTR)                                   0.054      1.011 r
  U10559/Y (INVX2MTR)                                    0.038      1.050 f
  U400/Y (NOR2X4MTR)                                     0.058      1.108 r
  U316/Y (NOR2X4MTR)                                     0.030      1.138 f
  U281/Y (MXI2X2MTR)                                     0.077      1.215 r
  U11398/Y (AOI21X4MTR)                                  0.066      1.281 f
  U10532/Y (OAI2BB1X4MTR)                                0.061      1.342 r
  U10526/Y (MXI2X6MTR)                                   0.061      1.402 f
  U11521/Y (OAI22X2MTR)                                  0.062      1.465 r
  U0_BANK_TOP/vACC_3_reg_3__7_/D (DFFRHQX2MTR)           0.000      1.465 r
  data arrival time                                                 1.465

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_3__7_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.130      1.470
  data required time                                                1.470
  --------------------------------------------------------------------------
  data required time                                                1.470
  data arrival time                                                -1.465
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/detect_pos_edge_reg_2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1661/Y (NAND3X12MTR)                                  0.096      0.247 f
  U8911/Y (BUFX10MTR)                                    0.094      0.341 f
  U637/Y (BUFX6MTR)                                      0.071      0.412 f
  U563/Y (CLKOR2X4MTR)                                   0.078      0.489 f
  U1199/Y (OAI2B1X4MTR)                                  0.101      0.590 f
  U924/Y (OAI21X6MTR)                                    0.051      0.641 r
  U1592/Y (NAND2X2MTR)                                   0.069      0.710 f
  U716/Y (OAI21X2MTR)                                    0.103      0.813 r
  U7296/Y (NAND2X4MTR)                                   0.060      0.872 f
  U12465/Y (NAND2X6MTR)                                  0.051      0.924 r
  U12408/Y (NAND2X2MTR)                                  0.054      0.977 f
  U5828/Y (NAND2X4MTR)                                   0.050      1.027 r
  U6420/Y (NAND2X4MTR)                                   0.041      1.068 f
  U7142/Y (NAND2X4MTR)                                   0.041      1.108 r
  U5765/Y (NAND2X4MTR)                                   0.047      1.156 f
  U15349/Y (NAND3X8MTR)                                  0.050      1.206 r
  U3215/Y (NAND2X2MTR)                                   0.056      1.262 f
  U7913/Y (CLKNAND2X4MTR)                                0.044      1.306 r
  U5264/Y (INVX2MTR)                                     0.045      1.351 f
  U8992/Y (NOR4X1MTR)                                    0.087      1.438 r
  U0_BANK_TOP/detect_pos_edge_reg_2_/D (DFFRHQX1MTR)     0.000      1.438 r
  data arrival time                                                 1.438

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/detect_pos_edge_reg_2_/CK (DFFRHQX1MTR)    0.000      1.600 r
  library setup time                                    -0.157      1.443
  data required time                                                1.443
  --------------------------------------------------------------------------
  data required time                                                1.443
  data arrival time                                                -1.438
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_350_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U10440/Y (NOR2X8MTR)                                   0.058      0.248 r
  U15327/Y (NAND3X6MTR)                                  0.063      0.311 f
  U16513/Y (OAI2B1X8MTR)                                 0.046      0.358 r
  U1211/Y (INVX8MTR)                                     0.038      0.396 f
  U1152/Y (BUFX8MTR)                                     0.071      0.467 f
  U4257/Y (INVX2MTR)                                     0.076      0.542 r
  U17293/Y (CLKNAND2X2MTR)                               0.071      0.614 f
  U4996/Y (OAI211X4MTR)                                  0.069      0.683 r
  U17305/Y (CLKNAND2X2MTR)                               0.083      0.766 f
  U13301/Y (CLKNAND2X2MTR)                               0.054      0.820 r
  U17306/Y (INVX2MTR)                                    0.030      0.850 f
  U17307/Y (NAND2X2MTR)                                  0.065      0.915 r
  U17311/Y (NAND3X2MTR)                                  0.084      0.999 f
  U17910/Y (NOR2X2MTR)                                   0.091      1.090 r
  U17911/Y (NAND4X4MTR)                                  0.099      1.189 f
  U10434/Y (AOI2B1X4MTR)                                 0.088      1.277 r
  U16136/Y (OAI21X2MTR)                                  0.070      1.347 f
  U18079/Y (AOI21X4MTR)                                  0.102      1.449 r
  U18082/Y (NOR2X1MTR)                                   0.048      1.497 f
  PIM_result_reg_350_/D (DFFRHQX4MTR)                    0.000      1.497 f
  data arrival time                                                 1.497

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_350_/CK (DFFRHQX4MTR)                   0.000      1.600 r
  library setup time                                    -0.098      1.502
  data required time                                                1.502
  --------------------------------------------------------------------------
  data required time                                                1.502
  data arrival time                                                -1.497
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_478_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U10440/Y (NOR2X8MTR)                                   0.058      0.248 r
  U15327/Y (NAND3X6MTR)                                  0.063      0.311 f
  U16513/Y (OAI2B1X8MTR)                                 0.046      0.358 r
  U1211/Y (INVX8MTR)                                     0.038      0.396 f
  U1152/Y (BUFX8MTR)                                     0.071      0.467 f
  U4257/Y (INVX2MTR)                                     0.076      0.542 r
  U17293/Y (CLKNAND2X2MTR)                               0.071      0.614 f
  U4996/Y (OAI211X4MTR)                                  0.069      0.683 r
  U17305/Y (CLKNAND2X2MTR)                               0.083      0.766 f
  U13301/Y (CLKNAND2X2MTR)                               0.054      0.820 r
  U17306/Y (INVX2MTR)                                    0.030      0.850 f
  U17307/Y (NAND2X2MTR)                                  0.065      0.915 r
  U17311/Y (NAND3X2MTR)                                  0.084      0.999 f
  U17910/Y (NOR2X2MTR)                                   0.091      1.090 r
  U17911/Y (NAND4X4MTR)                                  0.099      1.189 f
  U10434/Y (AOI2B1X4MTR)                                 0.088      1.277 r
  U16136/Y (OAI21X2MTR)                                  0.070      1.347 f
  U18079/Y (AOI21X4MTR)                                  0.102      1.449 r
  U18081/Y (NOR2X1MTR)                                   0.048      1.497 f
  PIM_result_reg_478_/D (DFFRHQX4MTR)                    0.000      1.497 f
  data arrival time                                                 1.497

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_478_/CK (DFFRHQX4MTR)                   0.000      1.600 r
  library setup time                                    -0.098      1.502
  data required time                                                1.502
  --------------------------------------------------------------------------
  data required time                                                1.502
  data arrival time                                                -1.497
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_94_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U10440/Y (NOR2X8MTR)                                   0.058      0.248 r
  U15327/Y (NAND3X6MTR)                                  0.063      0.311 f
  U16513/Y (OAI2B1X8MTR)                                 0.046      0.358 r
  U1211/Y (INVX8MTR)                                     0.038      0.396 f
  U1152/Y (BUFX8MTR)                                     0.071      0.467 f
  U4257/Y (INVX2MTR)                                     0.076      0.542 r
  U17293/Y (CLKNAND2X2MTR)                               0.071      0.614 f
  U4996/Y (OAI211X4MTR)                                  0.069      0.683 r
  U17305/Y (CLKNAND2X2MTR)                               0.083      0.766 f
  U13301/Y (CLKNAND2X2MTR)                               0.054      0.820 r
  U17306/Y (INVX2MTR)                                    0.030      0.850 f
  U17307/Y (NAND2X2MTR)                                  0.065      0.915 r
  U17311/Y (NAND3X2MTR)                                  0.084      0.999 f
  U17910/Y (NOR2X2MTR)                                   0.091      1.090 r
  U17911/Y (NAND4X4MTR)                                  0.099      1.189 f
  U10434/Y (AOI2B1X4MTR)                                 0.088      1.277 r
  U16136/Y (OAI21X2MTR)                                  0.070      1.347 f
  U18079/Y (AOI21X4MTR)                                  0.102      1.449 r
  U6879/Y (NOR2X1MTR)                                    0.048      1.497 f
  PIM_result_reg_94_/D (DFFRHQX4MTR)                     0.000      1.497 f
  data arrival time                                                 1.497

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_94_/CK (DFFRHQX4MTR)                    0.000      1.600 r
  library setup time                                    -0.098      1.502
  data required time                                                1.502
  --------------------------------------------------------------------------
  data required time                                                1.502
  data arrival time                                                -1.497
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U1666/Y (INVX12MTR)                                    0.037      0.174 f
  U1661/Y (NAND3X12MTR)                                  0.045      0.220 r
  U1726/Y (INVX12MTR)                                    0.041      0.260 f
  U9753/Y (INVX6MTR)                                     0.037      0.298 r
  U9752/Y (INVX1MTR)                                     0.044      0.341 f
  U6875/Y (CLKNAND2X2MTR)                                0.037      0.378 r
  U14925/Y (NOR2BX4MTR)                                  0.079      0.457 r
  U560/Y (NAND3BX2MTR)                                   0.082      0.539 f
  U10685/Y (OAI2BB1X4MTR)                                0.110      0.649 f
  U971/Y (INVX3MTR)                                      0.046      0.695 r
  U7036/Y (NAND2X4MTR)                                   0.047      0.742 f
  U7026/Y (INVX4MTR)                                     0.034      0.775 r
  U3914/Y (OAI21X3MTR)                                   0.058      0.834 f
  U3868/Y (INVX2MTR)                                     0.047      0.881 r
  U4316/Y (NAND2X3MTR)                                   0.049      0.930 f
  U9375/Y (INVX3MTR)                                     0.049      0.980 r
  U11262/Y (NAND2X3MTR)                                  0.045      1.024 f
  U9413/Y (AOI21X2MTR)                                   0.079      1.103 r
  U3037/Y (XNOR2X1MTR)                                   0.085      1.188 r
  U5750/Y (NOR2X2MTR)                                    0.057      1.245 f
  U11483/Y (AOI2BB1X4MTR)                                0.073      1.318 r
  U7866/Y (NAND3X4MTR)                                   0.072      1.389 f
  U7470/Y (NAND2X1MTR)                                   0.050      1.439 r
  U6287/Y (OAI2BB1X2MTR)                                 0.044      1.483 f
  U0_BANK_TOP/vACC_0_reg_0__1_/D (DFFRHQX2MTR)           0.000      1.483 f
  data arrival time                                                 1.483

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_0__1_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.112      1.488
  data required time                                                1.488
  --------------------------------------------------------------------------
  data required time                                                1.488
  data arrival time                                                -1.483
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_442_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U1237/Y (CLKNAND2X12MTR)                               0.034      0.297 r
  U8896/Y (NAND2X8MTR)                                   0.038      0.335 f
  U1095/Y (BUFX6MTR)                                     0.080      0.415 f
  U1053/Y (BUFX4MTR)                                     0.089      0.504 f
  U10474/Y (AOI22X2MTR)                                  0.104      0.608 r
  U17457/Y (OAI211X4MTR)                                 0.110      0.719 f
  U376/Y (NOR2BX2MTR)                                    0.110      0.829 r
  U11298/Y (NAND3BX4MTR)                                 0.095      0.923 f
  U16259/Y (NOR2X8MTR)                                   0.078      1.002 r
  U8146/Y (CLKNAND2X4MTR)                                0.057      1.058 f
  U9231/Y (NOR2X4MTR)                                    0.074      1.132 r
  U18024/Y (AOI31X4MTR)                                  0.103      1.235 f
  U18106/Y (INVX2MTR)                                    0.055      1.290 r
  U15722/Y (NAND2BX4MTR)                                 0.074      1.364 r
  U15721/Y (OAI2BB1X4MTR)                                0.055      1.419 f
  U16203/Y (NOR2X1MTR)                                   0.054      1.473 r
  PIM_result_reg_442_/D (DFFRHQX2MTR)                    0.000      1.473 r
  data arrival time                                                 1.473

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_442_/CK (DFFRHQX2MTR)                   0.000      1.600 r
  library setup time                                    -0.122      1.478
  data required time                                                1.478
  --------------------------------------------------------------------------
  data required time                                                1.478
  data arrival time                                                -1.473
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U12245/Y (NAND3X12MTR)                                 0.098      0.249 f
  U8867/Y (INVX3MTR)                                     0.075      0.323 r
  U9959/Y (INVX3MTR)                                     0.056      0.379 f
  U9946/Y (INVX4MTR)                                     0.042      0.421 r
  U8827/Y (NAND2X1MTR)                                   0.058      0.479 f
  U5626/Y (OAI2B11X2MTR)                                 0.049      0.527 r
  U5087/Y (NOR2X2MTR)                                    0.049      0.576 f
  U5548/Y (OAI22X4MTR)                                   0.095      0.671 r
  U2120/Y (NAND2X2MTR)                                   0.079      0.751 f
  U11653/Y (AND2X4MTR)                                   0.093      0.844 f
  U4342/Y (NAND2X2MTR)                                   0.038      0.882 r
  U397/Y (NAND2X4MTR)                                    0.047      0.928 f
  U14204/Y (INVX3MTR)                                    0.043      0.971 r
  U4772/Y (NAND2X6MTR)                                   0.059      1.030 f
  U4755/Y (AOI21X2MTR)                                   0.092      1.122 r
  U2210/Y (XNOR2X1MTR)                                   0.062      1.184 f
  U3715/Y (NOR2X3MTR)                                    0.085      1.269 r
  U5797/Y (NOR2X2MTR)                                    0.041      1.310 f
  U7043/Y (NAND2X2MTR)                                   0.042      1.352 r
  U10865/Y (INVX1MTR)                                    0.038      1.389 f
  U11552/Y (OAI22X2MTR)                                  0.052      1.442 r
  U0_BANK_TOP/vACC_1_reg_0__5_/D (DFFRHQX1MTR)           0.000      1.442 r
  data arrival time                                                 1.442

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_0__5_/CK (DFFRHQX1MTR)          0.000      1.600 r
  library setup time                                    -0.153      1.447
  data required time                                                1.447
  --------------------------------------------------------------------------
  data required time                                                1.447
  data arrival time                                                -1.442
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_58_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U1237/Y (CLKNAND2X12MTR)                               0.034      0.297 r
  U8896/Y (NAND2X8MTR)                                   0.038      0.335 f
  U1095/Y (BUFX6MTR)                                     0.080      0.415 f
  U1053/Y (BUFX4MTR)                                     0.089      0.504 f
  U10474/Y (AOI22X2MTR)                                  0.104      0.608 r
  U17457/Y (OAI211X4MTR)                                 0.110      0.719 f
  U376/Y (NOR2BX2MTR)                                    0.110      0.829 r
  U11298/Y (NAND3BX4MTR)                                 0.095      0.923 f
  U16259/Y (NOR2X8MTR)                                   0.078      1.002 r
  U8146/Y (CLKNAND2X4MTR)                                0.057      1.058 f
  U9231/Y (NOR2X4MTR)                                    0.074      1.132 r
  U18024/Y (AOI31X4MTR)                                  0.103      1.235 f
  U18106/Y (INVX2MTR)                                    0.055      1.290 r
  U15722/Y (NAND2BX4MTR)                                 0.074      1.364 r
  U15721/Y (OAI2BB1X4MTR)                                0.055      1.419 f
  U16204/Y (NOR2X1MTR)                                   0.054      1.473 r
  PIM_result_reg_58_/D (DFFRHQX2MTR)                     0.000      1.473 r
  data arrival time                                                 1.473

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_58_/CK (DFFRHQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.122      1.478
  data required time                                                1.478
  --------------------------------------------------------------------------
  data required time                                                1.478
  data arrival time                                                -1.473
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U1666/Y (INVX12MTR)                                    0.037      0.174 f
  U1661/Y (NAND3X12MTR)                                  0.045      0.220 r
  U8911/Y (BUFX10MTR)                                    0.080      0.299 r
  U1327/Y (NAND2BX4MTR)                                  0.067      0.366 r
  U696/Y (CLKNAND2X2MTR)                                 0.040      0.406 f
  U4577/Y (NOR2X2MTR)                                    0.055      0.461 r
  U7511/Y (NAND2X2MTR)                                   0.061      0.522 f
  U7506/Y (NAND2X3MTR)                                   0.047      0.568 r
  U7513/Y (NAND2X4MTR)                                   0.059      0.627 f
  U8409/Y (INVX2MTR)                                     0.045      0.672 r
  U893/Y (NAND2X4MTR)                                    0.050      0.722 f
  U643/Y (INVX2MTR)                                      0.038      0.761 r
  U7774/Y (NOR2X2MTR)                                    0.031      0.792 f
  U530/Y (NOR2X4MTR)                                     0.064      0.856 r
  U8370/Y (OAI21X4MTR)                                   0.064      0.921 f
  U9588/Y (AOI21X8MTR)                                   0.101      1.022 r
  U11166/Y (NOR2X3MTR)                                   0.045      1.066 f
  U11347/Y (NOR2X2MTR)                                   0.065      1.131 r
  U1505/Y (XNOR2X2MTR)                                   0.077      1.209 r
  U1504/Y (NAND2X2MTR)                                   0.067      1.276 f
  U2767/Y (NAND3X2MTR)                                   0.058      1.334 r
  U7666/Y (CLKNAND2X2MTR)                                0.067      1.401 f
  U15334/Y (OAI22X2MTR)                                  0.064      1.465 r
  U0_BANK_TOP/vACC_2_reg_1__4_/D (DFFRHQX2MTR)           0.000      1.465 r
  data arrival time                                                 1.465

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_1__4_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.129      1.471
  data required time                                                1.471
  --------------------------------------------------------------------------
  data required time                                                1.471
  data arrival time                                                -1.465
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.142      0.142 r
  U8955/Y (INVX12MTR)                                    0.036      0.178 f
  U1710/Y (NAND3X8MTR)                                   0.053      0.231 r
  U1684/Y (INVX4MTR)                                     0.053      0.285 f
  U1683/Y (INVX6MTR)                                     0.049      0.333 r
  U11359/Y (NOR2X3MTR)                                   0.028      0.361 f
  U4154/Y (AOI21X2MTR)                                   0.061      0.422 r
  U4102/Y (NAND3X2MTR)                                   0.074      0.496 f
  U5590/Y (AND2X2MTR)                                    0.117      0.613 f
  U4531/Y (NAND2BX2MTR)                                  0.139      0.752 f
  U1573/Y (OAI21X2MTR)                                   0.135      0.887 r
  U3865/Y (INVX1MTR)                                     0.058      0.945 f
  U8124/Y (OAI21X2MTR)                                   0.087      1.033 r
  U7249/Y (AOI21X2MTR)                                   0.047      1.079 f
  U1432/Y (CLKNAND2X4MTR)                                0.058      1.138 r
  U1405/Y (NAND3X8MTR)                                   0.076      1.214 f
  U1425/Y (INVX6MTR)                                     0.052      1.266 r
  U207/Y (NOR2X4MTR)                                     0.039      1.305 f
  U11128/Y (XNOR2X8MTR)                                  0.074      1.379 f
  U6708/Y (OAI22X2MTR)                                   0.063      1.442 r
  U0_BANK_TOP/vACC_1_reg_5__20_/D (DFFRHQX1MTR)          0.000      1.442 r
  data arrival time                                                 1.442

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_5__20_/CK (DFFRHQX1MTR)         0.000      1.600 r
  library setup time                                    -0.153      1.447
  data required time                                                1.447
  --------------------------------------------------------------------------
  data required time                                                1.447
  data arrival time                                                -1.442
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U1666/Y (INVX12MTR)                                    0.037      0.174 f
  U1661/Y (NAND3X12MTR)                                  0.045      0.220 r
  U8911/Y (BUFX10MTR)                                    0.080      0.299 r
  U1327/Y (NAND2BX4MTR)                                  0.067      0.366 r
  U696/Y (CLKNAND2X2MTR)                                 0.040      0.406 f
  U4577/Y (NOR2X2MTR)                                    0.055      0.461 r
  U7511/Y (NAND2X2MTR)                                   0.061      0.522 f
  U7506/Y (NAND2X3MTR)                                   0.047      0.568 r
  U7513/Y (NAND2X4MTR)                                   0.059      0.627 f
  U8409/Y (INVX2MTR)                                     0.045      0.672 r
  U893/Y (NAND2X4MTR)                                    0.050      0.722 f
  U643/Y (INVX2MTR)                                      0.038      0.761 r
  U7774/Y (NOR2X2MTR)                                    0.031      0.792 f
  U530/Y (NOR2X4MTR)                                     0.064      0.856 r
  U8370/Y (OAI21X4MTR)                                   0.064      0.921 f
  U9588/Y (AOI21X8MTR)                                   0.101      1.022 r
  U11166/Y (NOR2X3MTR)                                   0.045      1.066 f
  U11347/Y (NOR2X2MTR)                                   0.065      1.131 r
  U1505/Y (XNOR2X2MTR)                                   0.077      1.209 r
  U1504/Y (NAND2X2MTR)                                   0.067      1.276 f
  U2767/Y (NAND3X2MTR)                                   0.058      1.334 r
  U7666/Y (CLKNAND2X2MTR)                                0.067      1.401 f
  U15335/Y (OAI22X2MTR)                                  0.064      1.465 r
  U0_BANK_TOP/vACC_3_reg_1__4_/D (DFFRHQX2MTR)           0.000      1.465 r
  data arrival time                                                 1.465

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_1__4_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.129      1.471
  data required time                                                1.471
  --------------------------------------------------------------------------
  data required time                                                1.471
  data arrival time                                                -1.465
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_26_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U1156/Y (CLKNAND2X8MTR)                                0.061      0.355 f
  U4581/Y (INVX8MTR)                                     0.046      0.401 r
  U3070/Y (INVX2MTR)                                     0.051      0.452 f
  U3531/Y (BUFX4MTR)                                     0.095      0.547 f
  U3510/Y (AOI22X2MTR)                                   0.088      0.635 r
  U4469/Y (OAI211X4MTR)                                  0.114      0.749 f
  U8285/Y (NOR2X2MTR)                                    0.102      0.851 r
  U17624/Y (NAND4X4MTR)                                  0.096      0.947 f
  U3813/Y (NOR2X2MTR)                                    0.136      1.083 r
  U17633/Y (AOI211X4MTR)                                 0.057      1.140 f
  U8058/Y (NAND3X2MTR)                                   0.063      1.203 r
  U176/Y (INVX2MTR)                                      0.049      1.252 f
  U8011/Y (CLKNAND2X2MTR)                                0.039      1.290 r
  U9107/Y (MXI2X2MTR)                                    0.073      1.364 f
  U14586/Y (NOR2X1MTR)                                   0.062      1.426 r
  PIM_result_reg_26_/D (DFFRQX2MTR)                      0.000      1.426 r
  data arrival time                                                 1.426

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_26_/CK (DFFRQX2MTR)                     0.000      1.600 r
  library setup time                                    -0.169      1.431
  data required time                                                1.431
  --------------------------------------------------------------------------
  data required time                                                1.431
  data arrival time                                                -1.426
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_154_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U1156/Y (CLKNAND2X8MTR)                                0.061      0.355 f
  U4581/Y (INVX8MTR)                                     0.046      0.401 r
  U3070/Y (INVX2MTR)                                     0.051      0.452 f
  U3531/Y (BUFX4MTR)                                     0.095      0.547 f
  U3510/Y (AOI22X2MTR)                                   0.088      0.635 r
  U4469/Y (OAI211X4MTR)                                  0.114      0.749 f
  U8285/Y (NOR2X2MTR)                                    0.102      0.851 r
  U17624/Y (NAND4X4MTR)                                  0.096      0.947 f
  U3813/Y (NOR2X2MTR)                                    0.136      1.083 r
  U17633/Y (AOI211X4MTR)                                 0.057      1.140 f
  U8058/Y (NAND3X2MTR)                                   0.063      1.203 r
  U176/Y (INVX2MTR)                                      0.049      1.252 f
  U8011/Y (CLKNAND2X2MTR)                                0.039      1.290 r
  U9107/Y (MXI2X2MTR)                                    0.073      1.364 f
  U14585/Y (NOR2X1MTR)                                   0.062      1.426 r
  PIM_result_reg_154_/D (DFFRQX2MTR)                     0.000      1.426 r
  data arrival time                                                 1.426

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_154_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.169      1.431
  data required time                                                1.431
  --------------------------------------------------------------------------
  data required time                                                1.431
  data arrival time                                                -1.426
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_282_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U1156/Y (CLKNAND2X8MTR)                                0.061      0.355 f
  U4581/Y (INVX8MTR)                                     0.046      0.401 r
  U3070/Y (INVX2MTR)                                     0.051      0.452 f
  U3531/Y (BUFX4MTR)                                     0.095      0.547 f
  U3510/Y (AOI22X2MTR)                                   0.088      0.635 r
  U4469/Y (OAI211X4MTR)                                  0.114      0.749 f
  U8285/Y (NOR2X2MTR)                                    0.102      0.851 r
  U17624/Y (NAND4X4MTR)                                  0.096      0.947 f
  U3813/Y (NOR2X2MTR)                                    0.136      1.083 r
  U17633/Y (AOI211X4MTR)                                 0.057      1.140 f
  U8058/Y (NAND3X2MTR)                                   0.063      1.203 r
  U176/Y (INVX2MTR)                                      0.049      1.252 f
  U8011/Y (CLKNAND2X2MTR)                                0.039      1.290 r
  U9107/Y (MXI2X2MTR)                                    0.073      1.364 f
  U14584/Y (NOR2X1MTR)                                   0.062      1.426 r
  PIM_result_reg_282_/D (DFFRQX2MTR)                     0.000      1.426 r
  data arrival time                                                 1.426

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_282_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.169      1.431
  data required time                                                1.431
  --------------------------------------------------------------------------
  data required time                                                1.431
  data arrival time                                                -1.426
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_410_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U1156/Y (CLKNAND2X8MTR)                                0.061      0.355 f
  U4581/Y (INVX8MTR)                                     0.046      0.401 r
  U3070/Y (INVX2MTR)                                     0.051      0.452 f
  U3531/Y (BUFX4MTR)                                     0.095      0.547 f
  U3510/Y (AOI22X2MTR)                                   0.088      0.635 r
  U4469/Y (OAI211X4MTR)                                  0.114      0.749 f
  U8285/Y (NOR2X2MTR)                                    0.102      0.851 r
  U17624/Y (NAND4X4MTR)                                  0.096      0.947 f
  U3813/Y (NOR2X2MTR)                                    0.136      1.083 r
  U17633/Y (AOI211X4MTR)                                 0.057      1.140 f
  U8058/Y (NAND3X2MTR)                                   0.063      1.203 r
  U176/Y (INVX2MTR)                                      0.049      1.252 f
  U8011/Y (CLKNAND2X2MTR)                                0.039      1.290 r
  U9107/Y (MXI2X2MTR)                                    0.073      1.364 f
  U14583/Y (NOR2X1MTR)                                   0.062      1.426 r
  PIM_result_reg_410_/D (DFFRQX2MTR)                     0.000      1.426 r
  data arrival time                                                 1.426

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_410_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.169      1.431
  data required time                                                1.431
  --------------------------------------------------------------------------
  data required time                                                1.431
  data arrival time                                                -1.426
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U1666/Y (INVX12MTR)                                    0.037      0.174 f
  U1661/Y (NAND3X12MTR)                                  0.045      0.220 r
  U11998/Y (INVX10MTR)                                   0.038      0.258 f
  U1620/Y (INVX12MTR)                                    0.036      0.294 r
  U1352/Y (INVX6MTR)                                     0.032      0.326 f
  U10863/Y (AOI22X1MTR)                                  0.080      0.405 r
  U1185/Y (NAND3X2MTR)                                   0.082      0.487 f
  U5586/Y (CLKNAND2X2MTR)                                0.051      0.539 r
  U5546/Y (NAND2X2MTR)                                   0.072      0.611 f
  U6043/Y (INVX2MTR)                                     0.057      0.667 r
  U6007/Y (NAND2X4MTR)                                   0.050      0.717 f
  U5442/Y (CLKNAND2X2MTR)                                0.042      0.759 r
  U778/Y (NAND2X2MTR)                                    0.047      0.807 f
  U5374/Y (NAND2X2MTR)                                   0.049      0.856 r
  U14104/Y (NAND2X4MTR)                                  0.049      0.905 f
  U13732/Y (NAND2X4MTR)                                  0.046      0.951 r
  U9168/Y (NAND2X2MTR)                                   0.063      1.014 f
  U7151/Y (NAND2X2MTR)                                   0.056      1.070 r
  U6374/Y (NAND3X4MTR)                                   0.086      1.156 f
  U10572/Y (NAND3X12MTR)                                 0.066      1.222 r
  U6458/Y (CLKNAND2X2MTR)                                0.076      1.298 f
  U5721/Y (AOI21X4MTR)                                   0.111      1.409 r
  U8173/Y (OAI22X1MTR)                                   0.077      1.485 f
  U0_BANK_TOP/vACC_2_reg_3__20_/D (DFFRHQX4MTR)          0.000      1.485 f
  data arrival time                                                 1.485

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_3__20_/CK (DFFRHQX4MTR)         0.000      1.600 r
  library setup time                                    -0.109      1.491
  data required time                                                1.491
  --------------------------------------------------------------------------
  data required time                                                1.491
  data arrival time                                                -1.485
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_exp_align_reg_6_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/Q (DFFRHQX1MTR)
                                                         0.145      0.145 f
  U16482/Y (INVX1MTR)                                    0.043      0.189 r
  U16483/Y (NOR2X2MTR)                                   0.044      0.232 f
  U7800/Y (INVX2MTR)                                     0.050      0.282 r
  U8861/Y (INVX4MTR)                                     0.043      0.325 f
  U10156/Y (CLKNAND2X2MTR)                               0.038      0.364 r
  U11384/Y (CLKNAND2X2MTR)                               0.041      0.404 f
  U5125/Y (NAND3BX2MTR)                                  0.114      0.518 f
  U8682/Y (OR3X4MTR)                                     0.116      0.633 f
  U6090/Y (NOR2X2MTR)                                    0.057      0.691 r
  U11364/Y (AND2X4MTR)                                   0.111      0.801 r
  U4926/Y (NOR2X4MTR)                                    0.035      0.837 f
  U10925/Y (AOI21X4MTR)                                  0.108      0.945 r
  U10471/Y (OAI2B1X8MTR)                                 0.082      1.027 f
  U8021/Y (INVX3MTR)                                     0.041      1.068 r
  U9156/Y (NAND2BX2MTR)                                  0.043      1.111 f
  U7116/Y (NAND3X2MTR)                                   0.050      1.161 r
  U9112/Y (OAI211X4MTR)                                  0.078      1.239 f
  U11454/Y (AOI2BB1X4MTR)                                0.098      1.337 r
  U1981/Y (NAND2X3MTR)                                   0.056      1.393 f
  U11383/Y (OAI2BB1X4MTR)                                0.053      1.446 r
  U17783/Y (OAI22X2MTR)                                  0.047      1.493 f
  U0_BANK_TOP/vACC_2_reg_7__1_/D (DFFRHQX4MTR)           0.000      1.493 f
  data arrival time                                                 1.493

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_7__1_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.102      1.498
  data required time                                                1.498
  --------------------------------------------------------------------------
  data required time                                                1.498
  data arrival time                                                -1.493
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U1026/Y (INVX12MTR)                                    0.031      0.144 r
  U10636/Y (CLKNAND2X16MTR)                              0.044      0.188 f
  U11009/Y (CLKNAND2X16MTR)                              0.039      0.227 r
  U15553/Y (INVX4MTR)                                    0.034      0.260 f
  U15554/Y (INVX6MTR)                                    0.043      0.303 r
  U16618/Y (NAND2X2MTR)                                  0.060      0.363 f
  U16619/Y (NOR2X2MTR)                                   0.078      0.441 r
  U10674/Y (OAI21X2MTR)                                  0.092      0.533 f
  U11088/Y (OAI2BB1X2MTR)                                0.105      0.638 f
  U16628/Y (XNOR2X1MTR)                                  0.079      0.717 f
  U16170/Y (NOR2X3MTR)                                   0.084      0.801 r
  U15517/Y (NAND2BX4MTR)                                 0.089      0.890 r
  U9343/Y (CLKNAND2X2MTR)                                0.053      0.942 f
  U11778/Y (NAND2X2MTR)                                  0.051      0.993 r
  U11769/Y (NAND2X2MTR)                                  0.053      1.046 f
  U9178/Y (NAND2X4MTR)                                   0.051      1.098 r
  U15913/Y (XNOR2X4MTR)                                  0.121      1.219 r
  U15757/Y (NAND4X4MTR)                                  0.103      1.322 f
  U15425/Y (NOR2X4MTR)                                   0.068      1.390 r
  U11396/Y (INVX2MTR)                                    0.038      1.428 f
  U14806/Y (NOR2X1MTR)                                   0.048      1.476 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/D (DFFRHQX4MTR)
                                                         0.000      1.476 r
  data arrival time                                                 1.476

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/CK (DFFRHQX4MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.118      1.482
  data required time                                                1.482
  --------------------------------------------------------------------------
  data required time                                                1.482
  data arrival time                                                -1.476
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.132      0.132 f
  U610/Y (BUFX14MTR)                                     0.088      0.220 f
  U1707/Y (CLKNAND2X16MTR)                               0.046      0.266 r
  U1290/Y (BUFX8MTR)                                     0.070      0.336 r
  U1268/Y (INVX4MTR)                                     0.040      0.375 f
  U11470/Y (AOI22X2MTR)                                  0.064      0.439 r
  U1126/Y (NAND3X2MTR)                                   0.080      0.519 f
  U721/Y (AND2X2MTR)                                     0.120      0.639 f
  U676/Y (NAND2X2MTR)                                    0.071      0.710 r
  U3188/Y (NAND2X1MTR)                                   0.082      0.792 f
  U7278/Y (NAND2BX1MTR)                                  0.134      0.926 f
  U7272/Y (INVX2MTR)                                     0.050      0.976 r
  U5830/Y (CLKNAND2X2MTR)                                0.053      1.029 f
  U11471/Y (OAI211X4MTR)                                 0.125      1.153 r
  U10572/Y (NAND3X12MTR)                                 0.081      1.234 f
  U6458/Y (CLKNAND2X2MTR)                                0.076      1.310 r
  U5721/Y (AOI21X4MTR)                                   0.069      1.379 f
  U17849/Y (OAI22X2MTR)                                  0.061      1.440 r
  U0_BANK_TOP/vACC_1_reg_3__20_/D (DFFRHQX1MTR)          0.000      1.440 r
  data arrival time                                                 1.440

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_3__20_/CK (DFFRHQX1MTR)         0.000      1.600 r
  library setup time                                    -0.154      1.446
  data required time                                                1.446
  --------------------------------------------------------------------------
  data required time                                                1.446
  data arrival time                                                -1.440
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1710/Y (NAND3X8MTR)                                   0.112      0.263 f
  U1670/Y (INVX12MTR)                                    0.069      0.332 r
  U1403/Y (INVX8MTR)                                     0.041      0.373 f
  U1329/Y (INVX6MTR)                                     0.040      0.413 r
  U8706/Y (INVX1MTR)                                     0.043      0.456 f
  U949/Y (CLKOR2X1MTR)                                   0.114      0.570 f
  U865/Y (NAND3X2MTR)                                    0.057      0.627 r
  U6023/Y (NAND2X2MTR)                                   0.068      0.695 f
  U5485/Y (INVX2MTR)                                     0.052      0.747 r
  U622/Y (NOR2X2MTR)                                     0.037      0.784 f
  U2018/Y (NOR2X2MTR)                                    0.143      0.927 r
  U477/Y (INVX2MTR)                                      0.053      0.980 f
  U11291/Y (NOR2X2MTR)                                   0.096      1.076 r
  U7081/Y (NAND2X6MTR)                                   0.092      1.168 f
  U5271/Y (INVX4MTR)                                     0.064      1.232 r
  U5262/Y (INVX2MTR)                                     0.033      1.265 f
  U5708/Y (NOR2X2MTR)                                    0.058      1.323 r
  U10759/Y (OAI2BB1X4MTR)                                0.105      1.428 r
  U11465/Y (OAI22X2MTR)                                  0.050      1.477 f
  U0_BANK_TOP/vACC_3_reg_1__6_/D (DFFRHQX2MTR)           0.000      1.477 f
  data arrival time                                                 1.477

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_1__6_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.117      1.483
  data required time                                                1.483
  --------------------------------------------------------------------------
  data required time                                                1.483
  data arrival time                                                -1.477
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.115      0.115 f
  U1378/Y (INVX8MTR)                                     0.041      0.156 r
  U6954/Y (INVX6MTR)                                     0.039      0.195 f
  U1316/Y (NOR2X2MTR)                                    0.087      0.283 r
  U8450/Y (NAND2BX4MTR)                                  0.082      0.364 f
  U3124/Y (INVX2MTR)                                     0.060      0.425 r
  U4582/Y (AOI2BB1X2MTR)                                 0.114      0.538 r
  U5993/Y (NAND3X4MTR)                                   0.084      0.623 f
  U7944/Y (INVX2MTR)                                     0.045      0.668 r
  U7942/Y (NAND2X2MTR)                                   0.055      0.723 f
  U14281/Y (OAI2BB1X2MTR)                                0.109      0.833 f
  U5358/Y (NAND2X2MTR)                                   0.051      0.884 r
  U8051/Y (NAND2X4MTR)                                   0.045      0.929 f
  U4778/Y (NAND2X4MTR)                                   0.048      0.977 r
  U4267/Y (NAND2X8MTR)                                   0.053      1.031 f
  U3234/Y (INVX4MTR)                                     0.051      1.082 r
  U1968/Y (NOR2X1MTR)                                    0.041      1.123 f
  U9088/Y (OAI22X2MTR)                                   0.093      1.216 r
  U11689/Y (AND3X6MTR)                                   0.120      1.336 r
  U11688/Y (CLKNAND2X4MTR)                               0.049      1.386 f
  U15647/Y (OAI2BB1X2MTR)                                0.088      1.474 f
  U0_BANK_TOP/vACC_2_reg_0__3_/D (DFFRHQX1MTR)           0.000      1.474 f
  data arrival time                                                 1.474

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_0__3_/CK (DFFRHQX1MTR)          0.000      1.600 r
  library setup time                                    -0.120      1.480
  data required time                                                1.480
  --------------------------------------------------------------------------
  data required time                                                1.480
  data arrival time                                                -1.474
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.118      0.118 r
  U10130/Y (INVX2MTR)                                    0.044      0.162 f
  U1847/Y (INVX4MTR)                                     0.059      0.221 r
  U16319/Y (NOR2X4MTR)                                   0.047      0.268 f
  U6233/Y (BUFX3MTR)                                     0.088      0.357 f
  U11964/Y (AOI22X1MTR)                                  0.062      0.419 r
  U11623/Y (NOR2BX2MTR)                                  0.112      0.531 r
  U6788/Y (NAND3X4MTR)                                   0.069      0.599 f
  U6061/Y (INVX2MTR)                                     0.061      0.660 r
  U6033/Y (INVX1MTR)                                     0.043      0.703 f
  U2932/Y (NAND2X2MTR)                                   0.063      0.766 r
  U1481/Y (NAND2X4MTR)                                   0.061      0.827 f
  U580/Y (INVX2MTR)                                      0.037      0.864 r
  U3798/Y (CLKNAND2X2MTR)                                0.054      0.918 f
  U1482/Y (OAI21X6MTR)                                   0.086      1.004 r
  U5829/Y (OAI2BB1X2MTR)                                 0.112      1.116 r
  U1644/Y (XNOR2X2MTR)                                   0.068      1.184 r
  U1643/Y (NAND2X2MTR)                                   0.081      1.265 f
  U6356/Y (CLKNAND2X2MTR)                                0.060      1.325 r
  U1642/Y (NOR2X3MTR)                                    0.041      1.366 f
  U2185/Y (OAI21X1MTR)                                   0.057      1.423 r
  U0_BANK_TOP/vACC_2_reg_6__14_/D (DFFRQX2MTR)           0.000      1.423 r
  data arrival time                                                 1.423

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_6__14_/CK (DFFRQX2MTR)          0.000      1.600 r
  library setup time                                    -0.171      1.429
  data required time                                                1.429
  --------------------------------------------------------------------------
  data required time                                                1.429
  data arrival time                                                -1.423
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.116      0.116 f
  U9317/Y (INVX3MTR)                                     0.040      0.156 r
  U1221/Y (CLKNAND2X2MTR)                                0.052      0.207 f
  U5689/Y (INVX2MTR)                                     0.080      0.288 r
  U10774/Y (CLKNAND2X2MTR)                               0.052      0.340 f
  U1110/Y (NOR2BX2MTR)                                   0.088      0.428 f
  U6862/Y (OAI211X2MTR)                                  0.085      0.514 r
  U7640/Y (INVX2MTR)                                     0.047      0.560 f
  U3063/Y (NAND2X3MTR)                                   0.055      0.615 r
  U6737/Y (INVX3MTR)                                     0.045      0.660 f
  U8350/Y (NOR2X6MTR)                                    0.076      0.736 r
  U1491/Y (OAI21X4MTR)                                   0.071      0.807 f
  U10557/Y (AOI21X6MTR)                                  0.081      0.888 r
  U10798/Y (OAI21X6MTR)                                  0.064      0.953 f
  U1577/Y (BUFX10MTR)                                    0.083      1.035 f
  U330/Y (AOI2B1X2MTR)                                   0.075      1.111 r
  U3257/Y (XNOR2X1MTR)                                   0.100      1.210 r
  U3723/Y (AOI2B1X4MTR)                                  0.075      1.285 f
  U4243/Y (NAND2X2MTR)                                   0.055      1.340 r
  U3208/Y (INVX2MTR)                                     0.041      1.381 f
  U7905/Y (OAI21BX2MTR)                                  0.066      1.447 r
  U0_BANK_TOP/vACC_0_reg_2__9_/D (DFFRHQX1MTR)           0.000      1.447 r
  data arrival time                                                 1.447

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_2__9_/CK (DFFRHQX1MTR)          0.000      1.600 r
  library setup time                                    -0.147      1.453
  data required time                                                1.453
  --------------------------------------------------------------------------
  data required time                                                1.453
  data arrival time                                                -1.447
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1710/Y (NAND3X8MTR)                                   0.112      0.263 f
  U1746/Y (BUFX10MTR)                                    0.102      0.365 f
  U1324/Y (INVX4MTR)                                     0.050      0.415 r
  U2308/Y (NAND2X1MTR)                                   0.061      0.477 f
  U6147/Y (CLKNAND2X2MTR)                                0.046      0.523 r
  U8184/Y (INVX2MTR)                                     0.033      0.556 f
  U15363/Y (NAND3X4MTR)                                  0.036      0.592 r
  U1063/Y (NAND2X4MTR)                                   0.043      0.636 f
  U979/Y (NAND2X3MTR)                                    0.045      0.680 r
  U787/Y (NAND2BX4MTR)                                   0.076      0.757 r
  U8142/Y (NAND2X2MTR)                                   0.047      0.804 f
  U6535/Y (INVX2MTR)                                     0.050      0.854 r
  U8190/Y (NAND2X4MTR)                                   0.061      0.915 f
  U10471/Y (OAI2B1X8MTR)                                 0.106      1.021 r
  U412/Y (NAND2X4MTR)                                    0.060      1.081 f
  U348/Y (NAND2X6MTR)                                    0.052      1.133 r
  U1699/Y (NAND2X8MTR)                                   0.055      1.189 f
  U1698/Y (BUFX8MTR)                                     0.091      1.280 f
  U4242/Y (MXI2X4MTR)                                    0.077      1.357 f
  U7040/Y (OAI22X1MTR)                                   0.062      1.419 r
  U0_BANK_TOP/vACC_2_reg_7__0_/D (DFFRQX2MTR)            0.000      1.419 r
  data arrival time                                                 1.419

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_7__0_/CK (DFFRQX2MTR)           0.000      1.600 r
  library setup time                                    -0.175      1.425
  data required time                                                1.425
  --------------------------------------------------------------------------
  data required time                                                1.425
  data arrival time                                                -1.419
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1710/Y (NAND3X8MTR)                                   0.112      0.263 f
  U1670/Y (INVX12MTR)                                    0.069      0.332 r
  U1276/Y (BUFX6MTR)                                     0.081      0.412 r
  U710/Y (NAND2X1MTR)                                    0.059      0.471 f
  U1132/Y (OAI2B11X2MTR)                                 0.052      0.523 r
  U1068/Y (OAI2B1X2MTR)                                  0.066      0.590 f
  U1454/Y (NAND2X2MTR)                                   0.063      0.653 r
  U808/Y (NOR2X2MTR)                                     0.050      0.703 f
  U2949/Y (NOR2X2MTR)                                    0.087      0.791 r
  U11880/Y (AND2X4MTR)                                   0.116      0.907 r
  U13100/Y (NAND2X4MTR)                                  0.050      0.957 f
  U9484/Y (NAND2X3MTR)                                   0.054      1.011 r
  U10559/Y (INVX2MTR)                                    0.038      1.050 f
  U400/Y (NOR2X4MTR)                                     0.058      1.108 r
  U316/Y (NOR2X4MTR)                                     0.030      1.138 f
  U281/Y (MXI2X2MTR)                                     0.077      1.215 r
  U11398/Y (AOI21X4MTR)                                  0.066      1.281 f
  U10532/Y (OAI2BB1X4MTR)                                0.061      1.342 r
  U10526/Y (MXI2X6MTR)                                   0.061      1.402 f
  U11321/Y (OAI22X2MTR)                                  0.062      1.465 r
  U0_BANK_TOP/vACC_2_reg_3__7_/D (DFFRHQX2MTR)           0.000      1.465 r
  data arrival time                                                 1.465

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_3__7_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.129      1.471
  data required time                                                1.471
  --------------------------------------------------------------------------
  data required time                                                1.471
  data arrival time                                                -1.465
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U9364/Y (BUFX3MTR)                                     0.099      0.236 r
  U3173/Y (INVX4MTR)                                     0.032      0.269 f
  U11463/Y (OAI22X2MTR)                                  0.081      0.349 r
  U9091/Y (OAI2BB1X2MTR)                                 0.117      0.466 r
  U6163/Y (NAND2X4MTR)                                   0.046      0.512 f
  U11380/Y (NOR2X3MTR)                                   0.068      0.580 r
  U2859/Y (INVX2MTR)                                     0.045      0.625 f
  U3532/Y (NOR2X2MTR)                                    0.080      0.704 r
  U2503/Y (INVX2MTR)                                     0.048      0.752 f
  U2971/Y (AOI21X2MTR)                                   0.125      0.877 r
  U2907/Y (OAI21X4MTR)                                   0.086      0.963 f
  U5845/Y (CLKNAND2X2MTR)                                0.045      1.008 r
  U5338/Y (NAND2BX2MTR)                                  0.057      1.065 f
  U13682/Y (NAND2BX2MTR)                                 0.103      1.168 f
  U4742/Y (MXI2X2MTR)                                    0.083      1.251 r
  U4723/Y (OAI22X4MTR)                                   0.074      1.325 f
  U1241/Y (NOR2X4MTR)                                    0.080      1.404 r
  U8630/Y (OAI21BX1MTR)                                  0.073      1.477 f
  U0_BANK_TOP/vACC_2_reg_7__14_/D (DFFRQX4MTR)           0.000      1.477 f
  data arrival time                                                 1.477

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_7__14_/CK (DFFRQX4MTR)          0.000      1.600 r
  library setup time                                    -0.117      1.483
  data required time                                                1.483
  --------------------------------------------------------------------------
  data required time                                                1.483
  data arrival time                                                -1.477
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.142      0.142 r
  U9359/Y (NAND2X6MTR)                                   0.064      0.206 f
  U11079/Y (INVX12MTR)                                   0.054      0.260 r
  U10031/Y (CLKNAND2X16MTR)                              0.050      0.310 f
  U1341/Y (INVX4MTR)                                     0.051      0.361 r
  U13218/Y (AND2X2MTR)                                   0.097      0.458 r
  U1186/Y (AOI21X2MTR)                                   0.030      0.489 f
  U11098/Y (NAND3X2MTR)                                  0.055      0.543 r
  U11669/Y (AND2X4MTR)                                   0.108      0.652 r
  U6698/Y (INVX2MTR)                                     0.035      0.687 f
  U5495/Y (NAND2X3MTR)                                   0.051      0.738 r
  U16246/Y (NAND2BX2MTR)                                 0.075      0.812 f
  U2363/Y (NOR2X4MTR)                                    0.074      0.887 r
  U3837/Y (INVX2MTR)                                     0.041      0.927 f
  U3808/Y (NAND2BX2MTR)                                  0.098      1.025 f
  U3781/Y (NOR2X1MTR)                                    0.064      1.090 r
  U4131/Y (NAND2BX1MTR)                                  0.065      1.155 f
  U9187/Y (NAND2X2MTR)                                   0.062      1.217 r
  U11179/Y (OAI2B1X4MTR)                                 0.066      1.283 f
  U209/Y (NAND2X2MTR)                                    0.047      1.329 r
  U11406/Y (NAND2X2MTR)                                  0.055      1.384 f
  U16172/Y (NAND2X4MTR)                                  0.047      1.431 r
  U10414/Y (OAI21X2MTR)                                  0.050      1.480 f
  U0_BANK_TOP/vACC_3_reg_7__16_/D (DFFRHQX2MTR)          0.000      1.480 f
  data arrival time                                                 1.480

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_7__16_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.114      1.486
  data required time                                                1.486
  --------------------------------------------------------------------------
  data required time                                                1.486
  data arrival time                                                -1.480
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.132      0.132 f
  U610/Y (BUFX14MTR)                                     0.088      0.220 f
  U1707/Y (CLKNAND2X16MTR)                               0.046      0.266 r
  U1290/Y (BUFX8MTR)                                     0.070      0.336 r
  U1268/Y (INVX4MTR)                                     0.040      0.375 f
  U11470/Y (AOI22X2MTR)                                  0.064      0.439 r
  U1126/Y (NAND3X2MTR)                                   0.080      0.519 f
  U721/Y (AND2X2MTR)                                     0.120      0.639 f
  U676/Y (NAND2X2MTR)                                    0.071      0.710 r
  U3188/Y (NAND2X1MTR)                                   0.082      0.792 f
  U7278/Y (NAND2BX1MTR)                                  0.134      0.926 f
  U7272/Y (INVX2MTR)                                     0.050      0.976 r
  U5830/Y (CLKNAND2X2MTR)                                0.053      1.029 f
  U11471/Y (OAI211X4MTR)                                 0.125      1.153 r
  U10572/Y (NAND3X12MTR)                                 0.081      1.234 f
  U6458/Y (CLKNAND2X2MTR)                                0.076      1.310 r
  U4711/Y (INVX2MTR)                                     0.046      1.356 f
  U80/Y (OAI31X1MTR)                                     0.106      1.462 r
  U0_BANK_TOP/vACC_3_reg_3__19_/D (DFFRHQX2MTR)          0.000      1.462 r
  data arrival time                                                 1.462

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_3__19_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.132      1.468
  data required time                                                1.468
  --------------------------------------------------------------------------
  data required time                                                1.468
  data arrival time                                                -1.462
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_84_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U1237/Y (CLKNAND2X12MTR)                               0.034      0.297 r
  U9688/Y (NAND2X8MTR)                                   0.053      0.350 f
  U1882/Y (BUFX6MTR)                                     0.091      0.441 f
  U820/Y (BUFX8MTR)                                      0.074      0.516 f
  U4063/Y (AOI22X2MTR)                                   0.098      0.613 r
  U4517/Y (OAI211X4MTR)                                  0.093      0.707 f
  U10521/Y (NOR2X2MTR)                                   0.099      0.806 r
  U16138/Y (NAND4X4MTR)                                  0.119      0.926 f
  U17639/Y (NOR3X2MTR)                                   0.185      1.110 r
  U11855/Y (AOI21X1MTR)                                  0.117      1.227 f
  U18041/Y (OAI211X2MTR)                                 0.074      1.301 r
  U6325/Y (NOR4X2MTR)                                    0.067      1.368 f
  U14771/Y (NOR2X1MTR)                                   0.059      1.427 r
  PIM_result_reg_84_/D (DFFRQX2MTR)                      0.000      1.427 r
  data arrival time                                                 1.427

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_84_/CK (DFFRQX2MTR)                     0.000      1.600 r
  library setup time                                    -0.167      1.433
  data required time                                                1.433
  --------------------------------------------------------------------------
  data required time                                                1.433
  data arrival time                                                -1.427
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_212_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U1237/Y (CLKNAND2X12MTR)                               0.034      0.297 r
  U9688/Y (NAND2X8MTR)                                   0.053      0.350 f
  U1882/Y (BUFX6MTR)                                     0.091      0.441 f
  U820/Y (BUFX8MTR)                                      0.074      0.516 f
  U4063/Y (AOI22X2MTR)                                   0.098      0.613 r
  U4517/Y (OAI211X4MTR)                                  0.093      0.707 f
  U10521/Y (NOR2X2MTR)                                   0.099      0.806 r
  U16138/Y (NAND4X4MTR)                                  0.119      0.926 f
  U17639/Y (NOR3X2MTR)                                   0.185      1.110 r
  U11855/Y (AOI21X1MTR)                                  0.117      1.227 f
  U18041/Y (OAI211X2MTR)                                 0.074      1.301 r
  U6325/Y (NOR4X2MTR)                                    0.067      1.368 f
  U14436/Y (NOR2X1MTR)                                   0.059      1.427 r
  PIM_result_reg_212_/D (DFFRQX2MTR)                     0.000      1.427 r
  data arrival time                                                 1.427

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_212_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.167      1.433
  data required time                                                1.433
  --------------------------------------------------------------------------
  data required time                                                1.433
  data arrival time                                                -1.427
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_340_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U1237/Y (CLKNAND2X12MTR)                               0.034      0.297 r
  U9688/Y (NAND2X8MTR)                                   0.053      0.350 f
  U1882/Y (BUFX6MTR)                                     0.091      0.441 f
  U820/Y (BUFX8MTR)                                      0.074      0.516 f
  U4063/Y (AOI22X2MTR)                                   0.098      0.613 r
  U4517/Y (OAI211X4MTR)                                  0.093      0.707 f
  U10521/Y (NOR2X2MTR)                                   0.099      0.806 r
  U16138/Y (NAND4X4MTR)                                  0.119      0.926 f
  U17639/Y (NOR3X2MTR)                                   0.185      1.110 r
  U11855/Y (AOI21X1MTR)                                  0.117      1.227 f
  U18041/Y (OAI211X2MTR)                                 0.074      1.301 r
  U6325/Y (NOR4X2MTR)                                    0.067      1.368 f
  U14435/Y (NOR2X1MTR)                                   0.059      1.427 r
  PIM_result_reg_340_/D (DFFRQX2MTR)                     0.000      1.427 r
  data arrival time                                                 1.427

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_340_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.167      1.433
  data required time                                                1.433
  --------------------------------------------------------------------------
  data required time                                                1.433
  data arrival time                                                -1.427
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_468_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U1237/Y (CLKNAND2X12MTR)                               0.034      0.297 r
  U9688/Y (NAND2X8MTR)                                   0.053      0.350 f
  U1882/Y (BUFX6MTR)                                     0.091      0.441 f
  U820/Y (BUFX8MTR)                                      0.074      0.516 f
  U4063/Y (AOI22X2MTR)                                   0.098      0.613 r
  U4517/Y (OAI211X4MTR)                                  0.093      0.707 f
  U10521/Y (NOR2X2MTR)                                   0.099      0.806 r
  U16138/Y (NAND4X4MTR)                                  0.119      0.926 f
  U17639/Y (NOR3X2MTR)                                   0.185      1.110 r
  U11855/Y (AOI21X1MTR)                                  0.117      1.227 f
  U18041/Y (OAI211X2MTR)                                 0.074      1.301 r
  U6325/Y (NOR4X2MTR)                                    0.067      1.368 f
  U14434/Y (NOR2X1MTR)                                   0.059      1.427 r
  PIM_result_reg_468_/D (DFFRQX2MTR)                     0.000      1.427 r
  data arrival time                                                 1.427

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_468_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.167      1.433
  data required time                                                1.433
  --------------------------------------------------------------------------
  data required time                                                1.433
  data arrival time                                                -1.427
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.142      0.142 r
  U9359/Y (NAND2X6MTR)                                   0.064      0.206 f
  U11079/Y (INVX12MTR)                                   0.054      0.260 r
  U10031/Y (CLKNAND2X16MTR)                              0.050      0.310 f
  U1341/Y (INVX4MTR)                                     0.051      0.361 r
  U13218/Y (AND2X2MTR)                                   0.097      0.458 r
  U1186/Y (AOI21X2MTR)                                   0.030      0.489 f
  U11098/Y (NAND3X2MTR)                                  0.055      0.543 r
  U11669/Y (AND2X4MTR)                                   0.108      0.652 r
  U6698/Y (INVX2MTR)                                     0.035      0.687 f
  U5495/Y (NAND2X3MTR)                                   0.051      0.738 r
  U16246/Y (NAND2BX2MTR)                                 0.075      0.812 f
  U2363/Y (NOR2X4MTR)                                    0.074      0.887 r
  U3837/Y (INVX2MTR)                                     0.041      0.927 f
  U3808/Y (NAND2BX2MTR)                                  0.098      1.025 f
  U3781/Y (NOR2X1MTR)                                    0.064      1.090 r
  U4131/Y (NAND2BX1MTR)                                  0.065      1.155 f
  U9187/Y (NAND2X2MTR)                                   0.062      1.217 r
  U11179/Y (OAI2B1X4MTR)                                 0.066      1.283 f
  U209/Y (NAND2X2MTR)                                    0.047      1.329 r
  U11406/Y (NAND2X2MTR)                                  0.055      1.384 f
  U16172/Y (NAND2X4MTR)                                  0.047      1.431 r
  U10796/Y (OAI21X2MTR)                                  0.050      1.480 f
  U0_BANK_TOP/vACC_1_reg_7__16_/D (DFFRHQX2MTR)          0.000      1.480 f
  data arrival time                                                 1.480

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_7__16_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.114      1.486
  data required time                                                1.486
  --------------------------------------------------------------------------
  data required time                                                1.486
  data arrival time                                                -1.480
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.142      0.142 r
  U8955/Y (INVX12MTR)                                    0.036      0.178 f
  U1710/Y (NAND3X8MTR)                                   0.053      0.231 r
  U1670/Y (INVX12MTR)                                    0.047      0.278 f
  U1270/Y (BUFX6MTR)                                     0.074      0.353 f
  U1194/Y (NAND2X2MTR)                                   0.032      0.385 r
  U7700/Y (NOR2BX4MTR)                                   0.082      0.467 r
  U1061/Y (NAND2X4MTR)                                   0.044      0.511 f
  U3060/Y (NAND2X3MTR)                                   0.046      0.557 r
  U3511/Y (NAND2X4MTR)                                   0.066      0.623 f
  U4527/Y (NOR2X3MTR)                                    0.083      0.706 r
  U2079/Y (OAI21X2MTR)                                   0.097      0.803 f
  U5419/Y (AOI21X4MTR)                                   0.099      0.902 r
  U6465/Y (NAND2X6MTR)                                   0.067      0.969 f
  U1412/Y (BUFX10MTR)                                    0.081      1.050 f
  U5800/Y (XNOR2X1MTR)                                   0.068      1.117 f
  U6394/Y (CLKNAND2X2MTR)                                0.052      1.169 r
  U10304/Y (NAND3X4MTR)                                  0.066      1.235 f
  U66/Y (NOR2X4MTR)                                      0.074      1.309 r
  U8348/Y (OAI222X1MTR)                                  0.129      1.438 f
  U0_BANK_TOP/vACC_2_reg_6__8_/D (DFFRQX1MTR)            0.000      1.438 f
  data arrival time                                                 1.438

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_6__8_/CK (DFFRQX1MTR)           0.000      1.600 r
  library setup time                                    -0.156      1.444
  data required time                                                1.444
  --------------------------------------------------------------------------
  data required time                                                1.444
  data arrival time                                                -1.438
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1661/Y (NAND3X12MTR)                                  0.096      0.247 f
  U1726/Y (INVX12MTR)                                    0.059      0.306 r
  U1728/Y (INVX4MTR)                                     0.045      0.351 f
  U1205/Y (INVX2MTR)                                     0.077      0.428 r
  U5620/Y (CLKNAND2X2MTR)                                0.056      0.483 f
  U6137/Y (CLKNAND2X2MTR)                                0.043      0.527 r
  U5578/Y (OAI21X2MTR)                                   0.063      0.590 f
  U6726/Y (NAND2X4MTR)                                   0.065      0.655 r
  U7473/Y (CLKNAND2X4MTR)                                0.049      0.704 f
  U1014/Y (OAI21X3MTR)                                   0.088      0.792 r
  U1657/Y (NAND2X2MTR)                                   0.064      0.857 f
  U11267/Y (NAND2BX4MTR)                                 0.049      0.905 r
  U6510/Y (NAND2X4MTR)                                   0.043      0.949 f
  U6465/Y (NAND2X6MTR)                                   0.044      0.993 r
  U1412/Y (BUFX10MTR)                                    0.075      1.068 r
  U304/Y (AOI21X4MTR)                                    0.057      1.124 f
  U11581/Y (XNOR2X8MTR)                                  0.084      1.209 f
  U11579/Y (AOI21X6MTR)                                  0.095      1.303 r
  U9079/Y (NOR2X4MTR)                                    0.039      1.342 f
  U9066/Y (NOR2BX4MTR)                                   0.078      1.420 r
  U9059/Y (OAI22X2MTR)                                   0.056      1.476 f
  U0_BANK_TOP/vACC_2_reg_6__3_/D (DFFRHQX2MTR)           0.000      1.476 f
  data arrival time                                                 1.476

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_6__3_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.117      1.483
  data required time                                                1.483
  --------------------------------------------------------------------------
  data required time                                                1.483
  data arrival time                                                -1.476
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.142      0.142 r
  U8955/Y (INVX12MTR)                                    0.036      0.178 f
  U1710/Y (NAND3X8MTR)                                   0.053      0.231 r
  U1670/Y (INVX12MTR)                                    0.047      0.278 f
  U1270/Y (BUFX6MTR)                                     0.074      0.353 f
  U1194/Y (NAND2X2MTR)                                   0.032      0.385 r
  U7700/Y (NOR2BX4MTR)                                   0.082      0.467 r
  U1061/Y (NAND2X4MTR)                                   0.044      0.511 f
  U3060/Y (NAND2X3MTR)                                   0.046      0.557 r
  U3511/Y (NAND2X4MTR)                                   0.066      0.623 f
  U4527/Y (NOR2X3MTR)                                    0.083      0.706 r
  U2079/Y (OAI21X2MTR)                                   0.097      0.803 f
  U5419/Y (AOI21X4MTR)                                   0.099      0.902 r
  U6465/Y (NAND2X6MTR)                                   0.067      0.969 f
  U1412/Y (BUFX10MTR)                                    0.081      1.050 f
  U304/Y (AOI21X4MTR)                                    0.088      1.138 r
  U11581/Y (XNOR2X8MTR)                                  0.090      1.228 r
  U11579/Y (AOI21X6MTR)                                  0.072      1.299 f
  U9079/Y (NOR2X4MTR)                                    0.062      1.362 r
  U9066/Y (NOR2BX4MTR)                                   0.041      1.403 f
  U10946/Y (OAI2B1X2MTR)                                 0.066      1.469 r
  U0_BANK_TOP/vACC_0_reg_6__3_/D (DFFRHQX2MTR)           0.000      1.469 r
  data arrival time                                                 1.469

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_6__3_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.125      1.475
  data required time                                                1.475
  --------------------------------------------------------------------------
  data required time                                                1.475
  data arrival time                                                -1.469
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_exp_align_reg_6_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/Q (DFFRHQX1MTR)
                                                         0.145      0.145 f
  U16482/Y (INVX1MTR)                                    0.043      0.189 r
  U16483/Y (NOR2X2MTR)                                   0.044      0.232 f
  U7800/Y (INVX2MTR)                                     0.050      0.282 r
  U8861/Y (INVX4MTR)                                     0.043      0.325 f
  U10156/Y (CLKNAND2X2MTR)                               0.038      0.364 r
  U11384/Y (CLKNAND2X2MTR)                               0.041      0.404 f
  U5125/Y (NAND3BX2MTR)                                  0.114      0.518 f
  U8682/Y (OR3X4MTR)                                     0.116      0.633 f
  U6090/Y (NOR2X2MTR)                                    0.057      0.691 r
  U11364/Y (AND2X4MTR)                                   0.111      0.801 r
  U4926/Y (NOR2X4MTR)                                    0.035      0.837 f
  U10925/Y (AOI21X4MTR)                                  0.108      0.945 r
  U10471/Y (OAI2B1X8MTR)                                 0.082      1.027 f
  U8021/Y (INVX3MTR)                                     0.041      1.068 r
  U9156/Y (NAND2BX2MTR)                                  0.043      1.111 f
  U7116/Y (NAND3X2MTR)                                   0.050      1.161 r
  U9112/Y (OAI211X4MTR)                                  0.078      1.239 f
  U11454/Y (AOI2BB1X4MTR)                                0.098      1.337 r
  U1981/Y (NAND2X3MTR)                                   0.056      1.393 f
  U11383/Y (OAI2BB1X4MTR)                                0.053      1.446 r
  U17784/Y (OAI22X2MTR)                                  0.047      1.493 f
  U0_BANK_TOP/vACC_1_reg_7__1_/D (DFFRHQX4MTR)           0.000      1.493 f
  data arrival time                                                 1.493

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_7__1_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.101      1.499
  data required time                                                1.499
  --------------------------------------------------------------------------
  data required time                                                1.499
  data arrival time                                                -1.493
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_444_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.116      0.116 r
  U2076/Y (INVX8MTR)                                     0.027      0.143 f
  U766/Y (NAND2X12MTR)                                   0.042      0.184 r
  U10440/Y (NOR2X8MTR)                                   0.031      0.215 f
  U15327/Y (NAND3X6MTR)                                  0.038      0.253 r
  U16513/Y (OAI2B1X8MTR)                                 0.049      0.301 f
  U1211/Y (INVX8MTR)                                     0.037      0.338 r
  U1111/Y (BUFX8MTR)                                     0.073      0.411 r
  U11060/Y (INVX4MTR)                                    0.047      0.458 f
  U16207/Y (AOI22X4MTR)                                  0.102      0.560 r
  U16271/Y (OAI211X8MTR)                                 0.090      0.650 f
  U8414/Y (INVX4MTR)                                     0.058      0.708 r
  U15622/Y (CLKNAND2X4MTR)                               0.056      0.764 f
  U4736/Y (NAND3X2MTR)                                   0.089      0.852 r
  U13824/Y (INVX1MTR)                                    0.049      0.901 f
  U5630/Y (AOI21X1MTR)                                   0.089      0.990 r
  U4314/Y (NAND4BX2MTR)                                  0.122      1.112 f
  U18024/Y (AOI31X4MTR)                                  0.123      1.235 r
  U18025/Y (NOR2X2MTR)                                   0.053      1.287 f
  U18027/Y (AOI211X4MTR)                                 0.126      1.414 r
  U8297/Y (NOR2X1MTR)                                    0.062      1.476 f
  PIM_result_reg_444_/D (DFFRHQX2MTR)                    0.000      1.476 f
  data arrival time                                                 1.476

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_444_/CK (DFFRHQX2MTR)                   0.000      1.600 r
  library setup time                                    -0.118      1.482
  data required time                                                1.482
  --------------------------------------------------------------------------
  data required time                                                1.482
  data arrival time                                                -1.476
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_60_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.116      0.116 r
  U2076/Y (INVX8MTR)                                     0.027      0.143 f
  U766/Y (NAND2X12MTR)                                   0.042      0.184 r
  U10440/Y (NOR2X8MTR)                                   0.031      0.215 f
  U15327/Y (NAND3X6MTR)                                  0.038      0.253 r
  U16513/Y (OAI2B1X8MTR)                                 0.049      0.301 f
  U1211/Y (INVX8MTR)                                     0.037      0.338 r
  U1111/Y (BUFX8MTR)                                     0.073      0.411 r
  U11060/Y (INVX4MTR)                                    0.047      0.458 f
  U16207/Y (AOI22X4MTR)                                  0.102      0.560 r
  U16271/Y (OAI211X8MTR)                                 0.090      0.650 f
  U8414/Y (INVX4MTR)                                     0.058      0.708 r
  U15622/Y (CLKNAND2X4MTR)                               0.056      0.764 f
  U4736/Y (NAND3X2MTR)                                   0.089      0.852 r
  U13824/Y (INVX1MTR)                                    0.049      0.901 f
  U5630/Y (AOI21X1MTR)                                   0.089      0.990 r
  U4314/Y (NAND4BX2MTR)                                  0.122      1.112 f
  U18024/Y (AOI31X4MTR)                                  0.123      1.235 r
  U18025/Y (NOR2X2MTR)                                   0.053      1.287 f
  U18027/Y (AOI211X4MTR)                                 0.126      1.414 r
  U6838/Y (NOR2X1MTR)                                    0.062      1.476 f
  PIM_result_reg_60_/D (DFFRHQX2MTR)                     0.000      1.476 f
  data arrival time                                                 1.476

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_60_/CK (DFFRHQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.118      1.482
  data required time                                                1.482
  --------------------------------------------------------------------------
  data required time                                                1.482
  data arrival time                                                -1.476
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.132      0.132 f
  U610/Y (BUFX14MTR)                                     0.088      0.220 f
  U1707/Y (CLKNAND2X16MTR)                               0.046      0.266 r
  U1290/Y (BUFX8MTR)                                     0.070      0.336 r
  U1268/Y (INVX4MTR)                                     0.040      0.375 f
  U11470/Y (AOI22X2MTR)                                  0.064      0.439 r
  U1126/Y (NAND3X2MTR)                                   0.080      0.519 f
  U721/Y (AND2X2MTR)                                     0.120      0.639 f
  U676/Y (NAND2X2MTR)                                    0.071      0.710 r
  U3188/Y (NAND2X1MTR)                                   0.082      0.792 f
  U7278/Y (NAND2BX1MTR)                                  0.134      0.926 f
  U7272/Y (INVX2MTR)                                     0.050      0.976 r
  U5830/Y (CLKNAND2X2MTR)                                0.053      1.029 f
  U11471/Y (OAI211X4MTR)                                 0.125      1.153 r
  U10572/Y (NAND3X12MTR)                                 0.081      1.234 f
  U6458/Y (CLKNAND2X2MTR)                                0.076      1.310 r
  U4711/Y (INVX2MTR)                                     0.046      1.356 f
  U14709/Y (OAI31X1MTR)                                  0.106      1.462 r
  U0_BANK_TOP/vACC_2_reg_3__19_/D (DFFRHQX2MTR)          0.000      1.462 r
  data arrival time                                                 1.462

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_3__19_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.132      1.468
  data required time                                                1.468
  --------------------------------------------------------------------------
  data required time                                                1.468
  data arrival time                                                -1.462
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.132      0.132 f
  U610/Y (BUFX14MTR)                                     0.088      0.220 f
  U1707/Y (CLKNAND2X16MTR)                               0.046      0.266 r
  U1290/Y (BUFX8MTR)                                     0.070      0.336 r
  U1268/Y (INVX4MTR)                                     0.040      0.375 f
  U11470/Y (AOI22X2MTR)                                  0.064      0.439 r
  U1126/Y (NAND3X2MTR)                                   0.080      0.519 f
  U721/Y (AND2X2MTR)                                     0.120      0.639 f
  U676/Y (NAND2X2MTR)                                    0.071      0.710 r
  U3188/Y (NAND2X1MTR)                                   0.082      0.792 f
  U7278/Y (NAND2BX1MTR)                                  0.134      0.926 f
  U7272/Y (INVX2MTR)                                     0.050      0.976 r
  U5830/Y (CLKNAND2X2MTR)                                0.053      1.029 f
  U11471/Y (OAI211X4MTR)                                 0.125      1.153 r
  U10572/Y (NAND3X12MTR)                                 0.081      1.234 f
  U6458/Y (CLKNAND2X2MTR)                                0.076      1.310 r
  U4711/Y (INVX2MTR)                                     0.046      1.356 f
  U14707/Y (OAI31X1MTR)                                  0.106      1.462 r
  U0_BANK_TOP/vACC_1_reg_3__19_/D (DFFRHQX2MTR)          0.000      1.462 r
  data arrival time                                                 1.462

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_3__19_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.132      1.468
  data required time                                                1.468
  --------------------------------------------------------------------------
  data required time                                                1.468
  data arrival time                                                -1.462
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.121      0.121 r
  U1026/Y (INVX12MTR)                                    0.028      0.149 f
  U10636/Y (CLKNAND2X16MTR)                              0.034      0.183 r
  U15348/Y (CLKNAND2X16MTR)                              0.059      0.242 f
  U15347/Y (INVX12MTR)                                   0.054      0.297 r
  U1220/Y (INVX12MTR)                                    0.036      0.332 f
  U10448/Y (INVX3MTR)                                    0.046      0.379 r
  U4580/Y (NAND2BX4MTR)                                  0.078      0.456 r
  U943/Y (NOR2X2MTR)                                     0.034      0.490 f
  U2564/Y (OAI21X2MTR)                                   0.099      0.589 r
  U2502/Y (INVX2MTR)                                     0.055      0.644 f
  U10643/Y (AOI2BB1X1MTR)                                0.117      0.761 f
  U14088/Y (XNOR2X1MTR)                                  0.085      0.846 f
  U2912/Y (NOR2X2MTR)                                    0.073      0.919 r
  U12112/Y (OAI21X2MTR)                                  0.065      0.984 f
  U11661/Y (OAI2B11X4MTR)                                0.052      1.036 r
  U5860/Y (OAI21X2MTR)                                   0.077      1.113 f
  U5326/Y (AOI21X2MTR)                                   0.116      1.229 r
  U15381/Y (XNOR2X2MTR)                                  0.095      1.324 r
  U12411/Y (NAND2X2MTR)                                  0.069      1.393 f
  U14936/Y (NOR2X1MTR)                                   0.057      1.450 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/D (DFFRHQX1MTR)
                                                         0.000      1.450 r
  data arrival time                                                 1.450

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/CK (DFFRHQX1MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.144      1.456
  data required time                                                1.456
  --------------------------------------------------------------------------
  data required time                                                1.456
  data arrival time                                                -1.450
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1710/Y (NAND3X8MTR)                                   0.112      0.263 f
  U1670/Y (INVX12MTR)                                    0.069      0.332 r
  U1685/Y (INVX4MTR)                                     0.045      0.376 f
  U1163/Y (NAND2BX2MTR)                                  0.099      0.475 f
  U10347/Y (OAI21X3MTR)                                  0.037      0.512 r
  U10334/Y (OAI21X2MTR)                                  0.064      0.577 f
  U3542/Y (CLKNAND2X2MTR)                                0.070      0.647 r
  U950/Y (CLKNAND2X2MTR)                                 0.064      0.710 f
  U3389/Y (CLKNAND2X2MTR)                                0.046      0.756 r
  U1581/Y (NAND2X2MTR)                                   0.055      0.812 f
  U703/Y (NAND2X2MTR)                                    0.053      0.864 r
  U5862/Y (CLKNAND2X4MTR)                                0.059      0.923 f
  U4797/Y (CLKNAND2X4MTR)                                0.045      0.968 r
  U1175/Y (NAND2X6MTR)                                   0.055      1.023 f
  U1173/Y (AOI21X1MTR)                                   0.090      1.113 r
  U955/Y (XNOR2X2MTR)                                    0.083      1.195 r
  U952/Y (NAND2X2MTR)                                    0.068      1.263 f
  U9108/Y (OAI2B1X4MTR)                                  0.054      1.317 r
  U11598/Y (NOR2X4MTR)                                   0.052      1.369 f
  U11322/Y (OAI21BX2MTR)                                 0.077      1.446 r
  U0_BANK_TOP/vACC_2_reg_7__12_/D (DFFRHQX1MTR)          0.000      1.446 r
  data arrival time                                                 1.446

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_7__12_/CK (DFFRHQX1MTR)         0.000      1.600 r
  library setup time                                    -0.148      1.452
  data required time                                                1.452
  --------------------------------------------------------------------------
  data required time                                                1.452
  data arrival time                                                -1.446
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.118      0.118 r
  U10130/Y (INVX2MTR)                                    0.044      0.162 f
  U1847/Y (INVX4MTR)                                     0.059      0.221 r
  U16319/Y (NOR2X4MTR)                                   0.047      0.268 f
  U6233/Y (BUFX3MTR)                                     0.088      0.357 f
  U11964/Y (AOI22X1MTR)                                  0.062      0.419 r
  U11623/Y (NOR2BX2MTR)                                  0.112      0.531 r
  U6788/Y (NAND3X4MTR)                                   0.069      0.599 f
  U6061/Y (INVX2MTR)                                     0.061      0.660 r
  U6033/Y (INVX1MTR)                                     0.043      0.703 f
  U2932/Y (NAND2X2MTR)                                   0.063      0.766 r
  U1481/Y (NAND2X4MTR)                                   0.061      0.827 f
  U580/Y (INVX2MTR)                                      0.037      0.864 r
  U3798/Y (CLKNAND2X2MTR)                                0.054      0.918 f
  U1482/Y (OAI21X6MTR)                                   0.086      1.004 r
  U5829/Y (OAI2BB1X2MTR)                                 0.112      1.116 r
  U1644/Y (XNOR2X2MTR)                                   0.068      1.184 r
  U1643/Y (NAND2X2MTR)                                   0.081      1.265 f
  U6356/Y (CLKNAND2X2MTR)                                0.060      1.325 r
  U1642/Y (NOR2X3MTR)                                    0.041      1.366 f
  U2188/Y (OAI21BX1MTR)                                  0.056      1.422 r
  U0_BANK_TOP/vACC_0_reg_6__14_/D (DFFRQX2MTR)           0.000      1.422 r
  data arrival time                                                 1.422

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_6__14_/CK (DFFRQX2MTR)          0.000      1.600 r
  library setup time                                    -0.171      1.429
  data required time                                                1.429
  --------------------------------------------------------------------------
  data required time                                                1.429
  data arrival time                                                -1.422
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.118      0.118 r
  U10130/Y (INVX2MTR)                                    0.044      0.162 f
  U1847/Y (INVX4MTR)                                     0.059      0.221 r
  U16319/Y (NOR2X4MTR)                                   0.047      0.268 f
  U6233/Y (BUFX3MTR)                                     0.088      0.357 f
  U11964/Y (AOI22X1MTR)                                  0.062      0.419 r
  U11623/Y (NOR2BX2MTR)                                  0.112      0.531 r
  U6788/Y (NAND3X4MTR)                                   0.069      0.599 f
  U6061/Y (INVX2MTR)                                     0.061      0.660 r
  U6033/Y (INVX1MTR)                                     0.043      0.703 f
  U2932/Y (NAND2X2MTR)                                   0.063      0.766 r
  U1481/Y (NAND2X4MTR)                                   0.061      0.827 f
  U580/Y (INVX2MTR)                                      0.037      0.864 r
  U3798/Y (CLKNAND2X2MTR)                                0.054      0.918 f
  U1482/Y (OAI21X6MTR)                                   0.086      1.004 r
  U5829/Y (OAI2BB1X2MTR)                                 0.112      1.116 r
  U1644/Y (XNOR2X2MTR)                                   0.068      1.184 r
  U1643/Y (NAND2X2MTR)                                   0.081      1.265 f
  U6356/Y (CLKNAND2X2MTR)                                0.060      1.325 r
  U1642/Y (NOR2X3MTR)                                    0.041      1.366 f
  U2186/Y (OAI21BX1MTR)                                  0.056      1.422 r
  U0_BANK_TOP/vACC_1_reg_6__14_/D (DFFRQX2MTR)           0.000      1.422 r
  data arrival time                                                 1.422

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_6__14_/CK (DFFRQX2MTR)          0.000      1.600 r
  library setup time                                    -0.171      1.429
  data required time                                                1.429
  --------------------------------------------------------------------------
  data required time                                                1.429
  data arrival time                                                -1.422
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 r
  U9975/Y (INVX6MTR)                                     0.041      0.169 f
  U9980/Y (CLKNAND2X2MTR)                                0.064      0.233 r
  U9972/Y (BUFX2MTR)                                     0.101      0.334 r
  U8846/Y (OAI22X2MTR)                                   0.057      0.391 f
  U11973/Y (AOI21X2MTR)                                  0.084      0.475 r
  U13520/Y (NAND3BX4MTR)                                 0.081      0.556 f
  U3568/Y (INVX2MTR)                                     0.063      0.618 r
  U4522/Y (NAND2X2MTR)                                   0.050      0.668 f
  U2463/Y (INVX2MTR)                                     0.051      0.719 r
  U1033/Y (OAI21X2MTR)                                   0.070      0.789 f
  U544/Y (AOI21X4MTR)                                    0.106      0.895 r
  U8139/Y (NOR2X2MTR)                                    0.057      0.952 f
  U7263/Y (NOR2X4MTR)                                    0.067      1.019 r
  U7162/Y (NAND2X4MTR)                                   0.061      1.081 f
  U1846/Y (NAND2X6MTR)                                   0.061      1.141 r
  U242/Y (INVX4MTR)                                      0.047      1.188 f
  U1473/Y (INVX2MTR)                                     0.050      1.238 r
  U7920/Y (CLKNAND2X2MTR)                                0.092      1.330 f
  U3710/Y (OAI21X1MTR)                                   0.093      1.423 r
  U0_BANK_TOP/vACC_2_reg_6__12_/D (DFFRQX2MTR)           0.000      1.423 r
  data arrival time                                                 1.423

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_6__12_/CK (DFFRQX2MTR)          0.000      1.600 r
  library setup time                                    -0.171      1.429
  data required time                                                1.429
  --------------------------------------------------------------------------
  data required time                                                1.429
  data arrival time                                                -1.423
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1710/Y (NAND3X8MTR)                                   0.112      0.263 f
  U1746/Y (BUFX10MTR)                                    0.102      0.365 f
  U1324/Y (INVX4MTR)                                     0.050      0.415 r
  U2308/Y (NAND2X1MTR)                                   0.061      0.477 f
  U6147/Y (CLKNAND2X2MTR)                                0.046      0.523 r
  U8184/Y (INVX2MTR)                                     0.033      0.556 f
  U15363/Y (NAND3X4MTR)                                  0.036      0.592 r
  U1063/Y (NAND2X4MTR)                                   0.043      0.636 f
  U979/Y (NAND2X3MTR)                                    0.045      0.680 r
  U787/Y (NAND2BX4MTR)                                   0.076      0.757 r
  U8142/Y (NAND2X2MTR)                                   0.047      0.804 f
  U6535/Y (INVX2MTR)                                     0.050      0.854 r
  U8190/Y (NAND2X4MTR)                                   0.061      0.915 f
  U10471/Y (OAI2B1X8MTR)                                 0.106      1.021 r
  U412/Y (NAND2X4MTR)                                    0.060      1.081 f
  U348/Y (NAND2X6MTR)                                    0.052      1.133 r
  U1699/Y (NAND2X8MTR)                                   0.055      1.189 f
  U1698/Y (BUFX8MTR)                                     0.091      1.280 f
  U4242/Y (MXI2X4MTR)                                    0.077      1.357 f
  U9072/Y (OAI22X1MTR)                                   0.062      1.419 r
  U0_BANK_TOP/vACC_3_reg_7__0_/D (DFFRQX2MTR)            0.000      1.419 r
  data arrival time                                                 1.419

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_7__0_/CK (DFFRQX2MTR)           0.000      1.600 r
  library setup time                                    -0.175      1.425
  data required time                                                1.425
  --------------------------------------------------------------------------
  data required time                                                1.425
  data arrival time                                                -1.419
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1710/Y (NAND3X8MTR)                                   0.112      0.263 f
  U1746/Y (BUFX10MTR)                                    0.102      0.365 f
  U1324/Y (INVX4MTR)                                     0.050      0.415 r
  U2308/Y (NAND2X1MTR)                                   0.061      0.477 f
  U6147/Y (CLKNAND2X2MTR)                                0.046      0.523 r
  U8184/Y (INVX2MTR)                                     0.033      0.556 f
  U15363/Y (NAND3X4MTR)                                  0.036      0.592 r
  U1063/Y (NAND2X4MTR)                                   0.043      0.636 f
  U979/Y (NAND2X3MTR)                                    0.045      0.680 r
  U787/Y (NAND2BX4MTR)                                   0.076      0.757 r
  U8142/Y (NAND2X2MTR)                                   0.047      0.804 f
  U6535/Y (INVX2MTR)                                     0.050      0.854 r
  U8190/Y (NAND2X4MTR)                                   0.061      0.915 f
  U10471/Y (OAI2B1X8MTR)                                 0.106      1.021 r
  U11150/Y (OAI2BB1X2MTR)                                0.120      1.141 r
  U241/Y (XNOR2X1MTR)                                    0.071      1.211 r
  U217/Y (NAND2X2MTR)                                    0.069      1.280 f
  U6384/Y (INVX1MTR)                                     0.056      1.336 r
  U11583/Y (NOR2X4MTR)                                   0.040      1.376 f
  U4699/Y (OAI21BX2MTR)                                  0.070      1.445 r
  U0_BANK_TOP/vACC_1_reg_7__13_/D (DFFRHQX1MTR)          0.000      1.445 r
  data arrival time                                                 1.445

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_7__13_/CK (DFFRHQX1MTR)         0.000      1.600 r
  library setup time                                    -0.148      1.452
  data required time                                                1.452
  --------------------------------------------------------------------------
  data required time                                                1.452
  data arrival time                                                -1.445
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1710/Y (NAND3X8MTR)                                   0.112      0.263 f
  U1670/Y (INVX12MTR)                                    0.069      0.332 r
  U1493/Y (BUFX8MTR)                                     0.077      0.409 r
  U1492/Y (CLKNAND2X2MTR)                                0.041      0.449 f
  U11176/Y (OAI2BB1X2MTR)                                0.040      0.489 r
  U11172/Y (INVX2MTR)                                    0.034      0.523 f
  U4556/Y (NAND3X4MTR)                                   0.037      0.560 r
  U1052/Y (NAND2X3MTR)                                   0.055      0.615 f
  U3966/Y (INVX3MTR)                                     0.054      0.669 r
  U6004/Y (NAND2X4MTR)                                   0.051      0.719 f
  U3890/Y (CLKNAND2X2MTR)                                0.039      0.759 r
  U3848/Y (INVX2MTR)                                     0.041      0.800 f
  U5895/Y (NAND2X2MTR)                                   0.045      0.845 r
  U7250/Y (NAND3X4MTR)                                   0.082      0.926 f
  U19723/Y (OAI2BB1X2MTR)                                0.104      1.030 f
  U7164/Y (AOI2B1X2MTR)                                  0.072      1.101 r
  U9171/Y (XNOR2X1MTR)                                   0.085      1.186 r
  U5728/Y (OAI21X2MTR)                                   0.077      1.263 f
  U4704/Y (NOR2X3MTR)                                    0.061      1.324 r
  U1449/Y (NAND2X2MTR)                                   0.056      1.380 f
  U1672/Y (NAND2X4MTR)                                   0.049      1.429 r
  U15365/Y (OAI22X2MTR)                                  0.047      1.476 f
  U0_BANK_TOP/vACC_2_reg_1__5_/D (DFFRHQX2MTR)           0.000      1.476 f
  data arrival time                                                 1.476

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_1__5_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.118      1.482
  data required time                                                1.482
  --------------------------------------------------------------------------
  data required time                                                1.482
  data arrival time                                                -1.476
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U1666/Y (INVX12MTR)                                    0.037      0.174 f
  U1661/Y (NAND3X12MTR)                                  0.045      0.220 r
  U11998/Y (INVX10MTR)                                   0.038      0.258 f
  U1620/Y (INVX12MTR)                                    0.036      0.294 r
  U1352/Y (INVX6MTR)                                     0.032      0.326 f
  U10863/Y (AOI22X1MTR)                                  0.080      0.405 r
  U1185/Y (NAND3X2MTR)                                   0.082      0.487 f
  U5586/Y (CLKNAND2X2MTR)                                0.051      0.539 r
  U5546/Y (NAND2X2MTR)                                   0.072      0.611 f
  U6043/Y (INVX2MTR)                                     0.057      0.667 r
  U6007/Y (NAND2X4MTR)                                   0.050      0.717 f
  U5442/Y (CLKNAND2X2MTR)                                0.042      0.759 r
  U778/Y (NAND2X2MTR)                                    0.047      0.807 f
  U5374/Y (NAND2X2MTR)                                   0.049      0.856 r
  U14104/Y (NAND2X4MTR)                                  0.049      0.905 f
  U13732/Y (NAND2X4MTR)                                  0.046      0.951 r
  U9168/Y (NAND2X2MTR)                                   0.063      1.014 f
  U7151/Y (NAND2X2MTR)                                   0.056      1.070 r
  U6374/Y (NAND3X4MTR)                                   0.086      1.156 f
  U10572/Y (NAND3X12MTR)                                 0.066      1.222 r
  U6458/Y (CLKNAND2X2MTR)                                0.076      1.298 f
  U5721/Y (AOI21X4MTR)                                   0.111      1.409 r
  U11346/Y (OAI22X2MTR)                                  0.058      1.467 f
  U0_BANK_TOP/vACC_3_reg_3__20_/D (DFFRHQX1MTR)          0.000      1.467 f
  data arrival time                                                 1.467

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_3__20_/CK (DFFRHQX1MTR)         0.000      1.600 r
  library setup time                                    -0.126      1.474
  data required time                                                1.474
  --------------------------------------------------------------------------
  data required time                                                1.474
  data arrival time                                                -1.467
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.121      0.121 r
  U1026/Y (INVX12MTR)                                    0.028      0.149 f
  U10636/Y (CLKNAND2X16MTR)                              0.034      0.183 r
  U15348/Y (CLKNAND2X16MTR)                              0.059      0.242 f
  U15347/Y (INVX12MTR)                                   0.054      0.297 r
  U1220/Y (INVX12MTR)                                    0.036      0.332 f
  U10448/Y (INVX3MTR)                                    0.046      0.379 r
  U4580/Y (NAND2BX4MTR)                                  0.078      0.456 r
  U943/Y (NOR2X2MTR)                                     0.034      0.490 f
  U2564/Y (OAI21X2MTR)                                   0.099      0.589 r
  U2502/Y (INVX2MTR)                                     0.055      0.644 f
  U10643/Y (AOI2BB1X1MTR)                                0.117      0.761 f
  U14088/Y (XNOR2X1MTR)                                  0.085      0.846 f
  U2912/Y (NOR2X2MTR)                                    0.073      0.919 r
  U12112/Y (OAI21X2MTR)                                  0.065      0.984 f
  U11661/Y (OAI2B11X4MTR)                                0.052      1.036 r
  U5860/Y (OAI21X2MTR)                                   0.077      1.113 f
  U5326/Y (AOI21X2MTR)                                   0.116      1.229 r
  U15381/Y (XNOR2X2MTR)                                  0.095      1.324 r
  U12411/Y (NAND2X2MTR)                                  0.069      1.393 f
  U9099/Y (NOR2X2MTR)                                    0.074      1.467 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/D (DFFRHQX2MTR)
                                                         0.000      1.467 r
  data arrival time                                                 1.467

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/CK (DFFRHQX2MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.127      1.473
  data required time                                                1.473
  --------------------------------------------------------------------------
  data required time                                                1.473
  data arrival time                                                -1.467
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_exp_align_reg_6_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/Q (DFFRHQX1MTR)
                                                         0.145      0.145 f
  U16482/Y (INVX1MTR)                                    0.043      0.189 r
  U16483/Y (NOR2X2MTR)                                   0.044      0.232 f
  U7800/Y (INVX2MTR)                                     0.050      0.282 r
  U8861/Y (INVX4MTR)                                     0.043      0.325 f
  U10156/Y (CLKNAND2X2MTR)                               0.038      0.364 r
  U11384/Y (CLKNAND2X2MTR)                               0.041      0.404 f
  U5125/Y (NAND3BX2MTR)                                  0.114      0.518 f
  U8682/Y (OR3X4MTR)                                     0.116      0.633 f
  U6090/Y (NOR2X2MTR)                                    0.057      0.691 r
  U11364/Y (AND2X4MTR)                                   0.111      0.801 r
  U4926/Y (NOR2X4MTR)                                    0.035      0.837 f
  U10925/Y (AOI21X4MTR)                                  0.108      0.945 r
  U10471/Y (OAI2B1X8MTR)                                 0.082      1.027 f
  U8021/Y (INVX3MTR)                                     0.041      1.068 r
  U9156/Y (NAND2BX2MTR)                                  0.043      1.111 f
  U7116/Y (NAND3X2MTR)                                   0.050      1.161 r
  U9112/Y (OAI211X4MTR)                                  0.078      1.239 f
  U11454/Y (AOI2BB1X4MTR)                                0.098      1.337 r
  U1981/Y (NAND2X3MTR)                                   0.056      1.393 f
  U11383/Y (OAI2BB1X4MTR)                                0.053      1.446 r
  U17884/Y (OAI22X2MTR)                                  0.047      1.493 f
  U0_BANK_TOP/vACC_0_reg_7__1_/D (DFFRHQX4MTR)           0.000      1.493 f
  data arrival time                                                 1.493

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_7__1_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.101      1.499
  data required time                                                1.499
  --------------------------------------------------------------------------
  data required time                                                1.499
  data arrival time                                                -1.493
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.115      0.115 f
  U1378/Y (INVX8MTR)                                     0.041      0.156 r
  U6954/Y (INVX6MTR)                                     0.039      0.195 f
  U4413/Y (NOR2BX2MTR)                                   0.142      0.337 r
  U13012/Y (AOI22X1MTR)                                  0.132      0.469 f
  U15285/Y (AND2X4MTR)                                   0.104      0.573 f
  U15284/Y (NAND3X4MTR)                                  0.045      0.619 r
  U5545/Y (INVX4MTR)                                     0.036      0.654 f
  U2984/Y (NOR2X2MTR)                                    0.076      0.730 r
  U3409/Y (INVX2MTR)                                     0.048      0.779 f
  U3320/Y (OAI21X2MTR)                                   0.049      0.828 r
  U4342/Y (NAND2X2MTR)                                   0.073      0.901 f
  U397/Y (NAND2X4MTR)                                    0.047      0.948 r
  U14204/Y (INVX3MTR)                                    0.033      0.981 f
  U4772/Y (NAND2X6MTR)                                   0.047      1.028 r
  U5319/Y (INVX1MTR)                                     0.045      1.073 f
  U2021/Y (XOR2X1MTR)                                    0.072      1.145 f
  U13156/Y (AOI22X2MTR)                                  0.092      1.237 r
  U13152/Y (OAI2BB1X4MTR)                                0.066      1.303 f
  U1648/Y (NOR2X4MTR)                                    0.073      1.375 r
  U19869/Y (OAI222X2MTR)                                 0.091      1.466 f
  U0_BANK_TOP/vACC_0_reg_0__8_/D (DFFRQX4MTR)            0.000      1.466 f
  data arrival time                                                 1.466

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_0__8_/CK (DFFRQX4MTR)           0.000      1.600 r
  library setup time                                    -0.127      1.473
  data required time                                                1.473
  --------------------------------------------------------------------------
  data required time                                                1.473
  data arrival time                                                -1.466
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U1026/Y (INVX12MTR)                                    0.031      0.144 r
  U10636/Y (CLKNAND2X16MTR)                              0.044      0.188 f
  U15348/Y (CLKNAND2X16MTR)                              0.054      0.242 r
  U15347/Y (INVX12MTR)                                   0.041      0.282 f
  U1223/Y (INVX8MTR)                                     0.045      0.328 r
  U1870/Y (NAND2X2MTR)                                   0.056      0.384 f
  U1497/Y (NOR2X1MTR)                                    0.087      0.471 r
  U850/Y (OAI21X2MTR)                                    0.088      0.559 f
  U11285/Y (AOI21X4MTR)                                  0.109      0.669 r
  U14334/Y (INVX2MTR)                                    0.040      0.709 f
  U11286/Y (OAI2BB1X4MTR)                                0.083      0.792 f
  U16930/Y (XNOR2X2MTR)                                  0.051      0.842 r
  U10263/Y (NOR2BX4MTR)                                  0.125      0.967 r
  U11736/Y (OR2X2MTR)                                    0.100      1.067 r
  U1500/Y (NAND2X2MTR)                                   0.042      1.109 f
  U1498/Y (XNOR2X2MTR)                                   0.108      1.216 f
  U8007/Y (NOR2X2MTR)                                    0.089      1.305 r
  U7108/Y (NAND3BX2MTR)                                  0.076      1.381 f
  U1495/Y (NOR2X1MTR)                                    0.081      1.462 r
  U16106/Y (NOR2X2MTR)                                   0.038      1.499 f
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/D (DFFRHQX4MTR)
                                                         0.000      1.499 f
  data arrival time                                                 1.499

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/CK (DFFRHQX4MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.094      1.506
  data required time                                                1.506
  --------------------------------------------------------------------------
  data required time                                                1.506
  data arrival time                                                -1.499
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1710/Y (NAND3X8MTR)                                   0.112      0.263 f
  U1670/Y (INVX12MTR)                                    0.069      0.332 r
  U1493/Y (BUFX8MTR)                                     0.077      0.409 r
  U1492/Y (CLKNAND2X2MTR)                                0.041      0.449 f
  U11176/Y (OAI2BB1X2MTR)                                0.040      0.489 r
  U11172/Y (INVX2MTR)                                    0.034      0.523 f
  U4556/Y (NAND3X4MTR)                                   0.037      0.560 r
  U1052/Y (NAND2X3MTR)                                   0.055      0.615 f
  U3966/Y (INVX3MTR)                                     0.054      0.669 r
  U6004/Y (NAND2X4MTR)                                   0.051      0.719 f
  U3890/Y (CLKNAND2X2MTR)                                0.039      0.759 r
  U3848/Y (INVX2MTR)                                     0.041      0.800 f
  U5895/Y (NAND2X2MTR)                                   0.045      0.845 r
  U7250/Y (NAND3X4MTR)                                   0.082      0.926 f
  U19723/Y (OAI2BB1X2MTR)                                0.104      1.030 f
  U7164/Y (AOI2B1X2MTR)                                  0.072      1.101 r
  U9171/Y (XNOR2X1MTR)                                   0.085      1.186 r
  U5728/Y (OAI21X2MTR)                                   0.077      1.263 f
  U4704/Y (NOR2X3MTR)                                    0.061      1.324 r
  U1449/Y (NAND2X2MTR)                                   0.056      1.380 f
  U1672/Y (NAND2X4MTR)                                   0.049      1.429 r
  U8970/Y (OAI22X2MTR)                                   0.047      1.476 f
  U0_BANK_TOP/vACC_1_reg_1__5_/D (DFFRHQX2MTR)           0.000      1.476 f
  data arrival time                                                 1.476

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_1__5_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.117      1.483
  data required time                                                1.483
  --------------------------------------------------------------------------
  data required time                                                1.483
  data arrival time                                                -1.476
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_exp_align_reg_6_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/Q (DFFRHQX1MTR)
                                                         0.145      0.145 f
  U16482/Y (INVX1MTR)                                    0.043      0.189 r
  U16483/Y (NOR2X2MTR)                                   0.044      0.232 f
  U7800/Y (INVX2MTR)                                     0.050      0.282 r
  U8861/Y (INVX4MTR)                                     0.043      0.325 f
  U10156/Y (CLKNAND2X2MTR)                               0.038      0.364 r
  U11384/Y (CLKNAND2X2MTR)                               0.041      0.404 f
  U5125/Y (NAND3BX2MTR)                                  0.114      0.518 f
  U8682/Y (OR3X4MTR)                                     0.116      0.633 f
  U6090/Y (NOR2X2MTR)                                    0.057      0.691 r
  U11364/Y (AND2X4MTR)                                   0.111      0.801 r
  U4926/Y (NOR2X4MTR)                                    0.035      0.837 f
  U10925/Y (AOI21X4MTR)                                  0.108      0.945 r
  U10471/Y (OAI2B1X8MTR)                                 0.082      1.027 f
  U412/Y (NAND2X4MTR)                                    0.052      1.079 r
  U348/Y (NAND2X6MTR)                                    0.052      1.130 f
  U1699/Y (NAND2X8MTR)                                   0.051      1.182 r
  U1698/Y (BUFX8MTR)                                     0.085      1.267 r
  U12432/Y (CLKNAND2X4MTR)                               0.063      1.329 f
  U15636/Y (OAI222X2MTR)                                 0.121      1.451 r
  U0_BANK_TOP/vACC_0_reg_7__9_/D (DFFRHQX4MTR)           0.000      1.451 r
  data arrival time                                                 1.451

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_7__9_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.143      1.457
  data required time                                                1.457
  --------------------------------------------------------------------------
  data required time                                                1.457
  data arrival time                                                -1.451
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.115      0.115 f
  U1378/Y (INVX8MTR)                                     0.041      0.156 r
  U6954/Y (INVX6MTR)                                     0.039      0.195 f
  U4413/Y (NOR2BX2MTR)                                   0.142      0.337 r
  U13012/Y (AOI22X1MTR)                                  0.132      0.469 f
  U15285/Y (AND2X4MTR)                                   0.104      0.573 f
  U15284/Y (NAND3X4MTR)                                  0.045      0.619 r
  U5545/Y (INVX4MTR)                                     0.036      0.654 f
  U2984/Y (NOR2X2MTR)                                    0.076      0.730 r
  U3409/Y (INVX2MTR)                                     0.048      0.779 f
  U3320/Y (OAI21X2MTR)                                   0.049      0.828 r
  U4342/Y (NAND2X2MTR)                                   0.073      0.901 f
  U397/Y (NAND2X4MTR)                                    0.047      0.948 r
  U14204/Y (INVX3MTR)                                    0.033      0.981 f
  U4772/Y (NAND2X6MTR)                                   0.047      1.028 r
  U5319/Y (INVX1MTR)                                     0.045      1.073 f
  U2021/Y (XOR2X1MTR)                                    0.072      1.145 f
  U13156/Y (AOI22X2MTR)                                  0.092      1.237 r
  U13152/Y (OAI2BB1X4MTR)                                0.066      1.303 f
  U1648/Y (NOR2X4MTR)                                    0.073      1.375 r
  U19870/Y (OAI222X2MTR)                                 0.091      1.466 f
  U0_BANK_TOP/vACC_1_reg_0__8_/D (DFFRQX4MTR)            0.000      1.466 f
  data arrival time                                                 1.466

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_0__8_/CK (DFFRQX4MTR)           0.000      1.600 r
  library setup time                                    -0.127      1.473
  data required time                                                1.473
  --------------------------------------------------------------------------
  data required time                                                1.473
  data arrival time                                                -1.466
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1661/Y (NAND3X12MTR)                                  0.096      0.247 f
  U1726/Y (INVX12MTR)                                    0.059      0.306 r
  U1728/Y (INVX4MTR)                                     0.045      0.351 f
  U1205/Y (INVX2MTR)                                     0.077      0.428 r
  U5620/Y (CLKNAND2X2MTR)                                0.056      0.483 f
  U6137/Y (CLKNAND2X2MTR)                                0.043      0.527 r
  U5578/Y (OAI21X2MTR)                                   0.063      0.590 f
  U6726/Y (NAND2X4MTR)                                   0.065      0.655 r
  U7473/Y (CLKNAND2X4MTR)                                0.049      0.704 f
  U1014/Y (OAI21X3MTR)                                   0.088      0.792 r
  U1657/Y (NAND2X2MTR)                                   0.064      0.857 f
  U11267/Y (NAND2BX4MTR)                                 0.049      0.905 r
  U6510/Y (NAND2X4MTR)                                   0.043      0.949 f
  U6465/Y (NAND2X6MTR)                                   0.044      0.993 r
  U1412/Y (BUFX10MTR)                                    0.075      1.068 r
  U304/Y (AOI21X4MTR)                                    0.057      1.124 f
  U11581/Y (XNOR2X8MTR)                                  0.084      1.209 f
  U11579/Y (AOI21X6MTR)                                  0.095      1.303 r
  U9079/Y (NOR2X4MTR)                                    0.039      1.342 f
  U9066/Y (NOR2BX4MTR)                                   0.078      1.420 r
  U9042/Y (OAI22X2MTR)                                   0.056      1.476 f
  U0_BANK_TOP/vACC_1_reg_6__3_/D (DFFRHQX2MTR)           0.000      1.476 f
  data arrival time                                                 1.476

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_6__3_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.117      1.483
  data required time                                                1.483
  --------------------------------------------------------------------------
  data required time                                                1.483
  data arrival time                                                -1.476
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U1666/Y (INVX12MTR)                                    0.037      0.174 f
  U1661/Y (NAND3X12MTR)                                  0.045      0.220 r
  U11998/Y (INVX10MTR)                                   0.038      0.258 f
  U1620/Y (INVX12MTR)                                    0.036      0.294 r
  U1352/Y (INVX6MTR)                                     0.032      0.326 f
  U10863/Y (AOI22X1MTR)                                  0.080      0.405 r
  U1185/Y (NAND3X2MTR)                                   0.082      0.487 f
  U5586/Y (CLKNAND2X2MTR)                                0.051      0.539 r
  U5546/Y (NAND2X2MTR)                                   0.072      0.611 f
  U6043/Y (INVX2MTR)                                     0.057      0.667 r
  U6007/Y (NAND2X4MTR)                                   0.050      0.717 f
  U5442/Y (CLKNAND2X2MTR)                                0.042      0.759 r
  U778/Y (NAND2X2MTR)                                    0.047      0.807 f
  U5374/Y (NAND2X2MTR)                                   0.049      0.856 r
  U14104/Y (NAND2X4MTR)                                  0.049      0.905 f
  U13732/Y (NAND2X4MTR)                                  0.046      0.951 r
  U9168/Y (NAND2X2MTR)                                   0.063      1.014 f
  U7151/Y (NAND2X2MTR)                                   0.056      1.070 r
  U6374/Y (NAND3X4MTR)                                   0.086      1.156 f
  U10572/Y (NAND3X12MTR)                                 0.066      1.222 r
  U6458/Y (CLKNAND2X2MTR)                                0.076      1.298 f
  U5721/Y (AOI21X4MTR)                                   0.111      1.409 r
  U9004/Y (OAI22X2MTR)                                   0.058      1.467 f
  U0_BANK_TOP/vACC_0_reg_3__20_/D (DFFRHQX1MTR)          0.000      1.467 f
  data arrival time                                                 1.467

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_3__20_/CK (DFFRHQX1MTR)         0.000      1.600 r
  library setup time                                    -0.126      1.474
  data required time                                                1.474
  --------------------------------------------------------------------------
  data required time                                                1.474
  data arrival time                                                -1.467
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.125      0.125 r
  U968/Y (INVX6MTR)                                      0.034      0.159 f
  U10325/Y (INVX4MTR)                                    0.048      0.207 r
  U10800/Y (NOR2BX4MTR)                                  0.045      0.252 f
  U4647/Y (INVX2MTR)                                     0.033      0.284 r
  U6925/Y (AOI2BB2X1MTR)                                 0.092      0.376 r
  U7658/Y (NAND3BX2MTR)                                  0.076      0.452 f
  U6132/Y (AOI21X2MTR)                                   0.085      0.537 r
  U6799/Y (NAND3X4MTR)                                   0.077      0.615 f
  U6064/Y (INVX4MTR)                                     0.054      0.668 r
  U771/Y (NOR2X4MTR)                                     0.045      0.714 f
  U2406/Y (NOR2X2MTR)                                    0.107      0.821 r
  U10557/Y (AOI21X6MTR)                                  0.073      0.893 f
  U10798/Y (OAI21X6MTR)                                  0.088      0.981 r
  U1577/Y (BUFX10MTR)                                    0.086      1.067 r
  U10799/Y (AOI21X4MTR)                                  0.045      1.112 f
  U5820/Y (XNOR2X2MTR)                                   0.068      1.180 f
  U325/Y (NAND2X2MTR)                                    0.050      1.231 r
  U1639/Y (NAND3X2MTR)                                   0.072      1.303 f
  U4720/Y (BUFX4MTR)                                     0.099      1.402 f
  U7017/Y (NAND2X2MTR)                                   0.034      1.436 r
  U7865/Y (CLKNAND2X2MTR)                                0.038      1.474 f
  U0_BANK_TOP/vACC_0_reg_2__12_/D (DFFRHQX1MTR)          0.000      1.474 f
  data arrival time                                                 1.474

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_2__12_/CK (DFFRHQX1MTR)         0.000      1.600 r
  library setup time                                    -0.119      1.481
  data required time                                                1.481
  --------------------------------------------------------------------------
  data required time                                                1.481
  data arrival time                                                -1.474
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U1666/Y (INVX12MTR)                                    0.037      0.174 f
  U1661/Y (NAND3X12MTR)                                  0.045      0.220 r
  U11998/Y (INVX10MTR)                                   0.038      0.258 f
  U1620/Y (INVX12MTR)                                    0.036      0.294 r
  U1352/Y (INVX6MTR)                                     0.032      0.326 f
  U10863/Y (AOI22X1MTR)                                  0.080      0.405 r
  U1185/Y (NAND3X2MTR)                                   0.082      0.487 f
  U5586/Y (CLKNAND2X2MTR)                                0.051      0.539 r
  U5546/Y (NAND2X2MTR)                                   0.072      0.611 f
  U6043/Y (INVX2MTR)                                     0.057      0.667 r
  U6007/Y (NAND2X4MTR)                                   0.050      0.717 f
  U5442/Y (CLKNAND2X2MTR)                                0.042      0.759 r
  U778/Y (NAND2X2MTR)                                    0.047      0.807 f
  U5374/Y (NAND2X2MTR)                                   0.049      0.856 r
  U14104/Y (NAND2X4MTR)                                  0.049      0.905 f
  U13732/Y (NAND2X4MTR)                                  0.046      0.951 r
  U1568/Y (NAND2X4MTR)                                   0.055      1.006 f
  U6402/Y (AOI21X2MTR)                                   0.086      1.091 r
  U5761/Y (XNOR2X1MTR)                                   0.102      1.193 r
  U6361/Y (NOR2X4MTR)                                    0.053      1.246 f
  U10167/Y (NOR2X6MTR)                                   0.092      1.338 r
  U156/Y (MXI2X6MTR)                                     0.068      1.406 f
  U7012/Y (INVX4MTR)                                     0.043      1.449 r
  U17938/Y (OAI22X2MTR)                                  0.042      1.491 f
  U0_BANK_TOP/vACC_2_reg_3__4_/D (DFFRHQX4MTR)           0.000      1.491 f
  data arrival time                                                 1.491

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_3__4_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.102      1.498
  data required time                                                1.498
  --------------------------------------------------------------------------
  data required time                                                1.498
  data arrival time                                                -1.491
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.133      0.133 r
  U8684/Y (INVX5MTR)                                     0.041      0.175 f
  U7425/Y (NAND2X1MTR)                                   0.038      0.213 r
  U1792/Y (INVX2MTR)                                     0.032      0.245 f
  U1794/Y (INVX2MTR)                                     0.054      0.298 r
  U13044/Y (OAI22X1MTR)                                  0.086      0.384 f
  U11951/Y (NOR2X1MTR)                                   0.072      0.457 r
  U11614/Y (CLKAND2X2MTR)                                0.103      0.559 r
  U1065/Y (NAND2X2MTR)                                   0.067      0.626 f
  U3048/Y (INVX2MTR)                                     0.046      0.672 r
  U2168/Y (NAND2X2MTR)                                   0.051      0.723 f
  U1662/Y (NAND2X2MTR)                                   0.043      0.767 r
  U11256/Y (NAND2X2MTR)                                  0.055      0.822 f
  U12006/Y (OAI2BB1X4MTR)                                0.101      0.922 f
  U11329/Y (NAND2X4MTR)                                  0.046      0.969 r
  U8047/Y (NAND2X6MTR)                                   0.060      1.029 f
  U10908/Y (OAI2BB1X4MTR)                                0.087      1.116 f
  U11448/Y (XNOR2X2MTR)                                  0.073      1.189 f
  U11374/Y (NOR2X4MTR)                                   0.069      1.258 r
  U158/Y (NAND2BX4MTR)                                   0.087      1.345 r
  U1486/Y (OAI2BB2X4MTR)                                 0.056      1.401 f
  U7027/Y (OAI22X2MTR)                                   0.062      1.463 r
  U0_BANK_TOP/vACC_2_reg_4__6_/D (DFFRHQX2MTR)           0.000      1.463 r
  data arrival time                                                 1.463

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_4__6_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.130      1.470
  data required time                                                1.470
  --------------------------------------------------------------------------
  data required time                                                1.470
  data arrival time                                                -1.463
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/detect_pos_edge_reg_6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U12245/Y (NAND3X12MTR)                                 0.098      0.249 f
  U12144/Y (INVX20MTR)                                   0.054      0.302 r
  U1723/Y (INVX12MTR)                                    0.031      0.333 f
  U598/Y (INVX8MTR)                                      0.036      0.369 r
  U1291/Y (BUFX8MTR)                                     0.072      0.442 r
  U1888/Y (CLKNAND2X2MTR)                                0.051      0.493 f
  U2643/Y (NAND4X4MTR)                                   0.046      0.538 r
  U918/Y (AND2X4MTR)                                     0.106      0.645 r
  U8724/Y (NOR2X1MTR)                                    0.066      0.710 f
  U3948/Y (NOR2X2MTR)                                    0.108      0.818 r
  U2904/Y (NAND2X2MTR)                                   0.094      0.912 f
  U493/Y (NOR2X2MTR)                                     0.082      0.994 r
  U6441/Y (CLKNAND2X2MTR)                                0.058      1.052 f
  U7162/Y (NAND2X4MTR)                                   0.052      1.104 r
  U2223/Y (NAND2X4MTR)                                   0.049      1.154 f
  U1608/Y (NAND3X6MTR)                                   0.062      1.216 r
  U5746/Y (NAND2X2MTR)                                   0.046      1.262 f
  U16225/Y (NAND2X2MTR)                                  0.045      1.307 r
  U7064/Y (INVX3MTR)                                     0.043      1.350 f
  U17677/Y (NOR4X1MTR)                                   0.087      1.437 r
  U0_BANK_TOP/detect_pos_edge_reg_6_/D (DFFRHQX1MTR)     0.000      1.437 r
  data arrival time                                                 1.437

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/detect_pos_edge_reg_6_/CK (DFFRHQX1MTR)    0.000      1.600 r
  library setup time                                    -0.157      1.443
  data required time                                                1.443
  --------------------------------------------------------------------------
  data required time                                                1.443
  data arrival time                                                -1.437
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_434_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U1237/Y (CLKNAND2X12MTR)                               0.034      0.297 r
  U8896/Y (NAND2X8MTR)                                   0.038      0.335 f
  U1095/Y (BUFX6MTR)                                     0.080      0.415 f
  U1053/Y (BUFX4MTR)                                     0.089      0.504 f
  U10474/Y (AOI22X2MTR)                                  0.104      0.608 r
  U17457/Y (OAI211X4MTR)                                 0.110      0.719 f
  U376/Y (NOR2BX2MTR)                                    0.110      0.829 r
  U11298/Y (NAND3BX4MTR)                                 0.095      0.923 f
  U16259/Y (NOR2X8MTR)                                   0.078      1.002 r
  U17817/Y (NAND2X2MTR)                                  0.080      1.082 f
  U266/Y (NOR2X4MTR)                                     0.082      1.164 r
  U6457/Y (NAND2X2MTR)                                   0.053      1.217 f
  U6407/Y (OAI211X2MTR)                                  0.046      1.263 r
  U7966/Y (AOI211X1MTR)                                  0.081      1.344 f
  U14995/Y (NOR2X1MTR)                                   0.072      1.417 r
  PIM_result_reg_434_/D (DFFRQX1MTR)                     0.000      1.417 r
  data arrival time                                                 1.417

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_434_/CK (DFFRQX1MTR)                    0.000      1.600 r
  library setup time                                    -0.177      1.423
  data required time                                                1.423
  --------------------------------------------------------------------------
  data required time                                                1.423
  data arrival time                                                -1.417
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_178_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U1237/Y (CLKNAND2X12MTR)                               0.034      0.297 r
  U8896/Y (NAND2X8MTR)                                   0.038      0.335 f
  U1095/Y (BUFX6MTR)                                     0.080      0.415 f
  U1053/Y (BUFX4MTR)                                     0.089      0.504 f
  U10474/Y (AOI22X2MTR)                                  0.104      0.608 r
  U17457/Y (OAI211X4MTR)                                 0.110      0.719 f
  U376/Y (NOR2BX2MTR)                                    0.110      0.829 r
  U11298/Y (NAND3BX4MTR)                                 0.095      0.923 f
  U16259/Y (NOR2X8MTR)                                   0.078      1.002 r
  U17817/Y (NAND2X2MTR)                                  0.080      1.082 f
  U266/Y (NOR2X4MTR)                                     0.082      1.164 r
  U6457/Y (NAND2X2MTR)                                   0.053      1.217 f
  U6407/Y (OAI211X2MTR)                                  0.046      1.263 r
  U7966/Y (AOI211X1MTR)                                  0.081      1.344 f
  U14396/Y (NOR2X1MTR)                                   0.072      1.417 r
  PIM_result_reg_178_/D (DFFRQX1MTR)                     0.000      1.417 r
  data arrival time                                                 1.417

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_178_/CK (DFFRQX1MTR)                    0.000      1.600 r
  library setup time                                    -0.177      1.423
  data required time                                                1.423
  --------------------------------------------------------------------------
  data required time                                                1.423
  data arrival time                                                -1.417
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1710/Y (NAND3X8MTR)                                   0.112      0.263 f
  U1684/Y (INVX4MTR)                                     0.076      0.339 r
  U1683/Y (INVX6MTR)                                     0.045      0.384 f
  U11359/Y (NOR2X3MTR)                                   0.049      0.433 r
  U4154/Y (AOI21X2MTR)                                   0.033      0.466 f
  U4102/Y (NAND3X2MTR)                                   0.049      0.516 r
  U5590/Y (AND2X2MTR)                                    0.118      0.634 r
  U5553/Y (NOR2X2MTR)                                    0.051      0.685 f
  U2086/Y (NAND2BX2MTR)                                  0.126      0.811 f
  U2085/Y (INVX2MTR)                                     0.051      0.862 r
  U603/Y (NAND2X2MTR)                                    0.051      0.913 f
  U4815/Y (NOR2X1MTR)                                    0.090      1.004 r
  U1602/Y (NAND2X4MTR)                                   0.057      1.061 f
  U413/Y (CLKNAND2X4MTR)                                 0.042      1.102 r
  U1471/Y (NAND2X4MTR)                                   0.048      1.150 f
  U1405/Y (NAND3X8MTR)                                   0.049      1.199 r
  U1425/Y (INVX6MTR)                                     0.034      1.233 f
  U207/Y (NOR2X4MTR)                                     0.075      1.309 r
  U11069/Y (INVX4MTR)                                    0.036      1.345 f
  U93/Y (OAI21X4MTR)                                     0.041      1.385 r
  U10696/Y (OAI21X1MTR)                                  0.079      1.465 f
  U0_BANK_TOP/vACC_3_reg_5__19_/D (DFFRHQX1MTR)          0.000      1.465 f
  data arrival time                                                 1.465

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_5__19_/CK (DFFRHQX1MTR)         0.000      1.600 r
  library setup time                                    -0.129      1.471
  data required time                                                1.471
  --------------------------------------------------------------------------
  data required time                                                1.471
  data arrival time                                                -1.465
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_284_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U1156/Y (CLKNAND2X8MTR)                                0.061      0.355 f
  U4581/Y (INVX8MTR)                                     0.046      0.401 r
  U3070/Y (INVX2MTR)                                     0.051      0.452 f
  U3531/Y (BUFX4MTR)                                     0.095      0.547 f
  U3510/Y (AOI22X2MTR)                                   0.088      0.635 r
  U4469/Y (OAI211X4MTR)                                  0.114      0.749 f
  U8285/Y (NOR2X2MTR)                                    0.102      0.851 r
  U17624/Y (NAND4X4MTR)                                  0.096      0.947 f
  U3813/Y (NOR2X2MTR)                                    0.136      1.083 r
  U17633/Y (AOI211X4MTR)                                 0.057      1.140 f
  U8058/Y (NAND3X2MTR)                                   0.063      1.203 r
  U176/Y (INVX2MTR)                                      0.049      1.252 f
  U15755/Y (INVX2MTR)                                    0.050      1.301 r
  U15378/Y (AOI211X4MTR)                                 0.061      1.362 f
  U18090/Y (NOR2X2MTR)                                   0.059      1.421 r
  PIM_result_reg_284_/D (DFFRQX4MTR)                     0.000      1.421 r
  data arrival time                                                 1.421

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_284_/CK (DFFRQX4MTR)                    0.000      1.600 r
  library setup time                                    -0.172      1.428
  data required time                                                1.428
  --------------------------------------------------------------------------
  data required time                                                1.428
  data arrival time                                                -1.421
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U1666/Y (INVX12MTR)                                    0.037      0.174 f
  U1661/Y (NAND3X12MTR)                                  0.045      0.220 r
  U11998/Y (INVX10MTR)                                   0.038      0.258 f
  U1620/Y (INVX12MTR)                                    0.036      0.294 r
  U1352/Y (INVX6MTR)                                     0.032      0.326 f
  U10863/Y (AOI22X1MTR)                                  0.080      0.405 r
  U1185/Y (NAND3X2MTR)                                   0.082      0.487 f
  U5586/Y (CLKNAND2X2MTR)                                0.051      0.539 r
  U5546/Y (NAND2X2MTR)                                   0.072      0.611 f
  U6043/Y (INVX2MTR)                                     0.057      0.667 r
  U6007/Y (NAND2X4MTR)                                   0.050      0.717 f
  U5442/Y (CLKNAND2X2MTR)                                0.042      0.759 r
  U778/Y (NAND2X2MTR)                                    0.047      0.807 f
  U5374/Y (NAND2X2MTR)                                   0.049      0.856 r
  U14104/Y (NAND2X4MTR)                                  0.049      0.905 f
  U13732/Y (NAND2X4MTR)                                  0.046      0.951 r
  U1568/Y (NAND2X4MTR)                                   0.055      1.006 f
  U6402/Y (AOI21X2MTR)                                   0.086      1.091 r
  U5761/Y (XNOR2X1MTR)                                   0.102      1.193 r
  U6361/Y (NOR2X4MTR)                                    0.053      1.246 f
  U10167/Y (NOR2X6MTR)                                   0.092      1.338 r
  U156/Y (MXI2X6MTR)                                     0.068      1.406 f
  U7012/Y (INVX4MTR)                                     0.043      1.449 r
  U14799/Y (OAI22X2MTR)                                  0.042      1.491 f
  U0_BANK_TOP/vACC_1_reg_3__4_/D (DFFRHQX4MTR)           0.000      1.491 f
  data arrival time                                                 1.491

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_3__4_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.102      1.498
  data required time                                                1.498
  --------------------------------------------------------------------------
  data required time                                                1.498
  data arrival time                                                -1.491
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U1666/Y (INVX12MTR)                                    0.037      0.174 f
  U1661/Y (NAND3X12MTR)                                  0.045      0.220 r
  U11998/Y (INVX10MTR)                                   0.038      0.258 f
  U1620/Y (INVX12MTR)                                    0.036      0.294 r
  U1352/Y (INVX6MTR)                                     0.032      0.326 f
  U10863/Y (AOI22X1MTR)                                  0.080      0.405 r
  U1185/Y (NAND3X2MTR)                                   0.082      0.487 f
  U5586/Y (CLKNAND2X2MTR)                                0.051      0.539 r
  U5546/Y (NAND2X2MTR)                                   0.072      0.611 f
  U6043/Y (INVX2MTR)                                     0.057      0.667 r
  U6007/Y (NAND2X4MTR)                                   0.050      0.717 f
  U5442/Y (CLKNAND2X2MTR)                                0.042      0.759 r
  U778/Y (NAND2X2MTR)                                    0.047      0.807 f
  U5374/Y (NAND2X2MTR)                                   0.049      0.856 r
  U14104/Y (NAND2X4MTR)                                  0.049      0.905 f
  U13732/Y (NAND2X4MTR)                                  0.046      0.951 r
  U1568/Y (NAND2X4MTR)                                   0.055      1.006 f
  U6402/Y (AOI21X2MTR)                                   0.086      1.091 r
  U5761/Y (XNOR2X1MTR)                                   0.102      1.193 r
  U6361/Y (NOR2X4MTR)                                    0.053      1.246 f
  U10167/Y (NOR2X6MTR)                                   0.092      1.338 r
  U156/Y (MXI2X6MTR)                                     0.068      1.406 f
  U7012/Y (INVX4MTR)                                     0.043      1.449 r
  U17937/Y (OAI22X2MTR)                                  0.042      1.491 f
  U0_BANK_TOP/vACC_3_reg_3__4_/D (DFFRHQX4MTR)           0.000      1.491 f
  data arrival time                                                 1.491

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_3__4_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.102      1.498
  data required time                                                1.498
  --------------------------------------------------------------------------
  data required time                                                1.498
  data arrival time                                                -1.491
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_245_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U1237/Y (CLKNAND2X12MTR)                               0.034      0.297 r
  U9688/Y (NAND2X8MTR)                                   0.053      0.350 f
  U15600/Y (INVX4MTR)                                    0.050      0.400 r
  U1810/Y (INVX4MTR)                                     0.042      0.442 f
  U11697/Y (AOI22X2MTR)                                  0.101      0.543 r
  U11994/Y (OAI211X4MTR)                                 0.084      0.628 f
  U11698/Y (NOR2X4MTR)                                   0.073      0.701 r
  U658/Y (INVX2MTR)                                      0.047      0.748 f
  U10445/Y (NOR2X4MTR)                                   0.065      0.814 r
  U17578/Y (NAND3X4MTR)                                  0.080      0.894 f
  U3295/Y (NOR2X6MTR)                                    0.086      0.980 r
  U417/Y (INVX2MTR)                                      0.046      1.026 f
  U17580/Y (NOR2X4MTR)                                   0.085      1.111 r
  U16190/Y (INVX4MTR)                                    0.045      1.156 f
  U13777/Y (OAI22X1MTR)                                  0.062      1.219 r
  U10477/Y (AOI211X2MTR)                                 0.048      1.267 f
  U10967/Y (OAI211X2MTR)                                 0.050      1.317 r
  U14284/Y (NOR2X2MTR)                                   0.060      1.377 f
  U15079/Y (NOR2X1MTR)                                   0.051      1.428 r
  PIM_result_reg_245_/D (DFFRQX2MTR)                     0.000      1.428 r
  data arrival time                                                 1.428

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_245_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.166      1.434
  data required time                                                1.434
  --------------------------------------------------------------------------
  data required time                                                1.434
  data arrival time                                                -1.428
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_501_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U1237/Y (CLKNAND2X12MTR)                               0.034      0.297 r
  U9688/Y (NAND2X8MTR)                                   0.053      0.350 f
  U15600/Y (INVX4MTR)                                    0.050      0.400 r
  U1810/Y (INVX4MTR)                                     0.042      0.442 f
  U11697/Y (AOI22X2MTR)                                  0.101      0.543 r
  U11994/Y (OAI211X4MTR)                                 0.084      0.628 f
  U11698/Y (NOR2X4MTR)                                   0.073      0.701 r
  U658/Y (INVX2MTR)                                      0.047      0.748 f
  U10445/Y (NOR2X4MTR)                                   0.065      0.814 r
  U17578/Y (NAND3X4MTR)                                  0.080      0.894 f
  U3295/Y (NOR2X6MTR)                                    0.086      0.980 r
  U417/Y (INVX2MTR)                                      0.046      1.026 f
  U17580/Y (NOR2X4MTR)                                   0.085      1.111 r
  U16190/Y (INVX4MTR)                                    0.045      1.156 f
  U13777/Y (OAI22X1MTR)                                  0.062      1.219 r
  U10477/Y (AOI211X2MTR)                                 0.048      1.267 f
  U10967/Y (OAI211X2MTR)                                 0.050      1.317 r
  U14284/Y (NOR2X2MTR)                                   0.060      1.377 f
  U14967/Y (NOR2X1MTR)                                   0.051      1.428 r
  PIM_result_reg_501_/D (DFFRQX2MTR)                     0.000      1.428 r
  data arrival time                                                 1.428

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_501_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.166      1.434
  data required time                                                1.434
  --------------------------------------------------------------------------
  data required time                                                1.434
  data arrival time                                                -1.428
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_117_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U1237/Y (CLKNAND2X12MTR)                               0.034      0.297 r
  U9688/Y (NAND2X8MTR)                                   0.053      0.350 f
  U15600/Y (INVX4MTR)                                    0.050      0.400 r
  U1810/Y (INVX4MTR)                                     0.042      0.442 f
  U11697/Y (AOI22X2MTR)                                  0.101      0.543 r
  U11994/Y (OAI211X4MTR)                                 0.084      0.628 f
  U11698/Y (NOR2X4MTR)                                   0.073      0.701 r
  U658/Y (INVX2MTR)                                      0.047      0.748 f
  U10445/Y (NOR2X4MTR)                                   0.065      0.814 r
  U17578/Y (NAND3X4MTR)                                  0.080      0.894 f
  U3295/Y (NOR2X6MTR)                                    0.086      0.980 r
  U417/Y (INVX2MTR)                                      0.046      1.026 f
  U17580/Y (NOR2X4MTR)                                   0.085      1.111 r
  U16190/Y (INVX4MTR)                                    0.045      1.156 f
  U13777/Y (OAI22X1MTR)                                  0.062      1.219 r
  U10477/Y (AOI211X2MTR)                                 0.048      1.267 f
  U10967/Y (OAI211X2MTR)                                 0.050      1.317 r
  U14284/Y (NOR2X2MTR)                                   0.060      1.377 f
  U14569/Y (NOR2X1MTR)                                   0.051      1.428 r
  PIM_result_reg_117_/D (DFFRQX2MTR)                     0.000      1.428 r
  data arrival time                                                 1.428

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_117_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.166      1.434
  data required time                                                1.434
  --------------------------------------------------------------------------
  data required time                                                1.434
  data arrival time                                                -1.428
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_373_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U1237/Y (CLKNAND2X12MTR)                               0.034      0.297 r
  U9688/Y (NAND2X8MTR)                                   0.053      0.350 f
  U15600/Y (INVX4MTR)                                    0.050      0.400 r
  U1810/Y (INVX4MTR)                                     0.042      0.442 f
  U11697/Y (AOI22X2MTR)                                  0.101      0.543 r
  U11994/Y (OAI211X4MTR)                                 0.084      0.628 f
  U11698/Y (NOR2X4MTR)                                   0.073      0.701 r
  U658/Y (INVX2MTR)                                      0.047      0.748 f
  U10445/Y (NOR2X4MTR)                                   0.065      0.814 r
  U17578/Y (NAND3X4MTR)                                  0.080      0.894 f
  U3295/Y (NOR2X6MTR)                                    0.086      0.980 r
  U417/Y (INVX2MTR)                                      0.046      1.026 f
  U17580/Y (NOR2X4MTR)                                   0.085      1.111 r
  U16190/Y (INVX4MTR)                                    0.045      1.156 f
  U13777/Y (OAI22X1MTR)                                  0.062      1.219 r
  U10477/Y (AOI211X2MTR)                                 0.048      1.267 f
  U10967/Y (OAI211X2MTR)                                 0.050      1.317 r
  U14284/Y (NOR2X2MTR)                                   0.060      1.377 f
  U15025/Y (NOR2X1MTR)                                   0.051      1.428 r
  PIM_result_reg_373_/D (DFFRQX2MTR)                     0.000      1.428 r
  data arrival time                                                 1.428

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_373_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.166      1.434
  data required time                                                1.434
  --------------------------------------------------------------------------
  data required time                                                1.434
  data arrival time                                                -1.428
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_44_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U1237/Y (CLKNAND2X12MTR)                               0.034      0.297 r
  U9688/Y (NAND2X8MTR)                                   0.053      0.350 f
  U1882/Y (BUFX6MTR)                                     0.091      0.441 f
  U15257/Y (INVX4MTR)                                    0.048      0.489 r
  U15588/Y (OAI21X2MTR)                                  0.056      0.545 f
  U9469/Y (NOR2X3MTR)                                    0.119      0.664 r
  U9663/Y (NAND2X4MTR)                                   0.081      0.745 f
  U15441/Y (NAND3BX4MTR)                                 0.107      0.852 f
  U17521/Y (NOR2X4MTR)                                   0.079      0.931 r
  U6483/Y (INVX2MTR)                                     0.041      0.972 f
  U8068/Y (NOR2X4MTR)                                    0.059      1.031 r
  U7169/Y (NAND2X2MTR)                                   0.067      1.098 f
  U4270/Y (CLKNAND2X2MTR)                                0.050      1.148 r
  U4788/Y (INVX1MTR)                                     0.048      1.196 f
  U13647/Y (NAND3X4MTR)                                  0.051      1.247 r
  U14199/Y (OAI2B1X2MTR)                                 0.056      1.303 f
  U4235/Y (AND3X2MTR)                                    0.113      1.416 f
  U14589/Y (NOR2X1MTR)                                   0.055      1.471 r
  PIM_result_reg_44_/D (DFFRHQX2MTR)                     0.000      1.471 r
  data arrival time                                                 1.471

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_44_/CK (DFFRHQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.122      1.478
  data required time                                                1.478
  --------------------------------------------------------------------------
  data required time                                                1.478
  data arrival time                                                -1.471
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.142      0.142 r
  U8955/Y (INVX12MTR)                                    0.036      0.178 f
  U1710/Y (NAND3X8MTR)                                   0.053      0.231 r
  U1684/Y (INVX4MTR)                                     0.053      0.285 f
  U1683/Y (INVX6MTR)                                     0.049      0.333 r
  U11359/Y (NOR2X3MTR)                                   0.028      0.361 f
  U4154/Y (AOI21X2MTR)                                   0.061      0.422 r
  U4102/Y (NAND3X2MTR)                                   0.074      0.496 f
  U5590/Y (AND2X2MTR)                                    0.117      0.613 f
  U4531/Y (NAND2BX2MTR)                                  0.139      0.752 f
  U1573/Y (OAI21X2MTR)                                   0.135      0.887 r
  U3865/Y (INVX1MTR)                                     0.058      0.945 f
  U8124/Y (OAI21X2MTR)                                   0.087      1.033 r
  U7249/Y (AOI21X2MTR)                                   0.047      1.079 f
  U1432/Y (CLKNAND2X4MTR)                                0.058      1.138 r
  U1405/Y (NAND3X8MTR)                                   0.076      1.214 f
  U1425/Y (INVX6MTR)                                     0.052      1.266 r
  U207/Y (NOR2X4MTR)                                     0.039      1.305 f
  U11128/Y (XNOR2X8MTR)                                  0.074      1.379 f
  U73/Y (OAI22X2MTR)                                     0.063      1.442 r
  U0_BANK_TOP/vACC_2_reg_5__20_/D (DFFRHQX1MTR)          0.000      1.442 r
  data arrival time                                                 1.442

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_5__20_/CK (DFFRHQX1MTR)         0.000      1.600 r
  library setup time                                    -0.151      1.449
  data required time                                                1.449
  --------------------------------------------------------------------------
  data required time                                                1.449
  data arrival time                                                -1.442
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U1026/Y (INVX12MTR)                                    0.031      0.144 r
  U10636/Y (CLKNAND2X16MTR)                              0.044      0.188 f
  U11009/Y (CLKNAND2X16MTR)                              0.039      0.227 r
  U10709/Y (NAND2X12MTR)                                 0.042      0.269 f
  U2141/Y (INVX20MTR)                                    0.047      0.316 r
  U10996/Y (INVX20MTR)                                   0.043      0.359 f
  U10462/Y (BUFX14MTR)                                   0.072      0.431 f
  U8476/Y (INVX8MTR)                                     0.027      0.458 r
  U1293/Y (NAND3X3MTR)                                   0.059      0.518 f
  U10429/Y (XNOR2X2MTR)                                  0.091      0.609 r
  U11724/Y (XNOR2X2MTR)                                  0.104      0.712 r
  U3921/Y (OAI21X2MTR)                                   0.067      0.779 f
  U286/Y (OAI2BB1X2MTR)                                  0.061      0.841 r
  U10428/Y (XNOR2X2MTR)                                  0.107      0.948 r
  U2139/Y (XNOR2X2MTR)                                   0.076      1.024 f
  U7841/Y (NOR2X3MTR)                                    0.095      1.120 r
  U10425/Y (OAI21X6MTR)                                  0.078      1.197 f
  U14256/Y (INVX2MTR)                                    0.046      1.243 r
  U16938/Y (XOR2X1MTR)                                   0.099      1.342 r
  U16939/Y (NOR2BX2MTR)                                  0.105      1.448 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_5_/D (DFFRHQX1MTR)
                                                         0.000      1.448 r
  data arrival time                                                 1.448

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_5_/CK (DFFRHQX1MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.145      1.455
  data required time                                                1.455
  --------------------------------------------------------------------------
  data required time                                                1.455
  data arrival time                                                -1.448
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_300_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U1237/Y (CLKNAND2X12MTR)                               0.034      0.297 r
  U9688/Y (NAND2X8MTR)                                   0.053      0.350 f
  U1882/Y (BUFX6MTR)                                     0.091      0.441 f
  U15257/Y (INVX4MTR)                                    0.048      0.489 r
  U15588/Y (OAI21X2MTR)                                  0.056      0.545 f
  U9469/Y (NOR2X3MTR)                                    0.119      0.664 r
  U9663/Y (NAND2X4MTR)                                   0.081      0.745 f
  U15441/Y (NAND3BX4MTR)                                 0.107      0.852 f
  U17521/Y (NOR2X4MTR)                                   0.079      0.931 r
  U6483/Y (INVX2MTR)                                     0.041      0.972 f
  U8068/Y (NOR2X4MTR)                                    0.059      1.031 r
  U7169/Y (NAND2X2MTR)                                   0.067      1.098 f
  U4270/Y (CLKNAND2X2MTR)                                0.050      1.148 r
  U4788/Y (INVX1MTR)                                     0.048      1.196 f
  U13647/Y (NAND3X4MTR)                                  0.051      1.247 r
  U14199/Y (OAI2B1X2MTR)                                 0.056      1.303 f
  U4235/Y (AND3X2MTR)                                    0.113      1.416 f
  U14525/Y (NOR2X1MTR)                                   0.055      1.471 r
  PIM_result_reg_300_/D (DFFRHQX2MTR)                    0.000      1.471 r
  data arrival time                                                 1.471

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_300_/CK (DFFRHQX2MTR)                   0.000      1.600 r
  library setup time                                    -0.122      1.478
  data required time                                                1.478
  --------------------------------------------------------------------------
  data required time                                                1.478
  data arrival time                                                -1.471
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_428_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U1237/Y (CLKNAND2X12MTR)                               0.034      0.297 r
  U9688/Y (NAND2X8MTR)                                   0.053      0.350 f
  U1882/Y (BUFX6MTR)                                     0.091      0.441 f
  U15257/Y (INVX4MTR)                                    0.048      0.489 r
  U15588/Y (OAI21X2MTR)                                  0.056      0.545 f
  U9469/Y (NOR2X3MTR)                                    0.119      0.664 r
  U9663/Y (NAND2X4MTR)                                   0.081      0.745 f
  U15441/Y (NAND3BX4MTR)                                 0.107      0.852 f
  U17521/Y (NOR2X4MTR)                                   0.079      0.931 r
  U6483/Y (INVX2MTR)                                     0.041      0.972 f
  U8068/Y (NOR2X4MTR)                                    0.059      1.031 r
  U7169/Y (NAND2X2MTR)                                   0.067      1.098 f
  U4270/Y (CLKNAND2X2MTR)                                0.050      1.148 r
  U4788/Y (INVX1MTR)                                     0.048      1.196 f
  U13647/Y (NAND3X4MTR)                                  0.051      1.247 r
  U14199/Y (OAI2B1X2MTR)                                 0.056      1.303 f
  U4235/Y (AND3X2MTR)                                    0.113      1.416 f
  U14587/Y (NOR2X1MTR)                                   0.055      1.471 r
  PIM_result_reg_428_/D (DFFRHQX2MTR)                    0.000      1.471 r
  data arrival time                                                 1.471

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_428_/CK (DFFRHQX2MTR)                   0.000      1.600 r
  library setup time                                    -0.122      1.478
  data required time                                                1.478
  --------------------------------------------------------------------------
  data required time                                                1.478
  data arrival time                                                -1.471
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.142      0.142 r
  U8955/Y (INVX12MTR)                                    0.036      0.178 f
  U1710/Y (NAND3X8MTR)                                   0.053      0.231 r
  U1684/Y (INVX4MTR)                                     0.053      0.285 f
  U1683/Y (INVX6MTR)                                     0.049      0.333 r
  U11359/Y (NOR2X3MTR)                                   0.028      0.361 f
  U4154/Y (AOI21X2MTR)                                   0.061      0.422 r
  U4102/Y (NAND3X2MTR)                                   0.074      0.496 f
  U5590/Y (AND2X2MTR)                                    0.117      0.613 f
  U4531/Y (NAND2BX2MTR)                                  0.139      0.752 f
  U1573/Y (OAI21X2MTR)                                   0.135      0.887 r
  U3865/Y (INVX1MTR)                                     0.058      0.945 f
  U8124/Y (OAI21X2MTR)                                   0.087      1.033 r
  U7249/Y (AOI21X2MTR)                                   0.047      1.079 f
  U1432/Y (CLKNAND2X4MTR)                                0.058      1.138 r
  U1405/Y (NAND3X8MTR)                                   0.076      1.214 f
  U1425/Y (INVX6MTR)                                     0.052      1.266 r
  U207/Y (NOR2X4MTR)                                     0.039      1.305 f
  U11128/Y (XNOR2X8MTR)                                  0.074      1.379 f
  U75/Y (OAI22X2MTR)                                     0.063      1.442 r
  U0_BANK_TOP/vACC_3_reg_5__20_/D (DFFRHQX1MTR)          0.000      1.442 r
  data arrival time                                                 1.442

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_5__20_/CK (DFFRHQX1MTR)         0.000      1.600 r
  library setup time                                    -0.151      1.449
  data required time                                                1.449
  --------------------------------------------------------------------------
  data required time                                                1.449
  data arrival time                                                -1.442
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.142      0.142 r
  U8955/Y (INVX12MTR)                                    0.036      0.178 f
  U1710/Y (NAND3X8MTR)                                   0.053      0.231 r
  U1684/Y (INVX4MTR)                                     0.053      0.285 f
  U1683/Y (INVX6MTR)                                     0.049      0.333 r
  U11359/Y (NOR2X3MTR)                                   0.028      0.361 f
  U4154/Y (AOI21X2MTR)                                   0.061      0.422 r
  U4102/Y (NAND3X2MTR)                                   0.074      0.496 f
  U5590/Y (AND2X2MTR)                                    0.117      0.613 f
  U4531/Y (NAND2BX2MTR)                                  0.139      0.752 f
  U1573/Y (OAI21X2MTR)                                   0.135      0.887 r
  U3865/Y (INVX1MTR)                                     0.058      0.945 f
  U8124/Y (OAI21X2MTR)                                   0.087      1.033 r
  U7249/Y (AOI21X2MTR)                                   0.047      1.079 f
  U1432/Y (CLKNAND2X4MTR)                                0.058      1.138 r
  U1405/Y (NAND3X8MTR)                                   0.076      1.214 f
  U1425/Y (INVX6MTR)                                     0.052      1.266 r
  U207/Y (NOR2X4MTR)                                     0.039      1.305 f
  U11128/Y (XNOR2X8MTR)                                  0.074      1.379 f
  U74/Y (OAI22X2MTR)                                     0.063      1.442 r
  U0_BANK_TOP/vACC_0_reg_5__20_/D (DFFRHQX1MTR)          0.000      1.442 r
  data arrival time                                                 1.442

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_5__20_/CK (DFFRHQX1MTR)         0.000      1.600 r
  library setup time                                    -0.151      1.449
  data required time                                                1.449
  --------------------------------------------------------------------------
  data required time                                                1.449
  data arrival time                                                -1.442
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.133      0.133 r
  U8684/Y (INVX5MTR)                                     0.041      0.175 f
  U7425/Y (NAND2X1MTR)                                   0.038      0.213 r
  U1792/Y (INVX2MTR)                                     0.032      0.245 f
  U1794/Y (INVX2MTR)                                     0.054      0.298 r
  U13044/Y (OAI22X1MTR)                                  0.086      0.384 f
  U11951/Y (NOR2X1MTR)                                   0.072      0.457 r
  U11614/Y (CLKAND2X2MTR)                                0.103      0.559 r
  U1065/Y (NAND2X2MTR)                                   0.067      0.626 f
  U3048/Y (INVX2MTR)                                     0.046      0.672 r
  U2168/Y (NAND2X2MTR)                                   0.051      0.723 f
  U1662/Y (NAND2X2MTR)                                   0.043      0.767 r
  U11256/Y (NAND2X2MTR)                                  0.055      0.822 f
  U12006/Y (OAI2BB1X4MTR)                                0.101      0.922 f
  U11329/Y (NAND2X4MTR)                                  0.046      0.969 r
  U8047/Y (NAND2X6MTR)                                   0.060      1.029 f
  U10908/Y (OAI2BB1X4MTR)                                0.087      1.116 f
  U11448/Y (XNOR2X2MTR)                                  0.073      1.189 f
  U11374/Y (NOR2X4MTR)                                   0.069      1.258 r
  U158/Y (NAND2BX4MTR)                                   0.087      1.345 r
  U1486/Y (OAI2BB2X4MTR)                                 0.056      1.401 f
  U7884/Y (OAI22X2MTR)                                   0.062      1.463 r
  U0_BANK_TOP/vACC_3_reg_4__6_/D (DFFRHQX2MTR)           0.000      1.463 r
  data arrival time                                                 1.463

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_4__6_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.130      1.470
  data required time                                                1.470
  --------------------------------------------------------------------------
  data required time                                                1.470
  data arrival time                                                -1.463
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_484_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.112      0.112 r
  U1944/Y (INVX4MTR)                                     0.040      0.152 f
  U2740/Y (NOR2X5MTR)                                    0.075      0.227 r
  U1218/Y (NAND3X8MTR)                                   0.103      0.330 f
  U8896/Y (NAND2X8MTR)                                   0.058      0.387 r
  U1095/Y (BUFX6MTR)                                     0.082      0.469 r
  U550/Y (BUFX5MTR)                                      0.087      0.556 r
  U13235/Y (CLKNAND2X2MTR)                               0.045      0.601 f
  U8453/Y (NAND2X2MTR)                                   0.048      0.648 r
  U7459/Y (NOR2X4MTR)                                    0.037      0.685 f
  U17330/Y (NAND2X2MTR)                                  0.048      0.734 r
  U4669/Y (NOR2X1MTR)                                    0.075      0.809 f
  U17791/Y (NAND2X1MTR)                                  0.055      0.864 r
  U951/Y (OAI211X2MTR)                                   0.067      0.931 f
  U13518/Y (AOI21X1MTR)                                  0.075      1.006 r
  U7887/Y (OAI211X1MTR)                                  0.103      1.109 f
  U6299/Y (NAND4BX1MTR)                                  0.193      1.302 f
  U14184/Y (NOR2X2MTR)                                   0.137      1.439 r
  U14522/Y (NOR2X1MTR)                                   0.054      1.494 f
  PIM_result_reg_484_/D (DFFRHQX4MTR)                    0.000      1.494 f
  data arrival time                                                 1.494

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_484_/CK (DFFRHQX4MTR)                   0.000      1.600 r
  library setup time                                    -0.099      1.501
  data required time                                                1.501
  --------------------------------------------------------------------------
  data required time                                                1.501
  data arrival time                                                -1.494
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_228_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.112      0.112 r
  U1944/Y (INVX4MTR)                                     0.040      0.152 f
  U2740/Y (NOR2X5MTR)                                    0.075      0.227 r
  U1218/Y (NAND3X8MTR)                                   0.103      0.330 f
  U8896/Y (NAND2X8MTR)                                   0.058      0.387 r
  U1095/Y (BUFX6MTR)                                     0.082      0.469 r
  U550/Y (BUFX5MTR)                                      0.087      0.556 r
  U13235/Y (CLKNAND2X2MTR)                               0.045      0.601 f
  U8453/Y (NAND2X2MTR)                                   0.048      0.648 r
  U7459/Y (NOR2X4MTR)                                    0.037      0.685 f
  U17330/Y (NAND2X2MTR)                                  0.048      0.734 r
  U4669/Y (NOR2X1MTR)                                    0.075      0.809 f
  U17791/Y (NAND2X1MTR)                                  0.055      0.864 r
  U951/Y (OAI211X2MTR)                                   0.067      0.931 f
  U13518/Y (AOI21X1MTR)                                  0.075      1.006 r
  U7887/Y (OAI211X1MTR)                                  0.103      1.109 f
  U6299/Y (NAND4BX1MTR)                                  0.193      1.302 f
  U14184/Y (NOR2X2MTR)                                   0.137      1.439 r
  U14520/Y (NOR2X1MTR)                                   0.054      1.494 f
  PIM_result_reg_228_/D (DFFRHQX4MTR)                    0.000      1.494 f
  data arrival time                                                 1.494

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_228_/CK (DFFRHQX4MTR)                   0.000      1.600 r
  library setup time                                    -0.099      1.501
  data required time                                                1.501
  --------------------------------------------------------------------------
  data required time                                                1.501
  data arrival time                                                -1.494
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_100_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.112      0.112 r
  U1944/Y (INVX4MTR)                                     0.040      0.152 f
  U2740/Y (NOR2X5MTR)                                    0.075      0.227 r
  U1218/Y (NAND3X8MTR)                                   0.103      0.330 f
  U8896/Y (NAND2X8MTR)                                   0.058      0.387 r
  U1095/Y (BUFX6MTR)                                     0.082      0.469 r
  U550/Y (BUFX5MTR)                                      0.087      0.556 r
  U13235/Y (CLKNAND2X2MTR)                               0.045      0.601 f
  U8453/Y (NAND2X2MTR)                                   0.048      0.648 r
  U7459/Y (NOR2X4MTR)                                    0.037      0.685 f
  U17330/Y (NAND2X2MTR)                                  0.048      0.734 r
  U4669/Y (NOR2X1MTR)                                    0.075      0.809 f
  U17791/Y (NAND2X1MTR)                                  0.055      0.864 r
  U951/Y (OAI211X2MTR)                                   0.067      0.931 f
  U13518/Y (AOI21X1MTR)                                  0.075      1.006 r
  U7887/Y (OAI211X1MTR)                                  0.103      1.109 f
  U6299/Y (NAND4BX1MTR)                                  0.193      1.302 f
  U14184/Y (NOR2X2MTR)                                   0.137      1.439 r
  U14523/Y (NOR2X1MTR)                                   0.054      1.494 f
  PIM_result_reg_100_/D (DFFRHQX4MTR)                    0.000      1.494 f
  data arrival time                                                 1.494

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_100_/CK (DFFRHQX4MTR)                   0.000      1.600 r
  library setup time                                    -0.099      1.501
  data required time                                                1.501
  --------------------------------------------------------------------------
  data required time                                                1.501
  data arrival time                                                -1.494
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_356_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.112      0.112 r
  U1944/Y (INVX4MTR)                                     0.040      0.152 f
  U2740/Y (NOR2X5MTR)                                    0.075      0.227 r
  U1218/Y (NAND3X8MTR)                                   0.103      0.330 f
  U8896/Y (NAND2X8MTR)                                   0.058      0.387 r
  U1095/Y (BUFX6MTR)                                     0.082      0.469 r
  U550/Y (BUFX5MTR)                                      0.087      0.556 r
  U13235/Y (CLKNAND2X2MTR)                               0.045      0.601 f
  U8453/Y (NAND2X2MTR)                                   0.048      0.648 r
  U7459/Y (NOR2X4MTR)                                    0.037      0.685 f
  U17330/Y (NAND2X2MTR)                                  0.048      0.734 r
  U4669/Y (NOR2X1MTR)                                    0.075      0.809 f
  U17791/Y (NAND2X1MTR)                                  0.055      0.864 r
  U951/Y (OAI211X2MTR)                                   0.067      0.931 f
  U13518/Y (AOI21X1MTR)                                  0.075      1.006 r
  U7887/Y (OAI211X1MTR)                                  0.103      1.109 f
  U6299/Y (NAND4BX1MTR)                                  0.193      1.302 f
  U14184/Y (NOR2X2MTR)                                   0.137      1.439 r
  U14521/Y (NOR2X1MTR)                                   0.054      1.494 f
  PIM_result_reg_356_/D (DFFRHQX4MTR)                    0.000      1.494 f
  data arrival time                                                 1.494

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_356_/CK (DFFRHQX4MTR)                   0.000      1.600 r
  library setup time                                    -0.099      1.501
  data required time                                                1.501
  --------------------------------------------------------------------------
  data required time                                                1.501
  data arrival time                                                -1.494
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.112      0.112 f
  U1389/Y (BUFX8MTR)                                     0.069      0.181 f
  U1314/Y (NAND2X2MTR)                                   0.057      0.239 r
  U16456/Y (OAI22X1MTR)                                  0.099      0.338 f
  U6198/Y (AOI21X1MTR)                                   0.071      0.409 r
  U5617/Y (CLKAND2X2MTR)                                 0.112      0.521 r
  U5597/Y (AND3X4MTR)                                    0.101      0.622 r
  U4080/Y (INVX2MTR)                                     0.034      0.656 f
  U4979/Y (NOR2X1MTR)                                    0.087      0.743 r
  U11216/Y (NOR2X2MTR)                                   0.049      0.792 f
  U7257/Y (NAND2X2MTR)                                   0.047      0.839 r
  U11234/Y (NAND2X4MTR)                                  0.054      0.893 f
  U9213/Y (NAND2X4MTR)                                   0.052      0.946 r
  U489/Y (NAND2X4MTR)                                    0.064      1.010 f
  U10871/Y (OAI2BB1X2MTR)                                0.101      1.111 f
  U324/Y (OAI21BX2MTR)                                   0.073      1.184 r
  U11440/Y (OAI21X2MTR)                                  0.067      1.252 f
  U6311/Y (NOR2X4MTR)                                    0.065      1.317 r
  U1523/Y (NAND2X2MTR)                                   0.058      1.375 f
  U11422/Y (OAI2BB1X4MTR)                                0.053      1.428 r
  U14558/Y (OAI22X2MTR)                                  0.048      1.475 f
  U0_BANK_TOP/vACC_2_reg_5__1_/D (DFFRHQX2MTR)           0.000      1.475 f
  data arrival time                                                 1.475

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_5__1_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.118      1.482
  data required time                                                1.482
  --------------------------------------------------------------------------
  data required time                                                1.482
  data arrival time                                                -1.475
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.133      0.133 r
  U8684/Y (INVX5MTR)                                     0.041      0.175 f
  U7425/Y (NAND2X1MTR)                                   0.038      0.213 r
  U1792/Y (INVX2MTR)                                     0.032      0.245 f
  U1794/Y (INVX2MTR)                                     0.054      0.298 r
  U13044/Y (OAI22X1MTR)                                  0.086      0.384 f
  U11951/Y (NOR2X1MTR)                                   0.072      0.457 r
  U11614/Y (CLKAND2X2MTR)                                0.103      0.559 r
  U1065/Y (NAND2X2MTR)                                   0.067      0.626 f
  U3048/Y (INVX2MTR)                                     0.046      0.672 r
  U2168/Y (NAND2X2MTR)                                   0.051      0.723 f
  U1662/Y (NAND2X2MTR)                                   0.043      0.767 r
  U11256/Y (NAND2X2MTR)                                  0.055      0.822 f
  U12006/Y (OAI2BB1X4MTR)                                0.101      0.922 f
  U11329/Y (NAND2X4MTR)                                  0.046      0.969 r
  U8047/Y (NAND2X6MTR)                                   0.060      1.029 f
  U10908/Y (OAI2BB1X4MTR)                                0.087      1.116 f
  U11448/Y (XNOR2X2MTR)                                  0.073      1.189 f
  U11374/Y (NOR2X4MTR)                                   0.069      1.258 r
  U158/Y (NAND2BX4MTR)                                   0.087      1.345 r
  U1486/Y (OAI2BB2X4MTR)                                 0.056      1.401 f
  U5722/Y (OAI22X2MTR)                                   0.062      1.463 r
  U0_BANK_TOP/vACC_1_reg_4__6_/D (DFFRHQX2MTR)           0.000      1.463 r
  data arrival time                                                 1.463

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_4__6_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.130      1.470
  data required time                                                1.470
  --------------------------------------------------------------------------
  data required time                                                1.470
  data arrival time                                                -1.463
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.123      0.123 f
  U7090/Y (INVX8MTR)                                     0.038      0.161 r
  U9999/Y (CLKNAND2X2MTR)                                0.086      0.247 f
  U9998/Y (INVX1MTR)                                     0.084      0.331 r
  U2710/Y (NAND2X1MTR)                                   0.071      0.402 f
  U10126/Y (OAI211X2MTR)                                 0.055      0.457 r
  U1059/Y (NAND3BX4MTR)                                  0.101      0.558 r
  U3030/Y (INVX1MTR)                                     0.047      0.605 f
  U6098/Y (NAND2X2MTR)                                   0.055      0.659 r
  U3988/Y (INVX2MTR)                                     0.049      0.708 f
  U5936/Y (NOR2X2MTR)                                    0.094      0.801 r
  U4369/Y (NAND2X2MTR)                                   0.069      0.870 f
  U3815/Y (INVX2MTR)                                     0.059      0.930 r
  U15325/Y (NAND2X2MTR)                                  0.061      0.990 f
  U2817/Y (OAI21X4MTR)                                   0.107      1.097 r
  U3212/Y (NAND3X8MTR)                                   0.100      1.197 f
  U3203/Y (NAND2X2MTR)                                   0.068      1.265 r
  U3687/Y (OAI211X4MTR)                                  0.078      1.343 f
  U3197/Y (OAI21X2MTR)                                   0.078      1.421 r
  U0_BANK_TOP/vACC_2_reg_1__18_/D (DFFRQX2MTR)           0.000      1.421 r
  data arrival time                                                 1.421

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_1__18_/CK (DFFRQX2MTR)          0.000      1.600 r
  library setup time                                    -0.172      1.428
  data required time                                                1.428
  --------------------------------------------------------------------------
  data required time                                                1.428
  data arrival time                                                -1.421
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.123      0.123 f
  U7090/Y (INVX8MTR)                                     0.038      0.161 r
  U9999/Y (CLKNAND2X2MTR)                                0.086      0.247 f
  U9998/Y (INVX1MTR)                                     0.084      0.331 r
  U2710/Y (NAND2X1MTR)                                   0.071      0.402 f
  U10126/Y (OAI211X2MTR)                                 0.055      0.457 r
  U1059/Y (NAND3BX4MTR)                                  0.101      0.558 r
  U3030/Y (INVX1MTR)                                     0.047      0.605 f
  U6098/Y (NAND2X2MTR)                                   0.055      0.659 r
  U3988/Y (INVX2MTR)                                     0.049      0.708 f
  U5936/Y (NOR2X2MTR)                                    0.094      0.801 r
  U4369/Y (NAND2X2MTR)                                   0.069      0.870 f
  U3815/Y (INVX2MTR)                                     0.059      0.930 r
  U15325/Y (NAND2X2MTR)                                  0.061      0.990 f
  U2817/Y (OAI21X4MTR)                                   0.107      1.097 r
  U3212/Y (NAND3X8MTR)                                   0.100      1.197 f
  U3203/Y (NAND2X2MTR)                                   0.068      1.265 r
  U3687/Y (OAI211X4MTR)                                  0.078      1.343 f
  U14879/Y (OAI21X2MTR)                                  0.078      1.421 r
  U0_BANK_TOP/vACC_1_reg_1__18_/D (DFFRQX2MTR)           0.000      1.421 r
  data arrival time                                                 1.421

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_1__18_/CK (DFFRQX2MTR)          0.000      1.600 r
  library setup time                                    -0.172      1.428
  data required time                                                1.428
  --------------------------------------------------------------------------
  data required time                                                1.428
  data arrival time                                                -1.421
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1710/Y (NAND3X8MTR)                                   0.112      0.263 f
  U1670/Y (INVX12MTR)                                    0.069      0.332 r
  U1493/Y (BUFX8MTR)                                     0.077      0.409 r
  U1492/Y (CLKNAND2X2MTR)                                0.041      0.449 f
  U11176/Y (OAI2BB1X2MTR)                                0.040      0.489 r
  U11172/Y (INVX2MTR)                                    0.034      0.523 f
  U4556/Y (NAND3X4MTR)                                   0.037      0.560 r
  U1052/Y (NAND2X3MTR)                                   0.055      0.615 f
  U3966/Y (INVX3MTR)                                     0.054      0.669 r
  U6004/Y (NAND2X4MTR)                                   0.051      0.719 f
  U3890/Y (CLKNAND2X2MTR)                                0.039      0.759 r
  U3848/Y (INVX2MTR)                                     0.041      0.800 f
  U5895/Y (NAND2X2MTR)                                   0.045      0.845 r
  U7250/Y (NAND3X4MTR)                                   0.082      0.926 f
  U19723/Y (OAI2BB1X2MTR)                                0.104      1.030 f
  U7164/Y (AOI2B1X2MTR)                                  0.072      1.101 r
  U9171/Y (XNOR2X1MTR)                                   0.085      1.186 r
  U5728/Y (OAI21X2MTR)                                   0.077      1.263 f
  U4704/Y (NOR2X3MTR)                                    0.061      1.324 r
  U1449/Y (NAND2X2MTR)                                   0.056      1.380 f
  U1672/Y (NAND2X4MTR)                                   0.049      1.429 r
  U15364/Y (OAI22X2MTR)                                  0.047      1.476 f
  U0_BANK_TOP/vACC_3_reg_1__5_/D (DFFRHQX2MTR)           0.000      1.476 f
  data arrival time                                                 1.476

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_1__5_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.117      1.483
  data required time                                                1.483
  --------------------------------------------------------------------------
  data required time                                                1.483
  data arrival time                                                -1.476
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_412_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U10440/Y (NOR2X8MTR)                                   0.058      0.248 r
  U16102/Y (NAND3BX4MTR)                                 0.088      0.337 f
  U1156/Y (CLKNAND2X8MTR)                                0.067      0.403 r
  U7634/Y (BUFX6MTR)                                     0.085      0.488 r
  U509/Y (BUFX4MTR)                                      0.089      0.578 r
  U17619/Y (AOI22X2MTR)                                  0.047      0.625 f
  U17621/Y (OAI211X2MTR)                                 0.074      0.699 r
  U7847/Y (INVX2MTR)                                     0.092      0.791 f
  U17624/Y (NAND4X4MTR)                                  0.081      0.872 r
  U3813/Y (NOR2X2MTR)                                    0.061      0.934 f
  U17633/Y (AOI211X4MTR)                                 0.120      1.054 r
  U8058/Y (NAND3X2MTR)                                   0.093      1.146 f
  U176/Y (INVX2MTR)                                      0.071      1.218 r
  U15755/Y (INVX2MTR)                                    0.049      1.267 f
  U15378/Y (AOI211X4MTR)                                 0.141      1.408 r
  U18091/Y (NOR2X1MTR)                                   0.056      1.464 f
  PIM_result_reg_412_/D (DFFRQX2MTR)                     0.000      1.464 f
  data arrival time                                                 1.464

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_412_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.129      1.471
  data required time                                                1.471
  --------------------------------------------------------------------------
  data required time                                                1.471
  data arrival time                                                -1.464
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_3_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_3_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_3_/Q (DFFRHQX1MTR)
                                                         0.164      0.164 f
  U6947/Y (AND2X4MTR)                                    0.107      0.271 f
  U6259/Y (INVX3MTR)                                     0.050      0.321 r
  U13186/Y (OAI22X1MTR)                                  0.065      0.387 f
  U11233/Y (OR2X2MTR)                                    0.108      0.495 f
  U3093/Y (NOR2X2MTR)                                    0.077      0.571 r
  U14696/Y (OAI2BB1X4MTR)                                0.063      0.635 f
  U3995/Y (INVX3MTR)                                     0.047      0.682 r
  U6679/Y (NAND2X2MTR)                                   0.063      0.746 f
  U5968/Y (AOI21X4MTR)                                   0.098      0.844 r
  U1480/Y (OAI21X4MTR)                                   0.068      0.912 f
  U5865/Y (NAND2X4MTR)                                   0.044      0.956 r
  U8582/Y (NAND2X2MTR)                                   0.066      1.022 f
  U6450/Y (NAND2X2MTR)                                   0.061      1.083 r
  U5824/Y (NAND3X2MTR)                                   0.077      1.159 f
  U10906/Y (NAND3BX4MTR)                                 0.063      1.222 r
  U6340/Y (NAND4X2MTR)                                   0.128      1.350 f
  U7675/Y (NAND2X4MTR)                                   0.074      1.424 r
  U9056/Y (OAI22X2MTR)                                   0.051      1.475 f
  U0_BANK_TOP/vACC_0_reg_6__7_/D (DFFRHQX2MTR)           0.000      1.475 f
  data arrival time                                                 1.475

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_6__7_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.117      1.483
  data required time                                                1.483
  --------------------------------------------------------------------------
  data required time                                                1.483
  data arrival time                                                -1.475
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1710/Y (NAND3X8MTR)                                   0.112      0.263 f
  U1684/Y (INVX4MTR)                                     0.076      0.339 r
  U1683/Y (INVX6MTR)                                     0.045      0.384 f
  U11359/Y (NOR2X3MTR)                                   0.049      0.433 r
  U4154/Y (AOI21X2MTR)                                   0.033      0.466 f
  U4102/Y (NAND3X2MTR)                                   0.049      0.516 r
  U5590/Y (AND2X2MTR)                                    0.118      0.634 r
  U5553/Y (NOR2X2MTR)                                    0.051      0.685 f
  U2086/Y (NAND2BX2MTR)                                  0.126      0.811 f
  U2085/Y (INVX2MTR)                                     0.051      0.862 r
  U603/Y (NAND2X2MTR)                                    0.051      0.913 f
  U4815/Y (NOR2X1MTR)                                    0.090      1.004 r
  U1602/Y (NAND2X4MTR)                                   0.057      1.061 f
  U413/Y (CLKNAND2X4MTR)                                 0.042      1.102 r
  U1471/Y (NAND2X4MTR)                                   0.048      1.150 f
  U1405/Y (NAND3X8MTR)                                   0.049      1.199 r
  U1425/Y (INVX6MTR)                                     0.034      1.233 f
  U207/Y (NOR2X4MTR)                                     0.075      1.309 r
  U11069/Y (INVX4MTR)                                    0.036      1.345 f
  U93/Y (OAI21X4MTR)                                     0.041      1.385 r
  U10697/Y (OAI21X1MTR)                                  0.079      1.465 f
  U0_BANK_TOP/vACC_2_reg_5__19_/D (DFFRHQX1MTR)          0.000      1.465 f
  data arrival time                                                 1.465

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_5__19_/CK (DFFRHQX1MTR)         0.000      1.600 r
  library setup time                                    -0.128      1.472
  data required time                                                1.472
  --------------------------------------------------------------------------
  data required time                                                1.472
  data arrival time                                                -1.465
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.133      0.133 r
  U8684/Y (INVX5MTR)                                     0.041      0.175 f
  U7425/Y (NAND2X1MTR)                                   0.038      0.213 r
  U1792/Y (INVX2MTR)                                     0.032      0.245 f
  U1794/Y (INVX2MTR)                                     0.054      0.298 r
  U13044/Y (OAI22X1MTR)                                  0.086      0.384 f
  U11951/Y (NOR2X1MTR)                                   0.072      0.457 r
  U11614/Y (CLKAND2X2MTR)                                0.103      0.559 r
  U1065/Y (NAND2X2MTR)                                   0.067      0.626 f
  U3048/Y (INVX2MTR)                                     0.046      0.672 r
  U2168/Y (NAND2X2MTR)                                   0.051      0.723 f
  U1662/Y (NAND2X2MTR)                                   0.043      0.767 r
  U11256/Y (NAND2X2MTR)                                  0.055      0.822 f
  U12006/Y (OAI2BB1X4MTR)                                0.101      0.922 f
  U11329/Y (NAND2X4MTR)                                  0.046      0.969 r
  U8047/Y (NAND2X6MTR)                                   0.060      1.029 f
  U10908/Y (OAI2BB1X4MTR)                                0.087      1.116 f
  U11448/Y (XNOR2X2MTR)                                  0.073      1.189 f
  U11374/Y (NOR2X4MTR)                                   0.069      1.258 r
  U158/Y (NAND2BX4MTR)                                   0.087      1.345 r
  U1486/Y (OAI2BB2X4MTR)                                 0.056      1.401 f
  U6308/Y (OAI22X2MTR)                                   0.062      1.463 r
  U0_BANK_TOP/vACC_0_reg_4__6_/D (DFFRHQX2MTR)           0.000      1.463 r
  data arrival time                                                 1.463

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_4__6_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.129      1.471
  data required time                                                1.471
  --------------------------------------------------------------------------
  data required time                                                1.471
  data arrival time                                                -1.463
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1710/Y (NAND3X8MTR)                                   0.112      0.263 f
  U1684/Y (INVX4MTR)                                     0.076      0.339 r
  U1683/Y (INVX6MTR)                                     0.045      0.384 f
  U11359/Y (NOR2X3MTR)                                   0.049      0.433 r
  U4154/Y (AOI21X2MTR)                                   0.033      0.466 f
  U4102/Y (NAND3X2MTR)                                   0.049      0.516 r
  U5590/Y (AND2X2MTR)                                    0.118      0.634 r
  U5553/Y (NOR2X2MTR)                                    0.051      0.685 f
  U2086/Y (NAND2BX2MTR)                                  0.126      0.811 f
  U2085/Y (INVX2MTR)                                     0.051      0.862 r
  U603/Y (NAND2X2MTR)                                    0.051      0.913 f
  U4815/Y (NOR2X1MTR)                                    0.090      1.004 r
  U1602/Y (NAND2X4MTR)                                   0.057      1.061 f
  U413/Y (CLKNAND2X4MTR)                                 0.042      1.102 r
  U1471/Y (NAND2X4MTR)                                   0.048      1.150 f
  U1405/Y (NAND3X8MTR)                                   0.049      1.199 r
  U1425/Y (INVX6MTR)                                     0.034      1.233 f
  U207/Y (NOR2X4MTR)                                     0.075      1.309 r
  U11069/Y (INVX4MTR)                                    0.036      1.345 f
  U93/Y (OAI21X4MTR)                                     0.041      1.385 r
  U10695/Y (OAI21X1MTR)                                  0.079      1.465 f
  U0_BANK_TOP/vACC_1_reg_5__19_/D (DFFRHQX1MTR)          0.000      1.465 f
  data arrival time                                                 1.465

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_5__19_/CK (DFFRHQX1MTR)         0.000      1.600 r
  library setup time                                    -0.128      1.472
  data required time                                                1.472
  --------------------------------------------------------------------------
  data required time                                                1.472
  data arrival time                                                -1.465
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_322_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U10104/Y (NAND2X4MTR)                                  0.043      0.337 f
  U1154/Y (INVX4MTR)                                     0.048      0.385 r
  U17501/Y (INVX4MTR)                                    0.048      0.433 f
  U10986/Y (AOI22X2MTR)                                  0.080      0.513 r
  U15747/Y (OAI211X4MTR)                                 0.094      0.607 f
  U9812/Y (NOR2X4MTR)                                    0.093      0.699 r
  U1633/Y (NAND2X4MTR)                                   0.058      0.757 f
  U10290/Y (NOR2X4MTR)                                   0.064      0.821 r
  U2314/Y (NAND3X4MTR)                                   0.073      0.894 f
  U12039/Y (INVX4MTR)                                    0.045      0.939 r
  U11237/Y (NAND2X4MTR)                                  0.042      0.981 f
  U474/Y (INVX4MTR)                                      0.040      1.021 r
  U2232/Y (NAND3X8MTR)                                   0.062      1.083 f
  U12184/Y (NOR2X2MTR)                                   0.102      1.185 r
  U7975/Y (INVX2MTR)                                     0.050      1.235 f
  U14197/Y (NOR2X1MTR)                                   0.053      1.288 r
  U7939/Y (NAND3BX2MTR)                                  0.077      1.365 r
  U7925/Y (NOR2X2MTR)                                    0.052      1.417 f
  U7032/Y (NOR2X1MTR)                                    0.054      1.471 r
  PIM_result_reg_322_/D (DFFRHQX2MTR)                    0.000      1.471 r
  data arrival time                                                 1.471

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_322_/CK (DFFRHQX2MTR)                   0.000      1.600 r
  library setup time                                    -0.122      1.478
  data required time                                                1.478
  --------------------------------------------------------------------------
  data required time                                                1.478
  data arrival time                                                -1.471
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.112      0.112 f
  U1389/Y (BUFX8MTR)                                     0.069      0.181 f
  U1314/Y (NAND2X2MTR)                                   0.057      0.239 r
  U16456/Y (OAI22X1MTR)                                  0.099      0.338 f
  U6198/Y (AOI21X1MTR)                                   0.071      0.409 r
  U5617/Y (CLKAND2X2MTR)                                 0.112      0.521 r
  U5597/Y (AND3X4MTR)                                    0.101      0.622 r
  U4080/Y (INVX2MTR)                                     0.034      0.656 f
  U4979/Y (NOR2X1MTR)                                    0.087      0.743 r
  U11216/Y (NOR2X2MTR)                                   0.049      0.792 f
  U7257/Y (NAND2X2MTR)                                   0.047      0.839 r
  U11234/Y (NAND2X4MTR)                                  0.054      0.893 f
  U9213/Y (NAND2X4MTR)                                   0.052      0.946 r
  U489/Y (NAND2X4MTR)                                    0.064      1.010 f
  U10871/Y (OAI2BB1X2MTR)                                0.101      1.111 f
  U324/Y (OAI21BX2MTR)                                   0.073      1.184 r
  U11440/Y (OAI21X2MTR)                                  0.067      1.252 f
  U6311/Y (NOR2X4MTR)                                    0.065      1.317 r
  U1523/Y (NAND2X2MTR)                                   0.058      1.375 f
  U11422/Y (OAI2BB1X4MTR)                                0.053      1.428 r
  U16053/Y (OAI22X2MTR)                                  0.048      1.475 f
  U0_BANK_TOP/vACC_1_reg_5__1_/D (DFFRHQX2MTR)           0.000      1.475 f
  data arrival time                                                 1.475

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_5__1_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.118      1.482
  data required time                                                1.482
  --------------------------------------------------------------------------
  data required time                                                1.482
  data arrival time                                                -1.475
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1710/Y (NAND3X8MTR)                                   0.112      0.263 f
  U1746/Y (BUFX10MTR)                                    0.102      0.365 f
  U1324/Y (INVX4MTR)                                     0.050      0.415 r
  U2308/Y (NAND2X1MTR)                                   0.061      0.477 f
  U6147/Y (CLKNAND2X2MTR)                                0.046      0.523 r
  U8184/Y (INVX2MTR)                                     0.033      0.556 f
  U15363/Y (NAND3X4MTR)                                  0.036      0.592 r
  U1063/Y (NAND2X4MTR)                                   0.043      0.636 f
  U979/Y (NAND2X3MTR)                                    0.045      0.680 r
  U787/Y (NAND2BX4MTR)                                   0.076      0.757 r
  U8142/Y (NAND2X2MTR)                                   0.047      0.804 f
  U6535/Y (INVX2MTR)                                     0.050      0.854 r
  U8190/Y (NAND2X4MTR)                                   0.061      0.915 f
  U10471/Y (OAI2B1X8MTR)                                 0.106      1.021 r
  U11150/Y (OAI2BB1X2MTR)                                0.120      1.141 r
  U241/Y (XNOR2X1MTR)                                    0.071      1.211 r
  U217/Y (NAND2X2MTR)                                    0.069      1.280 f
  U6384/Y (INVX1MTR)                                     0.056      1.336 r
  U11583/Y (NOR2X4MTR)                                   0.040      1.376 f
  U4702/Y (OAI21BX2MTR)                                  0.070      1.445 r
  U0_BANK_TOP/vACC_0_reg_7__13_/D (DFFRHQX1MTR)          0.000      1.445 r
  data arrival time                                                 1.445

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_7__13_/CK (DFFRHQX1MTR)         0.000      1.600 r
  library setup time                                    -0.147      1.453
  data required time                                                1.453
  --------------------------------------------------------------------------
  data required time                                                1.453
  data arrival time                                                -1.445
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1710/Y (NAND3X8MTR)                                   0.112      0.263 f
  U1746/Y (BUFX10MTR)                                    0.102      0.365 f
  U1324/Y (INVX4MTR)                                     0.050      0.415 r
  U2308/Y (NAND2X1MTR)                                   0.061      0.477 f
  U6147/Y (CLKNAND2X2MTR)                                0.046      0.523 r
  U8184/Y (INVX2MTR)                                     0.033      0.556 f
  U15363/Y (NAND3X4MTR)                                  0.036      0.592 r
  U1063/Y (NAND2X4MTR)                                   0.043      0.636 f
  U979/Y (NAND2X3MTR)                                    0.045      0.680 r
  U787/Y (NAND2BX4MTR)                                   0.076      0.757 r
  U8142/Y (NAND2X2MTR)                                   0.047      0.804 f
  U6535/Y (INVX2MTR)                                     0.050      0.854 r
  U8190/Y (NAND2X4MTR)                                   0.061      0.915 f
  U10471/Y (OAI2B1X8MTR)                                 0.106      1.021 r
  U11150/Y (OAI2BB1X2MTR)                                0.120      1.141 r
  U241/Y (XNOR2X1MTR)                                    0.071      1.211 r
  U217/Y (NAND2X2MTR)                                    0.069      1.280 f
  U6384/Y (INVX1MTR)                                     0.056      1.336 r
  U11583/Y (NOR2X4MTR)                                   0.040      1.376 f
  U4697/Y (OAI21BX2MTR)                                  0.070      1.445 r
  U0_BANK_TOP/vACC_2_reg_7__13_/D (DFFRHQX1MTR)          0.000      1.445 r
  data arrival time                                                 1.445

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_7__13_/CK (DFFRHQX1MTR)         0.000      1.600 r
  library setup time                                    -0.147      1.453
  data required time                                                1.453
  --------------------------------------------------------------------------
  data required time                                                1.453
  data arrival time                                                -1.445
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1661/Y (NAND3X12MTR)                                  0.096      0.247 f
  U1726/Y (INVX12MTR)                                    0.059      0.306 r
  U1727/Y (INVX12MTR)                                    0.032      0.338 f
  U10944/Y (NOR2X2MTR)                                   0.054      0.392 r
  U10760/Y (NAND2BX2MTR)                                 0.075      0.467 r
  U15419/Y (INVX2MTR)                                    0.033      0.500 f
  U15413/Y (NAND3X4MTR)                                  0.037      0.537 r
  U7554/Y (INVX2MTR)                                     0.041      0.578 f
  U928/Y (NOR2X4MTR)                                     0.058      0.635 r
  U2491/Y (NOR2X1MTR)                                    0.056      0.691 f
  U8303/Y (NAND2BX2MTR)                                  0.105      0.796 f
  U8204/Y (INVX2MTR)                                     0.045      0.842 r
  U3303/Y (NAND2X2MTR)                                   0.076      0.918 f
  U2858/Y (NOR2X4MTR)                                    0.087      1.005 r
  U11127/Y (AOI21X8MTR)                                  0.071      1.076 f
  U3767/Y (NOR2X8MTR)                                    0.068      1.144 r
  U6426/Y (INVX6MTR)                                     0.044      1.188 f
  U312/Y (INVX6MTR)                                      0.049      1.238 r
  U5766/Y (INVX2MTR)                                     0.030      1.267 f
  U218/Y (NOR2X1MTR)                                     0.057      1.324 r
  U4719/Y (NAND2X2MTR)                                   0.060      1.384 f
  U15453/Y (OAI2BB1X2MTR)                                0.046      1.430 r
  U15645/Y (OAI22X2MTR)                                  0.045      1.475 f
  U0_BANK_TOP/vACC_2_reg_4__4_/D (DFFRHQX2MTR)           0.000      1.475 f
  data arrival time                                                 1.475

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_4__4_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.118      1.482
  data required time                                                1.482
  --------------------------------------------------------------------------
  data required time                                                1.482
  data arrival time                                                -1.475
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_3_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_3_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_3_/Q (DFFRHQX1MTR)
                                                         0.164      0.164 f
  U6947/Y (AND2X4MTR)                                    0.107      0.271 f
  U6259/Y (INVX3MTR)                                     0.050      0.321 r
  U13186/Y (OAI22X1MTR)                                  0.065      0.387 f
  U11233/Y (OR2X2MTR)                                    0.108      0.495 f
  U3093/Y (NOR2X2MTR)                                    0.077      0.571 r
  U14696/Y (OAI2BB1X4MTR)                                0.063      0.635 f
  U3995/Y (INVX3MTR)                                     0.047      0.682 r
  U6679/Y (NAND2X2MTR)                                   0.063      0.746 f
  U5968/Y (AOI21X4MTR)                                   0.098      0.844 r
  U1480/Y (OAI21X4MTR)                                   0.068      0.912 f
  U5865/Y (NAND2X4MTR)                                   0.044      0.956 r
  U8582/Y (NAND2X2MTR)                                   0.066      1.022 f
  U6450/Y (NAND2X2MTR)                                   0.061      1.083 r
  U5824/Y (NAND3X2MTR)                                   0.077      1.159 f
  U10906/Y (NAND3BX4MTR)                                 0.063      1.222 r
  U6340/Y (NAND4X2MTR)                                   0.128      1.350 f
  U7919/Y (NAND3X2MTR)                                   0.080      1.430 r
  U10690/Y (OAI2BB1X2MTR)                                0.051      1.481 f
  U0_BANK_TOP/vACC_3_reg_6__7_/D (DFFRHQX2MTR)           0.000      1.481 f
  data arrival time                                                 1.481

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_6__7_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.112      1.488
  data required time                                                1.488
  --------------------------------------------------------------------------
  data required time                                                1.488
  data arrival time                                                -1.481
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.112      0.112 f
  U1389/Y (BUFX8MTR)                                     0.069      0.181 f
  U1314/Y (NAND2X2MTR)                                   0.057      0.239 r
  U16456/Y (OAI22X1MTR)                                  0.099      0.338 f
  U6198/Y (AOI21X1MTR)                                   0.071      0.409 r
  U5617/Y (CLKAND2X2MTR)                                 0.112      0.521 r
  U5597/Y (AND3X4MTR)                                    0.101      0.622 r
  U4080/Y (INVX2MTR)                                     0.034      0.656 f
  U4979/Y (NOR2X1MTR)                                    0.087      0.743 r
  U11216/Y (NOR2X2MTR)                                   0.049      0.792 f
  U7257/Y (NAND2X2MTR)                                   0.047      0.839 r
  U11234/Y (NAND2X4MTR)                                  0.054      0.893 f
  U9213/Y (NAND2X4MTR)                                   0.052      0.946 r
  U489/Y (NAND2X4MTR)                                    0.064      1.010 f
  U10871/Y (OAI2BB1X2MTR)                                0.101      1.111 f
  U324/Y (OAI21BX2MTR)                                   0.073      1.184 r
  U11440/Y (OAI21X2MTR)                                  0.067      1.252 f
  U6311/Y (NOR2X4MTR)                                    0.065      1.317 r
  U1523/Y (NAND2X2MTR)                                   0.058      1.375 f
  U11422/Y (OAI2BB1X4MTR)                                0.053      1.428 r
  U7845/Y (OAI22X2MTR)                                   0.048      1.475 f
  U0_BANK_TOP/vACC_0_reg_5__1_/D (DFFRHQX2MTR)           0.000      1.475 f
  data arrival time                                                 1.475

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_5__1_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.117      1.483
  data required time                                                1.483
  --------------------------------------------------------------------------
  data required time                                                1.483
  data arrival time                                                -1.475
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_450_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U10104/Y (NAND2X4MTR)                                  0.043      0.337 f
  U1154/Y (INVX4MTR)                                     0.048      0.385 r
  U17501/Y (INVX4MTR)                                    0.048      0.433 f
  U10986/Y (AOI22X2MTR)                                  0.080      0.513 r
  U15747/Y (OAI211X4MTR)                                 0.094      0.607 f
  U9812/Y (NOR2X4MTR)                                    0.093      0.699 r
  U1633/Y (NAND2X4MTR)                                   0.058      0.757 f
  U10290/Y (NOR2X4MTR)                                   0.064      0.821 r
  U2314/Y (NAND3X4MTR)                                   0.073      0.894 f
  U12039/Y (INVX4MTR)                                    0.045      0.939 r
  U11237/Y (NAND2X4MTR)                                  0.042      0.981 f
  U474/Y (INVX4MTR)                                      0.040      1.021 r
  U2232/Y (NAND3X8MTR)                                   0.062      1.083 f
  U12184/Y (NOR2X2MTR)                                   0.102      1.185 r
  U7975/Y (INVX2MTR)                                     0.050      1.235 f
  U14197/Y (NOR2X1MTR)                                   0.053      1.288 r
  U7939/Y (NAND3BX2MTR)                                  0.077      1.365 r
  U7925/Y (NOR2X2MTR)                                    0.052      1.417 f
  U7023/Y (NOR2X1MTR)                                    0.054      1.471 r
  PIM_result_reg_450_/D (DFFRHQX2MTR)                    0.000      1.471 r
  data arrival time                                                 1.471

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_450_/CK (DFFRHQX2MTR)                   0.000      1.600 r
  library setup time                                    -0.122      1.478
  data required time                                                1.478
  --------------------------------------------------------------------------
  data required time                                                1.478
  data arrival time                                                -1.471
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_66_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U10104/Y (NAND2X4MTR)                                  0.043      0.337 f
  U1154/Y (INVX4MTR)                                     0.048      0.385 r
  U17501/Y (INVX4MTR)                                    0.048      0.433 f
  U10986/Y (AOI22X2MTR)                                  0.080      0.513 r
  U15747/Y (OAI211X4MTR)                                 0.094      0.607 f
  U9812/Y (NOR2X4MTR)                                    0.093      0.699 r
  U1633/Y (NAND2X4MTR)                                   0.058      0.757 f
  U10290/Y (NOR2X4MTR)                                   0.064      0.821 r
  U2314/Y (NAND3X4MTR)                                   0.073      0.894 f
  U12039/Y (INVX4MTR)                                    0.045      0.939 r
  U11237/Y (NAND2X4MTR)                                  0.042      0.981 f
  U474/Y (INVX4MTR)                                      0.040      1.021 r
  U2232/Y (NAND3X8MTR)                                   0.062      1.083 f
  U12184/Y (NOR2X2MTR)                                   0.102      1.185 r
  U7975/Y (INVX2MTR)                                     0.050      1.235 f
  U14197/Y (NOR2X1MTR)                                   0.053      1.288 r
  U7939/Y (NAND3BX2MTR)                                  0.077      1.365 r
  U7925/Y (NOR2X2MTR)                                    0.052      1.417 f
  U14578/Y (NOR2X1MTR)                                   0.054      1.471 r
  PIM_result_reg_66_/D (DFFRHQX2MTR)                     0.000      1.471 r
  data arrival time                                                 1.471

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_66_/CK (DFFRHQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.122      1.478
  data required time                                                1.478
  --------------------------------------------------------------------------
  data required time                                                1.478
  data arrival time                                                -1.471
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_3_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_3_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_3_/Q (DFFRHQX1MTR)
                                                         0.164      0.164 f
  U6947/Y (AND2X4MTR)                                    0.107      0.271 f
  U6259/Y (INVX3MTR)                                     0.050      0.321 r
  U13186/Y (OAI22X1MTR)                                  0.065      0.387 f
  U11233/Y (OR2X2MTR)                                    0.108      0.495 f
  U3093/Y (NOR2X2MTR)                                    0.077      0.571 r
  U14696/Y (OAI2BB1X4MTR)                                0.063      0.635 f
  U3995/Y (INVX3MTR)                                     0.047      0.682 r
  U6679/Y (NAND2X2MTR)                                   0.063      0.746 f
  U5968/Y (AOI21X4MTR)                                   0.098      0.844 r
  U1480/Y (OAI21X4MTR)                                   0.068      0.912 f
  U5865/Y (NAND2X4MTR)                                   0.044      0.956 r
  U8582/Y (NAND2X2MTR)                                   0.066      1.022 f
  U6450/Y (NAND2X2MTR)                                   0.061      1.083 r
  U5824/Y (NAND3X2MTR)                                   0.077      1.159 f
  U10906/Y (NAND3BX4MTR)                                 0.063      1.222 r
  U6340/Y (NAND4X2MTR)                                   0.128      1.350 f
  U7675/Y (NAND2X4MTR)                                   0.074      1.424 r
  U9058/Y (OAI22X2MTR)                                   0.051      1.475 f
  U0_BANK_TOP/vACC_1_reg_6__7_/D (DFFRHQX2MTR)           0.000      1.475 f
  data arrival time                                                 1.475

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_6__7_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.117      1.483
  data required time                                                1.483
  --------------------------------------------------------------------------
  data required time                                                1.483
  data arrival time                                                -1.475
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_122_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U10104/Y (NAND2X4MTR)                                  0.043      0.337 f
  U1154/Y (INVX4MTR)                                     0.048      0.385 r
  U16555/Y (INVX4MTR)                                    0.043      0.428 f
  U11825/Y (AOI22X1MTR)                                  0.082      0.510 r
  U16268/Y (OAI211X4MTR)                                 0.101      0.611 f
  U3928/Y (NOR2X3MTR)                                    0.095      0.707 r
  U16073/Y (NAND4X4MTR)                                  0.078      0.785 f
  U17418/Y (NOR2X4MTR)                                   0.086      0.871 r
  U17419/Y (NAND2X4MTR)                                  0.059      0.930 f
  U13233/Y (NOR2X4MTR)                                   0.071      1.001 r
  U17828/Y (NAND3X4MTR)                                  0.067      1.068 f
  U18064/Y (NOR3X4MTR)                                   0.086      1.154 r
  U18065/Y (NOR4X2MTR)                                   0.080      1.234 f
  U3248/Y (INVX2MTR)                                     0.064      1.298 r
  U10605/Y (MXI2X2MTR)                                   0.079      1.377 f
  U14791/Y (NOR2X1MTR)                                   0.070      1.447 r
  PIM_result_reg_122_/D (DFFRHQX1MTR)                    0.000      1.447 r
  data arrival time                                                 1.447

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_122_/CK (DFFRHQX1MTR)                   0.000      1.600 r
  library setup time                                    -0.146      1.454
  data required time                                                1.454
  --------------------------------------------------------------------------
  data required time                                                1.454
  data arrival time                                                -1.447
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_250_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U10104/Y (NAND2X4MTR)                                  0.043      0.337 f
  U1154/Y (INVX4MTR)                                     0.048      0.385 r
  U16555/Y (INVX4MTR)                                    0.043      0.428 f
  U11825/Y (AOI22X1MTR)                                  0.082      0.510 r
  U16268/Y (OAI211X4MTR)                                 0.101      0.611 f
  U3928/Y (NOR2X3MTR)                                    0.095      0.707 r
  U16073/Y (NAND4X4MTR)                                  0.078      0.785 f
  U17418/Y (NOR2X4MTR)                                   0.086      0.871 r
  U17419/Y (NAND2X4MTR)                                  0.059      0.930 f
  U13233/Y (NOR2X4MTR)                                   0.071      1.001 r
  U17828/Y (NAND3X4MTR)                                  0.067      1.068 f
  U18064/Y (NOR3X4MTR)                                   0.086      1.154 r
  U18065/Y (NOR4X2MTR)                                   0.080      1.234 f
  U3248/Y (INVX2MTR)                                     0.064      1.298 r
  U10605/Y (MXI2X2MTR)                                   0.079      1.377 f
  U14790/Y (NOR2X1MTR)                                   0.070      1.447 r
  PIM_result_reg_250_/D (DFFRHQX1MTR)                    0.000      1.447 r
  data arrival time                                                 1.447

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_250_/CK (DFFRHQX1MTR)                   0.000      1.600 r
  library setup time                                    -0.146      1.454
  data required time                                                1.454
  --------------------------------------------------------------------------
  data required time                                                1.454
  data arrival time                                                -1.447
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_378_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U10104/Y (NAND2X4MTR)                                  0.043      0.337 f
  U1154/Y (INVX4MTR)                                     0.048      0.385 r
  U16555/Y (INVX4MTR)                                    0.043      0.428 f
  U11825/Y (AOI22X1MTR)                                  0.082      0.510 r
  U16268/Y (OAI211X4MTR)                                 0.101      0.611 f
  U3928/Y (NOR2X3MTR)                                    0.095      0.707 r
  U16073/Y (NAND4X4MTR)                                  0.078      0.785 f
  U17418/Y (NOR2X4MTR)                                   0.086      0.871 r
  U17419/Y (NAND2X4MTR)                                  0.059      0.930 f
  U13233/Y (NOR2X4MTR)                                   0.071      1.001 r
  U17828/Y (NAND3X4MTR)                                  0.067      1.068 f
  U18064/Y (NOR3X4MTR)                                   0.086      1.154 r
  U18065/Y (NOR4X2MTR)                                   0.080      1.234 f
  U3248/Y (INVX2MTR)                                     0.064      1.298 r
  U10605/Y (MXI2X2MTR)                                   0.079      1.377 f
  U14789/Y (NOR2X1MTR)                                   0.070      1.447 r
  PIM_result_reg_378_/D (DFFRHQX1MTR)                    0.000      1.447 r
  data arrival time                                                 1.447

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_378_/CK (DFFRHQX1MTR)                   0.000      1.600 r
  library setup time                                    -0.146      1.454
  data required time                                                1.454
  --------------------------------------------------------------------------
  data required time                                                1.454
  data arrival time                                                -1.447
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_506_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U10104/Y (NAND2X4MTR)                                  0.043      0.337 f
  U1154/Y (INVX4MTR)                                     0.048      0.385 r
  U16555/Y (INVX4MTR)                                    0.043      0.428 f
  U11825/Y (AOI22X1MTR)                                  0.082      0.510 r
  U16268/Y (OAI211X4MTR)                                 0.101      0.611 f
  U3928/Y (NOR2X3MTR)                                    0.095      0.707 r
  U16073/Y (NAND4X4MTR)                                  0.078      0.785 f
  U17418/Y (NOR2X4MTR)                                   0.086      0.871 r
  U17419/Y (NAND2X4MTR)                                  0.059      0.930 f
  U13233/Y (NOR2X4MTR)                                   0.071      1.001 r
  U17828/Y (NAND3X4MTR)                                  0.067      1.068 f
  U18064/Y (NOR3X4MTR)                                   0.086      1.154 r
  U18065/Y (NOR4X2MTR)                                   0.080      1.234 f
  U3248/Y (INVX2MTR)                                     0.064      1.298 r
  U10605/Y (MXI2X2MTR)                                   0.079      1.377 f
  U14788/Y (NOR2X1MTR)                                   0.070      1.447 r
  PIM_result_reg_506_/D (DFFRHQX1MTR)                    0.000      1.447 r
  data arrival time                                                 1.447

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_506_/CK (DFFRHQX1MTR)                   0.000      1.600 r
  library setup time                                    -0.146      1.454
  data required time                                                1.454
  --------------------------------------------------------------------------
  data required time                                                1.454
  data arrival time                                                -1.447
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_194_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U10104/Y (NAND2X4MTR)                                  0.043      0.337 f
  U1154/Y (INVX4MTR)                                     0.048      0.385 r
  U17501/Y (INVX4MTR)                                    0.048      0.433 f
  U10986/Y (AOI22X2MTR)                                  0.080      0.513 r
  U15747/Y (OAI211X4MTR)                                 0.094      0.607 f
  U9812/Y (NOR2X4MTR)                                    0.093      0.699 r
  U1633/Y (NAND2X4MTR)                                   0.058      0.757 f
  U10290/Y (NOR2X4MTR)                                   0.064      0.821 r
  U2314/Y (NAND3X4MTR)                                   0.073      0.894 f
  U12039/Y (INVX4MTR)                                    0.045      0.939 r
  U11237/Y (NAND2X4MTR)                                  0.042      0.981 f
  U474/Y (INVX4MTR)                                      0.040      1.021 r
  U2232/Y (NAND3X8MTR)                                   0.062      1.083 f
  U12184/Y (NOR2X2MTR)                                   0.102      1.185 r
  U7975/Y (INVX2MTR)                                     0.050      1.235 f
  U14197/Y (NOR2X1MTR)                                   0.053      1.288 r
  U7939/Y (NAND3BX2MTR)                                  0.077      1.365 r
  U7925/Y (NOR2X2MTR)                                    0.052      1.417 f
  U14577/Y (NOR2X1MTR)                                   0.054      1.471 r
  PIM_result_reg_194_/D (DFFRHQX2MTR)                    0.000      1.471 r
  data arrival time                                                 1.471

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_194_/CK (DFFRHQX2MTR)                   0.000      1.600 r
  library setup time                                    -0.121      1.479
  data required time                                                1.479
  --------------------------------------------------------------------------
  data required time                                                1.479
  data arrival time                                                -1.471
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U12245/Y (NAND3X12MTR)                                 0.098      0.249 f
  U8867/Y (INVX3MTR)                                     0.075      0.323 r
  U9959/Y (INVX3MTR)                                     0.056      0.379 f
  U9946/Y (INVX4MTR)                                     0.042      0.421 r
  U8827/Y (NAND2X1MTR)                                   0.058      0.479 f
  U5626/Y (OAI2B11X2MTR)                                 0.049      0.527 r
  U5087/Y (NOR2X2MTR)                                    0.049      0.576 f
  U5548/Y (OAI22X4MTR)                                   0.095      0.671 r
  U2120/Y (NAND2X2MTR)                                   0.079      0.751 f
  U11653/Y (AND2X4MTR)                                   0.093      0.844 f
  U4342/Y (NAND2X2MTR)                                   0.038      0.882 r
  U397/Y (NAND2X4MTR)                                    0.047      0.928 f
  U14204/Y (INVX3MTR)                                    0.043      0.971 r
  U4772/Y (NAND2X6MTR)                                   0.059      1.030 f
  U4745/Y (NAND2X3MTR)                                   0.039      1.068 r
  U6370/Y (NAND2X2MTR)                                   0.042      1.111 f
  U3226/Y (XNOR2X2MTR)                                   0.066      1.177 f
  U2776/Y (CLKOR2X2MTR)                                  0.113      1.290 f
  U7056/Y (NAND3X4MTR)                                   0.054      1.344 r
  U14373/Y (NAND2X2MTR)                                  0.051      1.395 f
  U7878/Y (CLKNAND2X2MTR)                                0.032      1.427 r
  U0_BANK_TOP/vACC_0_reg_0__12_/D (DFFRQX4MTR)           0.000      1.427 r
  data arrival time                                                 1.427

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_0__12_/CK (DFFRQX4MTR)          0.000      1.600 r
  library setup time                                    -0.166      1.434
  data required time                                                1.434
  --------------------------------------------------------------------------
  data required time                                                1.434
  data arrival time                                                -1.427
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U11700/Y (NOR2X6MTR)                                   0.030      0.266 f
  U1267/Y (INVX6MTR)                                     0.028      0.294 r
  U10431/Y (NAND2X8MTR)                                  0.045      0.339 f
  U1019/Y (BUFX10MTR)                                    0.082      0.421 f
  U15754/Y (INVX8MTR)                                    0.034      0.455 r
  U8772/Y (INVX2MTR)                                     0.058      0.513 f
  U8725/Y (INVX3MTR)                                     0.068      0.581 r
  U8857/Y (OAI211X1MTR)                                  0.125      0.706 f
  U11834/Y (NOR2X1MTR)                                   0.102      0.809 r
  U16213/Y (AND4X4MTR)                                   0.108      0.916 r
  U6502/Y (NAND2X4MTR)                                   0.051      0.967 f
  U5847/Y (NOR2X4MTR)                                    0.070      1.038 r
  U10983/Y (OAI2BB1X4MTR)                                0.098      1.135 r
  U17886/Y (NAND4BX4MTR)                                 0.083      1.218 r
  U3739/Y (INVX1MTR)                                     0.058      1.276 f
  U6231/Y (OAI22X1MTR)                                   0.065      1.341 r
  U9104/Y (AOI21X2MTR)                                   0.064      1.405 f
  U3214/Y (NOR2X1MTR)                                    0.065      1.469 r
  PIM_result_reg_11_/D (DFFRHQX2MTR)                     0.000      1.469 r
  data arrival time                                                 1.469

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_11_/CK (DFFRHQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.123      1.477
  data required time                                                1.477
  --------------------------------------------------------------------------
  data required time                                                1.477
  data arrival time                                                -1.469
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_139_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U11700/Y (NOR2X6MTR)                                   0.030      0.266 f
  U1267/Y (INVX6MTR)                                     0.028      0.294 r
  U10431/Y (NAND2X8MTR)                                  0.045      0.339 f
  U1019/Y (BUFX10MTR)                                    0.082      0.421 f
  U15754/Y (INVX8MTR)                                    0.034      0.455 r
  U8772/Y (INVX2MTR)                                     0.058      0.513 f
  U8725/Y (INVX3MTR)                                     0.068      0.581 r
  U8857/Y (OAI211X1MTR)                                  0.125      0.706 f
  U11834/Y (NOR2X1MTR)                                   0.102      0.809 r
  U16213/Y (AND4X4MTR)                                   0.108      0.916 r
  U6502/Y (NAND2X4MTR)                                   0.051      0.967 f
  U5847/Y (NOR2X4MTR)                                    0.070      1.038 r
  U10983/Y (OAI2BB1X4MTR)                                0.098      1.135 r
  U17886/Y (NAND4BX4MTR)                                 0.083      1.218 r
  U3739/Y (INVX1MTR)                                     0.058      1.276 f
  U6231/Y (OAI22X1MTR)                                   0.065      1.341 r
  U9104/Y (AOI21X2MTR)                                   0.064      1.405 f
  U3221/Y (NOR2X1MTR)                                    0.065      1.469 r
  PIM_result_reg_139_/D (DFFRHQX2MTR)                    0.000      1.469 r
  data arrival time                                                 1.469

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_139_/CK (DFFRHQX2MTR)                   0.000      1.600 r
  library setup time                                    -0.123      1.477
  data required time                                                1.477
  --------------------------------------------------------------------------
  data required time                                                1.477
  data arrival time                                                -1.469
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_267_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U11700/Y (NOR2X6MTR)                                   0.030      0.266 f
  U1267/Y (INVX6MTR)                                     0.028      0.294 r
  U10431/Y (NAND2X8MTR)                                  0.045      0.339 f
  U1019/Y (BUFX10MTR)                                    0.082      0.421 f
  U15754/Y (INVX8MTR)                                    0.034      0.455 r
  U8772/Y (INVX2MTR)                                     0.058      0.513 f
  U8725/Y (INVX3MTR)                                     0.068      0.581 r
  U8857/Y (OAI211X1MTR)                                  0.125      0.706 f
  U11834/Y (NOR2X1MTR)                                   0.102      0.809 r
  U16213/Y (AND4X4MTR)                                   0.108      0.916 r
  U6502/Y (NAND2X4MTR)                                   0.051      0.967 f
  U5847/Y (NOR2X4MTR)                                    0.070      1.038 r
  U10983/Y (OAI2BB1X4MTR)                                0.098      1.135 r
  U17886/Y (NAND4BX4MTR)                                 0.083      1.218 r
  U3739/Y (INVX1MTR)                                     0.058      1.276 f
  U6231/Y (OAI22X1MTR)                                   0.065      1.341 r
  U9104/Y (AOI21X2MTR)                                   0.064      1.405 f
  U3220/Y (NOR2X1MTR)                                    0.065      1.469 r
  PIM_result_reg_267_/D (DFFRHQX2MTR)                    0.000      1.469 r
  data arrival time                                                 1.469

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_267_/CK (DFFRHQX2MTR)                   0.000      1.600 r
  library setup time                                    -0.123      1.477
  data required time                                                1.477
  --------------------------------------------------------------------------
  data required time                                                1.477
  data arrival time                                                -1.469
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_395_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U11700/Y (NOR2X6MTR)                                   0.030      0.266 f
  U1267/Y (INVX6MTR)                                     0.028      0.294 r
  U10431/Y (NAND2X8MTR)                                  0.045      0.339 f
  U1019/Y (BUFX10MTR)                                    0.082      0.421 f
  U15754/Y (INVX8MTR)                                    0.034      0.455 r
  U8772/Y (INVX2MTR)                                     0.058      0.513 f
  U8725/Y (INVX3MTR)                                     0.068      0.581 r
  U8857/Y (OAI211X1MTR)                                  0.125      0.706 f
  U11834/Y (NOR2X1MTR)                                   0.102      0.809 r
  U16213/Y (AND4X4MTR)                                   0.108      0.916 r
  U6502/Y (NAND2X4MTR)                                   0.051      0.967 f
  U5847/Y (NOR2X4MTR)                                    0.070      1.038 r
  U10983/Y (OAI2BB1X4MTR)                                0.098      1.135 r
  U17886/Y (NAND4BX4MTR)                                 0.083      1.218 r
  U3739/Y (INVX1MTR)                                     0.058      1.276 f
  U6231/Y (OAI22X1MTR)                                   0.065      1.341 r
  U9104/Y (AOI21X2MTR)                                   0.064      1.405 f
  U3219/Y (NOR2X1MTR)                                    0.065      1.469 r
  PIM_result_reg_395_/D (DFFRHQX2MTR)                    0.000      1.469 r
  data arrival time                                                 1.469

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_395_/CK (DFFRHQX2MTR)                   0.000      1.600 r
  library setup time                                    -0.123      1.477
  data required time                                                1.477
  --------------------------------------------------------------------------
  data required time                                                1.477
  data arrival time                                                -1.469
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 r
  U9975/Y (INVX6MTR)                                     0.041      0.169 f
  U9980/Y (CLKNAND2X2MTR)                                0.064      0.233 r
  U9972/Y (BUFX2MTR)                                     0.101      0.334 r
  U8846/Y (OAI22X2MTR)                                   0.057      0.391 f
  U11973/Y (AOI21X2MTR)                                  0.084      0.475 r
  U13520/Y (NAND3BX4MTR)                                 0.081      0.556 f
  U3568/Y (INVX2MTR)                                     0.063      0.618 r
  U4522/Y (NAND2X2MTR)                                   0.050      0.668 f
  U2463/Y (INVX2MTR)                                     0.051      0.719 r
  U1033/Y (OAI21X2MTR)                                   0.070      0.789 f
  U544/Y (AOI21X4MTR)                                    0.106      0.895 r
  U8139/Y (NOR2X2MTR)                                    0.057      0.952 f
  U7263/Y (NOR2X4MTR)                                    0.067      1.019 r
  U7162/Y (NAND2X4MTR)                                   0.061      1.081 f
  U1846/Y (NAND2X6MTR)                                   0.061      1.141 r
  U242/Y (INVX4MTR)                                      0.047      1.188 f
  U1473/Y (INVX2MTR)                                     0.050      1.238 r
  U7920/Y (CLKNAND2X2MTR)                                0.092      1.330 f
  U10888/Y (OAI21BX1MTR)                                 0.091      1.421 r
  U0_BANK_TOP/vACC_2_reg_6__13_/D (DFFRQX2MTR)           0.000      1.421 r
  data arrival time                                                 1.421

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_6__13_/CK (DFFRQX2MTR)          0.000      1.600 r
  library setup time                                    -0.171      1.429
  data required time                                                1.429
  --------------------------------------------------------------------------
  data required time                                                1.429
  data arrival time                                                -1.421
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_179_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U1237/Y (CLKNAND2X12MTR)                               0.034      0.297 r
  U8896/Y (NAND2X8MTR)                                   0.038      0.335 f
  U1095/Y (BUFX6MTR)                                     0.080      0.415 f
  U1053/Y (BUFX4MTR)                                     0.089      0.504 f
  U10474/Y (AOI22X2MTR)                                  0.104      0.608 r
  U17457/Y (OAI211X4MTR)                                 0.110      0.719 f
  U376/Y (NOR2BX2MTR)                                    0.110      0.829 r
  U11298/Y (NAND3BX4MTR)                                 0.095      0.923 f
  U4347/Y (INVX1MTR)                                     0.051      0.974 r
  U10473/Y (NAND2X2MTR)                                  0.059      1.033 f
  U12299/Y (INVX2MTR)                                    0.087      1.120 r
  U2241/Y (AOI22X1MTR)                                   0.069      1.188 f
  U2229/Y (OAI21X1MTR)                                   0.057      1.245 r
  U14280/Y (NOR2X2MTR)                                   0.038      1.283 f
  U1426/Y (NOR2BX2MTR)                                   0.094      1.377 f
  U14393/Y (NOR2X1MTR)                                   0.048      1.425 r
  PIM_result_reg_179_/D (DFFRQX2MTR)                     0.000      1.425 r
  data arrival time                                                 1.425

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_179_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.167      1.433
  data required time                                                1.433
  --------------------------------------------------------------------------
  data required time                                                1.433
  data arrival time                                                -1.425
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 r
  U1363/Y (INVX4MTR)                                     0.042      0.171 f
  U7801/Y (INVX3MTR)                                     0.039      0.210 r
  U1333/Y (NAND2BX4MTR)                                  0.079      0.289 r
  U11450/Y (NAND2BX1MTR)                                 0.069      0.358 r
  U16439/Y (CLKNAND2X2MTR)                               0.042      0.400 f
  U10433/Y (NOR2X2MTR)                                   0.065      0.465 r
  U16440/Y (NAND4X4MTR)                                  0.095      0.561 f
  U3049/Y (INVX1MTR)                                     0.056      0.617 r
  U7904/Y (CLKNAND2X2MTR)                                0.057      0.674 f
  U4965/Y (NOR2X4MTR)                                    0.080      0.754 r
  U642/Y (OAI21X6MTR)                                    0.064      0.818 f
  U11184/Y (AOI21X4MTR)                                  0.093      0.911 r
  U1462/Y (OAI21X8MTR)                                   0.078      0.988 f
  U6476/Y (AOI21X2MTR)                                   0.099      1.087 r
  U5839/Y (XOR2X1MTR)                                    0.083      1.170 r
  U4246/Y (OAI2BB2X4MTR)                                 0.133      1.303 r
  U4238/Y (NOR2X4MTR)                                    0.047      1.350 f
  U11615/Y (OAI21BX2MTR)                                 0.065      1.415 r
  U0_BANK_TOP/vACC_0_reg_4__14_/D (DFFRQX4MTR)           0.000      1.415 r
  data arrival time                                                 1.415

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_4__14_/CK (DFFRQX4MTR)          0.000      1.600 r
  library setup time                                    -0.178      1.422
  data required time                                                1.422
  --------------------------------------------------------------------------
  data required time                                                1.422
  data arrival time                                                -1.415
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U1026/Y (INVX12MTR)                                    0.031      0.144 r
  U10636/Y (CLKNAND2X16MTR)                              0.044      0.188 f
  U11009/Y (CLKNAND2X16MTR)                              0.039      0.227 r
  U15553/Y (INVX4MTR)                                    0.034      0.260 f
  U15554/Y (INVX6MTR)                                    0.043      0.303 r
  U16615/Y (NAND2X2MTR)                                  0.070      0.373 f
  U4109/Y (NOR2X4MTR)                                    0.084      0.457 r
  U10540/Y (OAI21X4MTR)                                  0.067      0.524 f
  U10539/Y (NAND3BX2MTR)                                 0.054      0.577 r
  U16185/Y (NAND3BX4MTR)                                 0.078      0.655 f
  U11236/Y (AOI21X2MTR)                                  0.094      0.749 r
  U8293/Y (XNOR2X2MTR)                                   0.093      0.842 r
  U535/Y (NOR2X4MTR)                                     0.043      0.885 f
  U11033/Y (BUFX4MTR)                                    0.081      0.965 f
  U11714/Y (NAND2X2MTR)                                  0.053      1.018 r
  U10566/Y (OAI2BB1X4MTR)                                0.061      1.080 f
  U11238/Y (AOI21X6MTR)                                  0.080      1.160 r
  U16843/Y (XOR2X2MTR)                                   0.108      1.267 r
  U5281/Y (NOR2X3MTR)                                    0.057      1.325 f
  U14408/Y (NOR3X1MTR)                                   0.091      1.416 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/D (DFFRQX2MTR)
                                                         0.000      1.416 r
  data arrival time                                                 1.416

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/CK (DFFRQX2MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.176      1.424
  data required time                                                1.424
  --------------------------------------------------------------------------
  data required time                                                1.424
  data arrival time                                                -1.416
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1710/Y (NAND3X8MTR)                                   0.112      0.263 f
  U1746/Y (BUFX10MTR)                                    0.102      0.365 f
  U1324/Y (INVX4MTR)                                     0.050      0.415 r
  U2308/Y (NAND2X1MTR)                                   0.061      0.477 f
  U6147/Y (CLKNAND2X2MTR)                                0.046      0.523 r
  U8184/Y (INVX2MTR)                                     0.033      0.556 f
  U15363/Y (NAND3X4MTR)                                  0.036      0.592 r
  U1063/Y (NAND2X4MTR)                                   0.043      0.636 f
  U979/Y (NAND2X3MTR)                                    0.045      0.680 r
  U787/Y (NAND2BX4MTR)                                   0.076      0.757 r
  U8142/Y (NAND2X2MTR)                                   0.047      0.804 f
  U6535/Y (INVX2MTR)                                     0.050      0.854 r
  U8190/Y (NAND2X4MTR)                                   0.061      0.915 f
  U10471/Y (OAI2B1X8MTR)                                 0.106      1.021 r
  U412/Y (NAND2X4MTR)                                    0.060      1.081 f
  U348/Y (NAND2X6MTR)                                    0.052      1.133 r
  U203/Y (NAND2X2MTR)                                    0.066      1.199 f
  U7092/Y (NOR2X2MTR)                                    0.074      1.273 r
  U16128/Y (XOR2X2MTR)                                   0.075      1.349 f
  U17439/Y (OAI22X2MTR)                                  0.067      1.415 r
  U0_BANK_TOP/vACC_1_reg_7__20_/D (DFFRQX2MTR)           0.000      1.415 r
  data arrival time                                                 1.415

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_7__20_/CK (DFFRQX2MTR)          0.000      1.600 r
  library setup time                                    -0.177      1.423
  data required time                                                1.423
  --------------------------------------------------------------------------
  data required time                                                1.423
  data arrival time                                                -1.415
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_156_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U1156/Y (CLKNAND2X8MTR)                                0.061      0.355 f
  U4581/Y (INVX8MTR)                                     0.046      0.401 r
  U3070/Y (INVX2MTR)                                     0.051      0.452 f
  U3531/Y (BUFX4MTR)                                     0.095      0.547 f
  U3510/Y (AOI22X2MTR)                                   0.088      0.635 r
  U4469/Y (OAI211X4MTR)                                  0.114      0.749 f
  U8285/Y (NOR2X2MTR)                                    0.102      0.851 r
  U17624/Y (NAND4X4MTR)                                  0.096      0.947 f
  U3813/Y (NOR2X2MTR)                                    0.136      1.083 r
  U17633/Y (AOI211X4MTR)                                 0.057      1.140 f
  U8058/Y (NAND3X2MTR)                                   0.063      1.203 r
  U176/Y (INVX2MTR)                                      0.049      1.252 f
  U15755/Y (INVX2MTR)                                    0.050      1.301 r
  U15378/Y (AOI211X4MTR)                                 0.061      1.362 f
  U8290/Y (NOR2X1MTR)                                    0.057      1.419 r
  PIM_result_reg_156_/D (DFFRQX4MTR)                     0.000      1.419 r
  data arrival time                                                 1.419

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_156_/CK (DFFRQX4MTR)                    0.000      1.600 r
  library setup time                                    -0.173      1.427
  data required time                                                1.427
  --------------------------------------------------------------------------
  data required time                                                1.427
  data arrival time                                                -1.419
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1710/Y (NAND3X8MTR)                                   0.112      0.263 f
  U1746/Y (BUFX10MTR)                                    0.102      0.365 f
  U1324/Y (INVX4MTR)                                     0.050      0.415 r
  U2308/Y (NAND2X1MTR)                                   0.061      0.477 f
  U6147/Y (CLKNAND2X2MTR)                                0.046      0.523 r
  U8184/Y (INVX2MTR)                                     0.033      0.556 f
  U15363/Y (NAND3X4MTR)                                  0.036      0.592 r
  U1063/Y (NAND2X4MTR)                                   0.043      0.636 f
  U979/Y (NAND2X3MTR)                                    0.045      0.680 r
  U787/Y (NAND2BX4MTR)                                   0.076      0.757 r
  U8142/Y (NAND2X2MTR)                                   0.047      0.804 f
  U6535/Y (INVX2MTR)                                     0.050      0.854 r
  U8190/Y (NAND2X4MTR)                                   0.061      0.915 f
  U10471/Y (OAI2B1X8MTR)                                 0.106      1.021 r
  U412/Y (NAND2X4MTR)                                    0.060      1.081 f
  U348/Y (NAND2X6MTR)                                    0.052      1.133 r
  U203/Y (NAND2X2MTR)                                    0.066      1.199 f
  U7092/Y (NOR2X2MTR)                                    0.074      1.273 r
  U16128/Y (XOR2X2MTR)                                   0.075      1.349 f
  U17437/Y (OAI22X2MTR)                                  0.067      1.415 r
  U0_BANK_TOP/vACC_2_reg_7__20_/D (DFFRQX2MTR)           0.000      1.415 r
  data arrival time                                                 1.415

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_7__20_/CK (DFFRQX2MTR)          0.000      1.600 r
  library setup time                                    -0.177      1.423
  data required time                                                1.423
  --------------------------------------------------------------------------
  data required time                                                1.423
  data arrival time                                                -1.415
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.112      0.112 f
  U1389/Y (BUFX8MTR)                                     0.069      0.181 f
  U1314/Y (NAND2X2MTR)                                   0.057      0.239 r
  U16456/Y (OAI22X1MTR)                                  0.099      0.338 f
  U6198/Y (AOI21X1MTR)                                   0.071      0.409 r
  U5617/Y (CLKAND2X2MTR)                                 0.112      0.521 r
  U5597/Y (AND3X4MTR)                                    0.101      0.622 r
  U4080/Y (INVX2MTR)                                     0.034      0.656 f
  U4979/Y (NOR2X1MTR)                                    0.087      0.743 r
  U11216/Y (NOR2X2MTR)                                   0.049      0.792 f
  U7257/Y (NAND2X2MTR)                                   0.047      0.839 r
  U11234/Y (NAND2X4MTR)                                  0.054      0.893 f
  U9213/Y (NAND2X4MTR)                                   0.052      0.946 r
  U523/Y (NAND2X6MTR)                                    0.051      0.996 f
  U398/Y (AOI21X2MTR)                                    0.091      1.088 r
  U13668/Y (XNOR2X1MTR)                                  0.085      1.173 r
  U1430/Y (OAI2B2X2MTR)                                  0.092      1.265 f
  U7067/Y (NOR2X4MTR)                                    0.064      1.329 r
  U9065/Y (BUFX4MTR)                                     0.081      1.409 r
  U14476/Y (OAI21BX1MTR)                                 0.063      1.473 f
  U0_BANK_TOP/vACC_2_reg_5__12_/D (DFFRHQX2MTR)          0.000      1.473 f
  data arrival time                                                 1.473

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_5__12_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.119      1.481
  data required time                                                1.481
  --------------------------------------------------------------------------
  data required time                                                1.481
  data arrival time                                                -1.473
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_107_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U1156/Y (CLKNAND2X8MTR)                                0.061      0.355 f
  U7634/Y (BUFX6MTR)                                     0.091      0.446 f
  U13436/Y (BUFX4MTR)                                    0.087      0.534 f
  U10688/Y (AOI22X2MTR)                                  0.087      0.621 r
  U17352/Y (OAI211X4MTR)                                 0.119      0.740 f
  U8271/Y (NOR2X3MTR)                                    0.101      0.841 r
  U15720/Y (NAND4X4MTR)                                  0.114      0.955 f
  U15423/Y (INVX4MTR)                                    0.055      1.010 r
  U6459/Y (NAND2X4MTR)                                   0.049      1.059 f
  U3745/Y (INVX2MTR)                                     0.050      1.109 r
  U16197/Y (NAND2X4MTR)                                  0.042      1.151 f
  U17980/Y (NOR2X4MTR)                                   0.066      1.217 r
  U15454/Y (NOR3X4MTR)                                   0.053      1.270 f
  U14219/Y (MXI2X2MTR)                                   0.084      1.354 r
  U10596/Y (AOI2BB1X2MTR)                                0.062      1.416 f
  U14765/Y (NOR2X1MTR)                                   0.056      1.472 r
  PIM_result_reg_107_/D (DFFRHQX4MTR)                    0.000      1.472 r
  data arrival time                                                 1.472

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_107_/CK (DFFRHQX4MTR)                   0.000      1.600 r
  library setup time                                    -0.120      1.480
  data required time                                                1.480
  --------------------------------------------------------------------------
  data required time                                                1.480
  data arrival time                                                -1.472
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.142      0.142 r
  U9359/Y (NAND2X6MTR)                                   0.064      0.206 f
  U11079/Y (INVX12MTR)                                   0.054      0.260 r
  U8612/Y (NAND2X8MTR)                                   0.048      0.308 f
  U1322/Y (INVX4MTR)                                     0.051      0.359 r
  U16459/Y (CLKNAND2X2MTR)                               0.045      0.404 f
  U11131/Y (OAI2BB1X2MTR)                                0.041      0.444 r
  U1190/Y (AOI21X2MTR)                                   0.030      0.475 f
  U6803/Y (CLKNAND2X2MTR)                                0.046      0.521 r
  U5556/Y (NAND2X2MTR)                                   0.044      0.564 f
  U6048/Y (INVX2MTR)                                     0.065      0.629 r
  U2492/Y (NAND2X3MTR)                                   0.063      0.692 f
  U2410/Y (AOI21X2MTR)                                   0.135      0.827 r
  U3349/Y (OAI21X2MTR)                                   0.120      0.948 f
  U4872/Y (OAI2BB1X2MTR)                                 0.111      1.059 f
  U5321/Y (AOI2B1X2MTR)                                  0.072      1.131 r
  U1625/Y (XNOR2X1MTR)                                   0.085      1.216 r
  U5286/Y (NOR2X2MTR)                                    0.054      1.270 f
  U10682/Y (NOR2X3MTR)                                   0.072      1.342 r
  U11412/Y (BUFX4MTR)                                    0.085      1.428 r
  U11498/Y (OAI21BX2MTR)                                 0.050      1.478 f
  U0_BANK_TOP/vACC_1_reg_5__13_/D (DFFRHQX2MTR)          0.000      1.478 f
  data arrival time                                                 1.478

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_5__13_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.114      1.486
  data required time                                                1.486
  --------------------------------------------------------------------------
  data required time                                                1.486
  data arrival time                                                -1.478
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_493_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U1156/Y (CLKNAND2X8MTR)                                0.061      0.355 f
  U7634/Y (BUFX6MTR)                                     0.091      0.446 f
  U13436/Y (BUFX4MTR)                                    0.087      0.534 f
  U10688/Y (AOI22X2MTR)                                  0.087      0.621 r
  U17352/Y (OAI211X4MTR)                                 0.119      0.740 f
  U8271/Y (NOR2X3MTR)                                    0.101      0.841 r
  U15720/Y (NAND4X4MTR)                                  0.114      0.955 f
  U15423/Y (INVX4MTR)                                    0.055      1.010 r
  U6459/Y (NAND2X4MTR)                                   0.049      1.059 f
  U3745/Y (INVX2MTR)                                     0.050      1.109 r
  U16197/Y (NAND2X4MTR)                                  0.042      1.151 f
  U1976/Y (AOI2BB1X2MTR)                                 0.125      1.276 f
  U11052/Y (OAI2B1X4MTR)                                 0.048      1.324 r
  U14181/Y (AOI22X4MTR)                                  0.079      1.403 f
  U14515/Y (NOR2X1MTR)                                   0.065      1.469 r
  PIM_result_reg_493_/D (DFFRHQX2MTR)                    0.000      1.469 r
  data arrival time                                                 1.469

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_493_/CK (DFFRHQX2MTR)                   0.000      1.600 r
  library setup time                                    -0.123      1.477
  data required time                                                1.477
  --------------------------------------------------------------------------
  data required time                                                1.477
  data arrival time                                                -1.469
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_365_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U1156/Y (CLKNAND2X8MTR)                                0.061      0.355 f
  U7634/Y (BUFX6MTR)                                     0.091      0.446 f
  U13436/Y (BUFX4MTR)                                    0.087      0.534 f
  U10688/Y (AOI22X2MTR)                                  0.087      0.621 r
  U17352/Y (OAI211X4MTR)                                 0.119      0.740 f
  U8271/Y (NOR2X3MTR)                                    0.101      0.841 r
  U15720/Y (NAND4X4MTR)                                  0.114      0.955 f
  U15423/Y (INVX4MTR)                                    0.055      1.010 r
  U6459/Y (NAND2X4MTR)                                   0.049      1.059 f
  U3745/Y (INVX2MTR)                                     0.050      1.109 r
  U16197/Y (NAND2X4MTR)                                  0.042      1.151 f
  U1976/Y (AOI2BB1X2MTR)                                 0.125      1.276 f
  U11052/Y (OAI2B1X4MTR)                                 0.048      1.324 r
  U14181/Y (AOI22X4MTR)                                  0.079      1.403 f
  U14516/Y (NOR2X1MTR)                                   0.065      1.469 r
  PIM_result_reg_365_/D (DFFRHQX2MTR)                    0.000      1.469 r
  data arrival time                                                 1.469

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_365_/CK (DFFRHQX2MTR)                   0.000      1.600 r
  library setup time                                    -0.123      1.477
  data required time                                                1.477
  --------------------------------------------------------------------------
  data required time                                                1.477
  data arrival time                                                -1.469
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_237_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U1156/Y (CLKNAND2X8MTR)                                0.061      0.355 f
  U7634/Y (BUFX6MTR)                                     0.091      0.446 f
  U13436/Y (BUFX4MTR)                                    0.087      0.534 f
  U10688/Y (AOI22X2MTR)                                  0.087      0.621 r
  U17352/Y (OAI211X4MTR)                                 0.119      0.740 f
  U8271/Y (NOR2X3MTR)                                    0.101      0.841 r
  U15720/Y (NAND4X4MTR)                                  0.114      0.955 f
  U15423/Y (INVX4MTR)                                    0.055      1.010 r
  U6459/Y (NAND2X4MTR)                                   0.049      1.059 f
  U3745/Y (INVX2MTR)                                     0.050      1.109 r
  U16197/Y (NAND2X4MTR)                                  0.042      1.151 f
  U1976/Y (AOI2BB1X2MTR)                                 0.125      1.276 f
  U11052/Y (OAI2B1X4MTR)                                 0.048      1.324 r
  U14181/Y (AOI22X4MTR)                                  0.079      1.403 f
  U14517/Y (NOR2X1MTR)                                   0.065      1.469 r
  PIM_result_reg_237_/D (DFFRHQX2MTR)                    0.000      1.469 r
  data arrival time                                                 1.469

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_237_/CK (DFFRHQX2MTR)                   0.000      1.600 r
  library setup time                                    -0.123      1.477
  data required time                                                1.477
  --------------------------------------------------------------------------
  data required time                                                1.477
  data arrival time                                                -1.469
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_109_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U1156/Y (CLKNAND2X8MTR)                                0.061      0.355 f
  U7634/Y (BUFX6MTR)                                     0.091      0.446 f
  U13436/Y (BUFX4MTR)                                    0.087      0.534 f
  U10688/Y (AOI22X2MTR)                                  0.087      0.621 r
  U17352/Y (OAI211X4MTR)                                 0.119      0.740 f
  U8271/Y (NOR2X3MTR)                                    0.101      0.841 r
  U15720/Y (NAND4X4MTR)                                  0.114      0.955 f
  U15423/Y (INVX4MTR)                                    0.055      1.010 r
  U6459/Y (NAND2X4MTR)                                   0.049      1.059 f
  U3745/Y (INVX2MTR)                                     0.050      1.109 r
  U16197/Y (NAND2X4MTR)                                  0.042      1.151 f
  U1976/Y (AOI2BB1X2MTR)                                 0.125      1.276 f
  U11052/Y (OAI2B1X4MTR)                                 0.048      1.324 r
  U14181/Y (AOI22X4MTR)                                  0.079      1.403 f
  U14518/Y (NOR2X1MTR)                                   0.065      1.469 r
  PIM_result_reg_109_/D (DFFRHQX2MTR)                    0.000      1.469 r
  data arrival time                                                 1.469

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_109_/CK (DFFRHQX2MTR)                   0.000      1.600 r
  library setup time                                    -0.123      1.477
  data required time                                                1.477
  --------------------------------------------------------------------------
  data required time                                                1.477
  data arrival time                                                -1.469
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1710/Y (NAND3X8MTR)                                   0.112      0.263 f
  U1746/Y (BUFX10MTR)                                    0.102      0.365 f
  U1311/Y (BUFX8MTR)                                     0.070      0.435 f
  U6216/Y (NOR2X2MTR)                                    0.052      0.488 r
  U6189/Y (INVX2MTR)                                     0.032      0.520 f
  U1138/Y (CLKNAND2X2MTR)                                0.039      0.559 r
  U15463/Y (AND2X4MTR)                                   0.104      0.662 r
  U2046/Y (NOR2X2MTR)                                    0.053      0.715 f
  U5476/Y (NAND2BX4MTR)                                  0.096      0.810 f
  U8199/Y (NAND2BX4MTR)                                  0.092      0.903 f
  U4832/Y (INVX2MTR)                                     0.054      0.956 r
  U7233/Y (NAND2X2MTR)                                   0.044      1.001 f
  U7109/Y (NAND2BX4MTR)                                  0.084      1.084 f
  U9557/Y (NAND2X3MTR)                                   0.052      1.136 r
  U3703/Y (NAND3X8MTR)                                   0.084      1.220 f
  U2187/Y (NAND2X2MTR)                                   0.046      1.267 r
  U8634/Y (NAND2X1MTR)                                   0.083      1.349 f
  U3199/Y (INVX4MTR)                                     0.062      1.411 r
  U8472/Y (OAI21X1MTR)                                   0.063      1.474 f
  U0_BANK_TOP/vACC_0_reg_0__21_/D (DFFRQX4MTR)           0.000      1.474 f
  data arrival time                                                 1.474

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_0__21_/CK (DFFRQX4MTR)          0.000      1.600 r
  library setup time                                    -0.118      1.482
  data required time                                                1.482
  --------------------------------------------------------------------------
  data required time                                                1.482
  data arrival time                                                -1.474
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1661/Y (NAND3X12MTR)                                  0.096      0.247 f
  U8911/Y (BUFX10MTR)                                    0.094      0.341 f
  U637/Y (BUFX6MTR)                                      0.071      0.412 f
  U563/Y (CLKOR2X4MTR)                                   0.078      0.489 f
  U1199/Y (OAI2B1X4MTR)                                  0.101      0.590 f
  U924/Y (OAI21X6MTR)                                    0.051      0.641 r
  U1592/Y (NAND2X2MTR)                                   0.069      0.710 f
  U716/Y (OAI21X2MTR)                                    0.103      0.813 r
  U7296/Y (NAND2X4MTR)                                   0.060      0.872 f
  U12465/Y (NAND2X6MTR)                                  0.051      0.924 r
  U12408/Y (NAND2X2MTR)                                  0.054      0.977 f
  U5828/Y (NAND2X4MTR)                                   0.050      1.027 r
  U6420/Y (NAND2X4MTR)                                   0.041      1.068 f
  U7142/Y (NAND2X4MTR)                                   0.041      1.108 r
  U5765/Y (NAND2X4MTR)                                   0.047      1.156 f
  U15349/Y (NAND3X8MTR)                                  0.050      1.206 r
  U2196/Y (INVX2MTR)                                     0.046      1.252 f
  U3209/Y (NOR2X4MTR)                                    0.079      1.331 r
  U17705/Y (NOR2X4MTR)                                   0.045      1.376 f
  U15669/Y (OAI21X2MTR)                                  0.069      1.445 r
  U0_BANK_TOP/vACC_0_reg_2__17_/D (DFFRHQX1MTR)          0.000      1.445 r
  data arrival time                                                 1.445

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_2__17_/CK (DFFRHQX1MTR)         0.000      1.600 r
  library setup time                                    -0.147      1.453
  data required time                                                1.453
  --------------------------------------------------------------------------
  data required time                                                1.453
  data arrival time                                                -1.445
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1661/Y (NAND3X12MTR)                                  0.096      0.247 f
  U8911/Y (BUFX10MTR)                                    0.094      0.341 f
  U637/Y (BUFX6MTR)                                      0.071      0.412 f
  U563/Y (CLKOR2X4MTR)                                   0.078      0.489 f
  U1199/Y (OAI2B1X4MTR)                                  0.101      0.590 f
  U924/Y (OAI21X6MTR)                                    0.051      0.641 r
  U1592/Y (NAND2X2MTR)                                   0.069      0.710 f
  U716/Y (OAI21X2MTR)                                    0.103      0.813 r
  U7296/Y (NAND2X4MTR)                                   0.060      0.872 f
  U12465/Y (NAND2X6MTR)                                  0.051      0.924 r
  U12408/Y (NAND2X2MTR)                                  0.054      0.977 f
  U5828/Y (NAND2X4MTR)                                   0.050      1.027 r
  U6420/Y (NAND2X4MTR)                                   0.041      1.068 f
  U7142/Y (NAND2X4MTR)                                   0.041      1.108 r
  U5765/Y (NAND2X4MTR)                                   0.047      1.156 f
  U15349/Y (NAND3X8MTR)                                  0.050      1.206 r
  U2196/Y (INVX2MTR)                                     0.046      1.252 f
  U3209/Y (NOR2X4MTR)                                    0.079      1.331 r
  U17705/Y (NOR2X4MTR)                                   0.045      1.376 f
  U4696/Y (OAI21X2MTR)                                   0.069      1.445 r
  U0_BANK_TOP/vACC_3_reg_2__17_/D (DFFRHQX1MTR)          0.000      1.445 r
  data arrival time                                                 1.445

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_2__17_/CK (DFFRHQX1MTR)         0.000      1.600 r
  library setup time                                    -0.147      1.453
  data required time                                                1.453
  --------------------------------------------------------------------------
  data required time                                                1.453
  data arrival time                                                -1.445
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.115      0.115 f
  U1378/Y (INVX8MTR)                                     0.041      0.156 r
  U6954/Y (INVX6MTR)                                     0.039      0.195 f
  U1316/Y (NOR2X2MTR)                                    0.087      0.283 r
  U8450/Y (NAND2BX4MTR)                                  0.082      0.364 f
  U3124/Y (INVX2MTR)                                     0.060      0.425 r
  U4582/Y (AOI2BB1X2MTR)                                 0.114      0.538 r
  U5993/Y (NAND3X4MTR)                                   0.084      0.623 f
  U7944/Y (INVX2MTR)                                     0.045      0.668 r
  U7942/Y (NAND2X2MTR)                                   0.055      0.723 f
  U14281/Y (OAI2BB1X2MTR)                                0.109      0.833 f
  U5358/Y (NAND2X2MTR)                                   0.051      0.884 r
  U8051/Y (NAND2X4MTR)                                   0.045      0.929 f
  U4778/Y (NAND2X4MTR)                                   0.048      0.977 r
  U4267/Y (NAND2X8MTR)                                   0.053      1.031 f
  U2804/Y (AOI21X2MTR)                                   0.085      1.116 r
  U300/Y (XNOR2X1MTR)                                    0.086      1.202 r
  U3708/Y (NOR2X2MTR)                                    0.058      1.259 f
  U7053/Y (NOR2X4MTR)                                    0.074      1.333 r
  U1413/Y (NAND2X2MTR)                                   0.058      1.390 f
  U7873/Y (NAND2X4MTR)                                   0.049      1.439 r
  U8981/Y (OAI22X2MTR)                                   0.050      1.489 f
  U0_BANK_TOP/vACC_3_reg_0__2_/D (DFFRHQX4MTR)           0.000      1.489 f
  data arrival time                                                 1.489

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_0__2_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.103      1.497
  data required time                                                1.497
  --------------------------------------------------------------------------
  data required time                                                1.497
  data arrival time                                                -1.489
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_355_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U11700/Y (NOR2X6MTR)                                   0.030      0.266 f
  U1267/Y (INVX6MTR)                                     0.028      0.294 r
  U10431/Y (NAND2X8MTR)                                  0.045      0.339 f
  U15461/Y (INVX8MTR)                                    0.055      0.394 r
  U1018/Y (INVX4MTR)                                     0.048      0.441 f
  U9976/Y (CLKNAND2X2MTR)                                0.036      0.477 r
  U10087/Y (NAND2X1MTR)                                  0.067      0.544 f
  U10081/Y (NOR2X1MTR)                                   0.205      0.749 r
  U6585/Y (NAND2X2MTR)                                   0.129      0.878 f
  U372/Y (NOR2X2MTR)                                     0.150      1.028 r
  U2294/Y (NAND2X1MTR)                                   0.091      1.119 f
  U4799/Y (OAI211X2MTR)                                  0.061      1.180 r
  U9157/Y (AOI211X1MTR)                                  0.060      1.240 f
  U2208/Y (OAI21X1MTR)                                   0.054      1.294 r
  U100/Y (AOI211X2MTR)                                   0.057      1.351 f
  U15034/Y (NOR2X1MTR)                                   0.066      1.417 r
  PIM_result_reg_355_/D (DFFRQX1MTR)                     0.000      1.417 r
  data arrival time                                                 1.417

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_355_/CK (DFFRQX1MTR)                    0.000      1.600 r
  library setup time                                    -0.174      1.426
  data required time                                                1.426
  --------------------------------------------------------------------------
  data required time                                                1.426
  data arrival time                                                -1.417
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.125      0.125 r
  U968/Y (INVX6MTR)                                      0.034      0.159 f
  U1203/Y (CLKNAND2X2MTR)                                0.072      0.231 r
  U6254/Y (INVX3MTR)                                     0.058      0.289 f
  U4624/Y (INVX2MTR)                                     0.051      0.340 r
  U10812/Y (OAI22X1MTR)                                  0.069      0.409 f
  U7642/Y (AOI21X2MTR)                                   0.089      0.498 r
  U8574/Y (NAND3X2MTR)                                   0.097      0.595 f
  U7492/Y (INVX3MTR)                                     0.070      0.665 r
  U9818/Y (NAND2X3MTR)                                   0.059      0.724 f
  U8263/Y (AOI21X4MTR)                                   0.103      0.827 r
  U1536/Y (OAI21X4MTR)                                   0.072      0.899 f
  U4821/Y (NAND2X4MTR)                                   0.050      0.950 r
  U9355/Y (NAND2X8MTR)                                   0.050      1.000 f
  U1658/Y (XNOR2X1MTR)                                   0.107      1.107 f
  U8034/Y (AOI22X2MTR)                                   0.075      1.182 r
  U7998/Y (OAI2BB1X2MTR)                                 0.068      1.250 f
  U7080/Y (NOR2X2MTR)                                    0.099      1.349 r
  U19581/Y (OAI222X2MTR)                                 0.101      1.450 f
  U0_BANK_TOP/vACC_0_reg_2__8_/D (DFFRQX2MTR)            0.000      1.450 f
  data arrival time                                                 1.450

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_2__8_/CK (DFFRQX2MTR)           0.000      1.600 r
  library setup time                                    -0.142      1.458
  data required time                                                1.458
  --------------------------------------------------------------------------
  data required time                                                1.458
  data arrival time                                                -1.450
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1710/Y (NAND3X8MTR)                                   0.112      0.263 f
  U1746/Y (BUFX10MTR)                                    0.102      0.365 f
  U1311/Y (BUFX8MTR)                                     0.070      0.435 f
  U6216/Y (NOR2X2MTR)                                    0.052      0.488 r
  U6189/Y (INVX2MTR)                                     0.032      0.520 f
  U1138/Y (CLKNAND2X2MTR)                                0.039      0.559 r
  U15463/Y (AND2X4MTR)                                   0.104      0.662 r
  U2046/Y (NOR2X2MTR)                                    0.053      0.715 f
  U5476/Y (NAND2BX4MTR)                                  0.096      0.810 f
  U8199/Y (NAND2BX4MTR)                                  0.092      0.903 f
  U4832/Y (INVX2MTR)                                     0.054      0.956 r
  U7233/Y (NAND2X2MTR)                                   0.044      1.001 f
  U7109/Y (NAND2BX4MTR)                                  0.084      1.084 f
  U9557/Y (NAND2X3MTR)                                   0.052      1.136 r
  U3703/Y (NAND3X8MTR)                                   0.084      1.220 f
  U4236/Y (INVX4MTR)                                     0.065      1.285 r
  U2768/Y (OAI21X6MTR)                                   0.056      1.342 f
  U2174/Y (NAND3X2MTR)                                   0.054      1.396 r
  U6292/Y (OAI2B11X2MTR)                                 0.067      1.463 f
  U0_BANK_TOP/vACC_0_reg_0__16_/D (DFFRHQX1MTR)          0.000      1.463 f
  data arrival time                                                 1.463

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_0__16_/CK (DFFRHQX1MTR)         0.000      1.600 r
  library setup time                                    -0.129      1.471
  data required time                                                1.471
  --------------------------------------------------------------------------
  data required time                                                1.471
  data arrival time                                                -1.463
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_446_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.116      0.116 r
  U2076/Y (INVX8MTR)                                     0.027      0.143 f
  U766/Y (NAND2X12MTR)                                   0.042      0.184 r
  U10440/Y (NOR2X8MTR)                                   0.031      0.215 f
  U15327/Y (NAND3X6MTR)                                  0.038      0.253 r
  U16513/Y (OAI2B1X8MTR)                                 0.049      0.301 f
  U1211/Y (INVX8MTR)                                     0.037      0.338 r
  U1111/Y (BUFX8MTR)                                     0.073      0.411 r
  U11060/Y (INVX4MTR)                                    0.047      0.458 f
  U16207/Y (AOI22X4MTR)                                  0.102      0.560 r
  U16271/Y (OAI211X8MTR)                                 0.090      0.650 f
  U8414/Y (INVX4MTR)                                     0.058      0.708 r
  U15622/Y (CLKNAND2X4MTR)                               0.056      0.764 f
  U4736/Y (NAND3X2MTR)                                   0.089      0.852 r
  U13824/Y (INVX1MTR)                                    0.049      0.901 f
  U5630/Y (AOI21X1MTR)                                   0.089      0.990 r
  U4314/Y (NAND4BX2MTR)                                  0.122      1.112 f
  U18024/Y (AOI31X4MTR)                                  0.123      1.235 r
  U16050/Y (NOR2X2MTR)                                   0.053      1.287 f
  U18034/Y (AOI211X4MTR)                                 0.118      1.405 r
  U6700/Y (NOR2X1MTR)                                    0.060      1.465 f
  PIM_result_reg_446_/D (DFFRHQX1MTR)                    0.000      1.465 f
  data arrival time                                                 1.465

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_446_/CK (DFFRHQX1MTR)                   0.000      1.600 r
  library setup time                                    -0.126      1.474
  data required time                                                1.474
  --------------------------------------------------------------------------
  data required time                                                1.474
  data arrival time                                                -1.465
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_62_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.116      0.116 r
  U2076/Y (INVX8MTR)                                     0.027      0.143 f
  U766/Y (NAND2X12MTR)                                   0.042      0.184 r
  U10440/Y (NOR2X8MTR)                                   0.031      0.215 f
  U15327/Y (NAND3X6MTR)                                  0.038      0.253 r
  U16513/Y (OAI2B1X8MTR)                                 0.049      0.301 f
  U1211/Y (INVX8MTR)                                     0.037      0.338 r
  U1111/Y (BUFX8MTR)                                     0.073      0.411 r
  U11060/Y (INVX4MTR)                                    0.047      0.458 f
  U16207/Y (AOI22X4MTR)                                  0.102      0.560 r
  U16271/Y (OAI211X8MTR)                                 0.090      0.650 f
  U8414/Y (INVX4MTR)                                     0.058      0.708 r
  U15622/Y (CLKNAND2X4MTR)                               0.056      0.764 f
  U4736/Y (NAND3X2MTR)                                   0.089      0.852 r
  U13824/Y (INVX1MTR)                                    0.049      0.901 f
  U5630/Y (AOI21X1MTR)                                   0.089      0.990 r
  U4314/Y (NAND4BX2MTR)                                  0.122      1.112 f
  U18024/Y (AOI31X4MTR)                                  0.123      1.235 r
  U16050/Y (NOR2X2MTR)                                   0.053      1.287 f
  U18034/Y (AOI211X4MTR)                                 0.118      1.405 r
  U18038/Y (NOR2X1MTR)                                   0.060      1.465 f
  PIM_result_reg_62_/D (DFFRHQX1MTR)                     0.000      1.465 f
  data arrival time                                                 1.465

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_62_/CK (DFFRHQX1MTR)                    0.000      1.600 r
  library setup time                                    -0.126      1.474
  data required time                                                1.474
  --------------------------------------------------------------------------
  data required time                                                1.474
  data arrival time                                                -1.465
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_190_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.116      0.116 r
  U2076/Y (INVX8MTR)                                     0.027      0.143 f
  U766/Y (NAND2X12MTR)                                   0.042      0.184 r
  U10440/Y (NOR2X8MTR)                                   0.031      0.215 f
  U15327/Y (NAND3X6MTR)                                  0.038      0.253 r
  U16513/Y (OAI2B1X8MTR)                                 0.049      0.301 f
  U1211/Y (INVX8MTR)                                     0.037      0.338 r
  U1111/Y (BUFX8MTR)                                     0.073      0.411 r
  U11060/Y (INVX4MTR)                                    0.047      0.458 f
  U16207/Y (AOI22X4MTR)                                  0.102      0.560 r
  U16271/Y (OAI211X8MTR)                                 0.090      0.650 f
  U8414/Y (INVX4MTR)                                     0.058      0.708 r
  U15622/Y (CLKNAND2X4MTR)                               0.056      0.764 f
  U4736/Y (NAND3X2MTR)                                   0.089      0.852 r
  U13824/Y (INVX1MTR)                                    0.049      0.901 f
  U5630/Y (AOI21X1MTR)                                   0.089      0.990 r
  U4314/Y (NAND4BX2MTR)                                  0.122      1.112 f
  U18024/Y (AOI31X4MTR)                                  0.123      1.235 r
  U16050/Y (NOR2X2MTR)                                   0.053      1.287 f
  U18034/Y (AOI211X4MTR)                                 0.118      1.405 r
  U18037/Y (NOR2X1MTR)                                   0.060      1.465 f
  PIM_result_reg_190_/D (DFFRHQX1MTR)                    0.000      1.465 f
  data arrival time                                                 1.465

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_190_/CK (DFFRHQX1MTR)                   0.000      1.600 r
  library setup time                                    -0.126      1.474
  data required time                                                1.474
  --------------------------------------------------------------------------
  data required time                                                1.474
  data arrival time                                                -1.465
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_318_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.116      0.116 r
  U2076/Y (INVX8MTR)                                     0.027      0.143 f
  U766/Y (NAND2X12MTR)                                   0.042      0.184 r
  U10440/Y (NOR2X8MTR)                                   0.031      0.215 f
  U15327/Y (NAND3X6MTR)                                  0.038      0.253 r
  U16513/Y (OAI2B1X8MTR)                                 0.049      0.301 f
  U1211/Y (INVX8MTR)                                     0.037      0.338 r
  U1111/Y (BUFX8MTR)                                     0.073      0.411 r
  U11060/Y (INVX4MTR)                                    0.047      0.458 f
  U16207/Y (AOI22X4MTR)                                  0.102      0.560 r
  U16271/Y (OAI211X8MTR)                                 0.090      0.650 f
  U8414/Y (INVX4MTR)                                     0.058      0.708 r
  U15622/Y (CLKNAND2X4MTR)                               0.056      0.764 f
  U4736/Y (NAND3X2MTR)                                   0.089      0.852 r
  U13824/Y (INVX1MTR)                                    0.049      0.901 f
  U5630/Y (AOI21X1MTR)                                   0.089      0.990 r
  U4314/Y (NAND4BX2MTR)                                  0.122      1.112 f
  U18024/Y (AOI31X4MTR)                                  0.123      1.235 r
  U16050/Y (NOR2X2MTR)                                   0.053      1.287 f
  U18034/Y (AOI211X4MTR)                                 0.118      1.405 r
  U18035/Y (NOR2X1MTR)                                   0.060      1.465 f
  PIM_result_reg_318_/D (DFFRHQX1MTR)                    0.000      1.465 f
  data arrival time                                                 1.465

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_318_/CK (DFFRHQX1MTR)                   0.000      1.600 r
  library setup time                                    -0.126      1.474
  data required time                                                1.474
  --------------------------------------------------------------------------
  data required time                                                1.474
  data arrival time                                                -1.465
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1661/Y (NAND3X12MTR)                                  0.096      0.247 f
  U1726/Y (INVX12MTR)                                    0.059      0.306 r
  U9753/Y (INVX6MTR)                                     0.035      0.341 f
  U9744/Y (INVX2MTR)                                     0.076      0.417 r
  U7657/Y (CLKNAND2X2MTR)                                0.057      0.475 f
  U6779/Y (NAND3X2MTR)                                   0.060      0.534 r
  U714/Y (AND2X4MTR)                                     0.112      0.647 r
  U2996/Y (NOR2X2MTR)                                    0.059      0.706 f
  U4452/Y (NOR2X2MTR)                                    0.085      0.791 r
  U3364/Y (INVX2MTR)                                     0.049      0.840 f
  U10827/Y (NAND2BX2MTR)                                 0.101      0.940 f
  U3774/Y (NOR2X1MTR)                                    0.063      1.003 r
  U1382/Y (OAI2BB1X2MTR)                                 0.126      1.129 r
  U15349/Y (NAND3X8MTR)                                  0.093      1.222 f
  U6115/Y (AOI21X1MTR)                                   0.102      1.323 r
  U17725/Y (NOR2X3MTR)                                   0.056      1.379 f
  U17740/Y (OAI22X2MTR)                                  0.058      1.437 r
  U0_BANK_TOP/vACC_1_reg_2__20_/D (DFFRHQX1MTR)          0.000      1.437 r
  data arrival time                                                 1.437

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_2__20_/CK (DFFRHQX1MTR)         0.000      1.600 r
  library setup time                                    -0.155      1.445
  data required time                                                1.445
  --------------------------------------------------------------------------
  data required time                                                1.445
  data arrival time                                                -1.437
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U1026/Y (INVX12MTR)                                    0.031      0.144 r
  U10636/Y (CLKNAND2X16MTR)                              0.044      0.188 f
  U11009/Y (CLKNAND2X16MTR)                              0.039      0.227 r
  U10709/Y (NAND2X12MTR)                                 0.042      0.269 f
  U2141/Y (INVX20MTR)                                    0.047      0.316 r
  U10996/Y (INVX20MTR)                                   0.043      0.359 f
  U10462/Y (BUFX14MTR)                                   0.072      0.431 f
  U8476/Y (INVX8MTR)                                     0.027      0.458 r
  U472/Y (NAND2X6MTR)                                    0.045      0.503 f
  U15396/Y (NOR2X4MTR)                                   0.074      0.577 r
  U15853/S (ADDHX4MTR)                                   0.107      0.683 r
  U15922/Y (OR2X2MTR)                                    0.096      0.779 r
  U11202/Y (OAI2BB1X4MTR)                                0.099      0.878 r
  U11181/Y (XNOR2X8MTR)                                  0.065      0.943 f
  U11005/Y (INVX3MTR)                                    0.038      0.981 r
  U382/Y (NAND2X3MTR)                                    0.045      1.026 f
  U15830/Y (AOI21X4MTR)                                  0.092      1.118 r
  U13734/Y (OAI21X6MTR)                                  0.076      1.194 f
  U15762/Y (AOI21X8MTR)                                  0.091      1.285 r
  U86/Y (XOR2X1MTR)                                      0.079      1.364 r
  U15488/Y (NOR2BX2MTR)                                  0.106      1.470 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_7_/D (DFFRHQX2MTR)
                                                         0.000      1.470 r
  data arrival time                                                 1.470

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_7_/CK (DFFRHQX2MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.122      1.478
  data required time                                                1.478
  --------------------------------------------------------------------------
  data required time                                                1.478
  data arrival time                                                -1.470
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U12245/Y (NAND3X12MTR)                                 0.098      0.249 f
  U12144/Y (INVX20MTR)                                   0.054      0.302 r
  U1725/Y (INVX6MTR)                                     0.041      0.344 f
  U10229/Y (INVX3MTR)                                    0.054      0.397 r
  U1839/Y (AND2X1MTR)                                    0.091      0.488 r
  U8792/Y (AOI21X2MTR)                                   0.029      0.517 f
  U1069/Y (OAI21X2MTR)                                   0.084      0.601 r
  U776/Y (BUFX2MTR)                                      0.102      0.703 r
  U8748/Y (CLKNAND2X2MTR)                                0.137      0.840 f
  U5446/Y (INVX4MTR)                                     0.084      0.924 r
  U2390/Y (NAND2BX8MTR)                                  0.092      1.016 r
  U11416/Y (OR2X4MTR)                                    0.086      1.102 r
  U3767/Y (NOR2X8MTR)                                    0.036      1.139 f
  U6426/Y (INVX6MTR)                                     0.045      1.184 r
  U159/Y (BUFX4MTR)                                      0.084      1.268 r
  U3733/Y (CLKNAND2X4MTR)                                0.067      1.335 f
  U11481/Y (OAI21BX2MTR)                                 0.086      1.421 r
  U0_BANK_TOP/vACC_2_reg_4__12_/D (DFFRQX2MTR)           0.000      1.421 r
  data arrival time                                                 1.421

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_4__12_/CK (DFFRQX2MTR)          0.000      1.600 r
  library setup time                                    -0.171      1.429
  data required time                                                1.429
  --------------------------------------------------------------------------
  data required time                                                1.429
  data arrival time                                                -1.421
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U1026/Y (INVX12MTR)                                    0.031      0.144 r
  U10636/Y (CLKNAND2X16MTR)                              0.044      0.188 f
  U11009/Y (CLKNAND2X16MTR)                              0.039      0.227 r
  U10709/Y (NAND2X12MTR)                                 0.042      0.269 f
  U2141/Y (INVX20MTR)                                    0.047      0.316 r
  U11017/Y (INVX18MTR)                                   0.043      0.359 f
  U10398/Y (INVX16MTR)                                   0.034      0.393 r
  U549/Y (INVX10MTR)                                     0.027      0.421 f
  U16135/Y (NOR2X8MTR)                                   0.048      0.468 r
  U10443/Y (INVX4MTR)                                    0.050      0.518 f
  U10718/Y (NOR2X4MTR)                                   0.067      0.585 r
  U11092/Y (OAI21X2MTR)                                  0.071      0.655 f
  U15366/Y (OAI2BB1X4MTR)                                0.070      0.725 r
  U10957/Y (XNOR2X8MTR)                                  0.081      0.806 r
  U10956/Y (XNOR2X8MTR)                                  0.101      0.907 r
  U15958/Y (XNOR2X8MTR)                                  0.101      1.009 r
  U16067/Y (XNOR2X8MTR)                                  0.098      1.107 r
  U15724/Y (NAND2X2MTR)                                  0.086      1.193 f
  U7070/Y (AND2X1MTR)                                    0.118      1.311 f
  U7946/Y (XNOR2X1MTR)                                   0.099      1.411 f
  U6675/Y (NOR2X1MTR)                                    0.059      1.469 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_6_/D (DFFRHQX2MTR)
                                                         0.000      1.469 r
  data arrival time                                                 1.469

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_6_/CK (DFFRHQX2MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.122      1.478
  data required time                                                1.478
  --------------------------------------------------------------------------
  data required time                                                1.478
  data arrival time                                                -1.469
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_251_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U10104/Y (NAND2X4MTR)                                  0.043      0.337 f
  U1154/Y (INVX4MTR)                                     0.048      0.385 r
  U16555/Y (INVX4MTR)                                    0.043      0.428 f
  U11825/Y (AOI22X1MTR)                                  0.082      0.510 r
  U16268/Y (OAI211X4MTR)                                 0.101      0.611 f
  U3928/Y (NOR2X3MTR)                                    0.095      0.707 r
  U16073/Y (NAND4X4MTR)                                  0.078      0.785 f
  U17418/Y (NOR2X4MTR)                                   0.086      0.871 r
  U17419/Y (NAND2X4MTR)                                  0.059      0.930 f
  U13233/Y (NOR2X4MTR)                                   0.071      1.001 r
  U17828/Y (NAND3X4MTR)                                  0.067      1.068 f
  U18064/Y (NOR3X4MTR)                                   0.086      1.154 r
  U18065/Y (NOR4X2MTR)                                   0.080      1.234 f
  U18093/Y (OAI22X2MTR)                                  0.072      1.306 r
  U18094/Y (AOI21X2MTR)                                  0.060      1.366 f
  U3230/Y (NOR2X1MTR)                                    0.058      1.424 r
  PIM_result_reg_251_/D (DFFRQX2MTR)                     0.000      1.424 r
  data arrival time                                                 1.424

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_251_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.167      1.433
  data required time                                                1.433
  --------------------------------------------------------------------------
  data required time                                                1.433
  data arrival time                                                -1.424
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_379_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U10104/Y (NAND2X4MTR)                                  0.043      0.337 f
  U1154/Y (INVX4MTR)                                     0.048      0.385 r
  U16555/Y (INVX4MTR)                                    0.043      0.428 f
  U11825/Y (AOI22X1MTR)                                  0.082      0.510 r
  U16268/Y (OAI211X4MTR)                                 0.101      0.611 f
  U3928/Y (NOR2X3MTR)                                    0.095      0.707 r
  U16073/Y (NAND4X4MTR)                                  0.078      0.785 f
  U17418/Y (NOR2X4MTR)                                   0.086      0.871 r
  U17419/Y (NAND2X4MTR)                                  0.059      0.930 f
  U13233/Y (NOR2X4MTR)                                   0.071      1.001 r
  U17828/Y (NAND3X4MTR)                                  0.067      1.068 f
  U18064/Y (NOR3X4MTR)                                   0.086      1.154 r
  U18065/Y (NOR4X2MTR)                                   0.080      1.234 f
  U18093/Y (OAI22X2MTR)                                  0.072      1.306 r
  U18094/Y (AOI21X2MTR)                                  0.060      1.366 f
  U3231/Y (NOR2X1MTR)                                    0.058      1.424 r
  PIM_result_reg_379_/D (DFFRQX2MTR)                     0.000      1.424 r
  data arrival time                                                 1.424

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_379_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.167      1.433
  data required time                                                1.433
  --------------------------------------------------------------------------
  data required time                                                1.433
  data arrival time                                                -1.424
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 r
  U9975/Y (INVX6MTR)                                     0.041      0.169 f
  U9980/Y (CLKNAND2X2MTR)                                0.064      0.233 r
  U9972/Y (BUFX2MTR)                                     0.101      0.334 r
  U8846/Y (OAI22X2MTR)                                   0.057      0.391 f
  U11973/Y (AOI21X2MTR)                                  0.084      0.475 r
  U13520/Y (NAND3BX4MTR)                                 0.081      0.556 f
  U3568/Y (INVX2MTR)                                     0.063      0.618 r
  U4522/Y (NAND2X2MTR)                                   0.050      0.668 f
  U2463/Y (INVX2MTR)                                     0.051      0.719 r
  U1033/Y (OAI21X2MTR)                                   0.070      0.789 f
  U544/Y (AOI21X4MTR)                                    0.106      0.895 r
  U8139/Y (NOR2X2MTR)                                    0.057      0.952 f
  U7263/Y (NOR2X4MTR)                                    0.067      1.019 r
  U7162/Y (NAND2X4MTR)                                   0.061      1.081 f
  U1846/Y (NAND2X6MTR)                                   0.061      1.141 r
  U1844/Y (INVX2MTR)                                     0.038      1.179 f
  U1845/Y (INVX2MTR)                                     0.046      1.225 r
  U108/Y (NAND2X2MTR)                                    0.091      1.315 f
  U7069/Y (OAI21BX2MTR)                                  0.098      1.414 r
  U0_BANK_TOP/vACC_0_reg_6__13_/D (DFFRQX4MTR)           0.000      1.414 r
  data arrival time                                                 1.414

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_6__13_/CK (DFFRQX4MTR)          0.000      1.600 r
  library setup time                                    -0.178      1.422
  data required time                                                1.422
  --------------------------------------------------------------------------
  data required time                                                1.422
  data arrival time                                                -1.414
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 r
  U9975/Y (INVX6MTR)                                     0.041      0.169 f
  U9980/Y (CLKNAND2X2MTR)                                0.064      0.233 r
  U9972/Y (BUFX2MTR)                                     0.101      0.334 r
  U8846/Y (OAI22X2MTR)                                   0.057      0.391 f
  U11973/Y (AOI21X2MTR)                                  0.084      0.475 r
  U13520/Y (NAND3BX4MTR)                                 0.081      0.556 f
  U3568/Y (INVX2MTR)                                     0.063      0.618 r
  U4522/Y (NAND2X2MTR)                                   0.050      0.668 f
  U2463/Y (INVX2MTR)                                     0.051      0.719 r
  U1033/Y (OAI21X2MTR)                                   0.070      0.789 f
  U544/Y (AOI21X4MTR)                                    0.106      0.895 r
  U8139/Y (NOR2X2MTR)                                    0.057      0.952 f
  U7263/Y (NOR2X4MTR)                                    0.067      1.019 r
  U7162/Y (NAND2X4MTR)                                   0.061      1.081 f
  U1846/Y (NAND2X6MTR)                                   0.061      1.141 r
  U1844/Y (INVX2MTR)                                     0.038      1.179 f
  U1845/Y (INVX2MTR)                                     0.046      1.225 r
  U108/Y (NAND2X2MTR)                                    0.091      1.315 f
  U9048/Y (OAI21BX2MTR)                                  0.098      1.414 r
  U0_BANK_TOP/vACC_0_reg_6__12_/D (DFFRQX4MTR)           0.000      1.414 r
  data arrival time                                                 1.414

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_6__12_/CK (DFFRQX4MTR)          0.000      1.600 r
  library setup time                                    -0.178      1.422
  data required time                                                1.422
  --------------------------------------------------------------------------
  data required time                                                1.422
  data arrival time                                                -1.414
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 r
  U9975/Y (INVX6MTR)                                     0.041      0.169 f
  U9980/Y (CLKNAND2X2MTR)                                0.064      0.233 r
  U9972/Y (BUFX2MTR)                                     0.101      0.334 r
  U8846/Y (OAI22X2MTR)                                   0.057      0.391 f
  U11973/Y (AOI21X2MTR)                                  0.084      0.475 r
  U13520/Y (NAND3BX4MTR)                                 0.081      0.556 f
  U3568/Y (INVX2MTR)                                     0.063      0.618 r
  U4522/Y (NAND2X2MTR)                                   0.050      0.668 f
  U2463/Y (INVX2MTR)                                     0.051      0.719 r
  U1033/Y (OAI21X2MTR)                                   0.070      0.789 f
  U544/Y (AOI21X4MTR)                                    0.106      0.895 r
  U8139/Y (NOR2X2MTR)                                    0.057      0.952 f
  U7263/Y (NOR2X4MTR)                                    0.067      1.019 r
  U7162/Y (NAND2X4MTR)                                   0.061      1.081 f
  U1846/Y (NAND2X6MTR)                                   0.061      1.141 r
  U1844/Y (INVX2MTR)                                     0.038      1.179 f
  U1845/Y (INVX2MTR)                                     0.046      1.225 r
  U108/Y (NAND2X2MTR)                                    0.091      1.315 f
  U11073/Y (OAI21BX2MTR)                                 0.098      1.414 r
  U0_BANK_TOP/vACC_0_reg_6__9_/D (DFFRQX4MTR)            0.000      1.414 r
  data arrival time                                                 1.414

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_6__9_/CK (DFFRQX4MTR)           0.000      1.600 r
  library setup time                                    -0.178      1.422
  data required time                                                1.422
  --------------------------------------------------------------------------
  data required time                                                1.422
  data arrival time                                                -1.414
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.121      0.121 r
  U1026/Y (INVX12MTR)                                    0.028      0.149 f
  U10636/Y (CLKNAND2X16MTR)                              0.034      0.183 r
  U11009/Y (CLKNAND2X16MTR)                              0.042      0.226 f
  U10222/Y (INVX4MTR)                                    0.064      0.289 r
  U1037/Y (BUFX4MTR)                                     0.085      0.375 r
  U6733/Y (OAI21X1MTR)                                   0.073      0.448 f
  U848/Y (NOR2X2MTR)                                     0.145      0.593 r
  U8577/Y (BUFX4MTR)                                     0.112      0.704 r
  U8462/Y (INVX2MTR)                                     0.035      0.740 f
  U16887/Y (NAND2BX2MTR)                                 0.097      0.837 f
  U16888/Y (INVX2MTR)                                    0.062      0.899 r
  U7316/Y (NAND2X2MTR)                                   0.064      0.963 f
  U11297/Y (OAI2BB1X4MTR)                                0.047      1.010 r
  U7237/Y (CLKNAND2X2MTR)                                0.043      1.052 f
  U5831/Y (NAND2X2MTR)                                   0.052      1.104 r
  U16157/Y (INVX2MTR)                                    0.036      1.141 f
  U17283/Y (XNOR2X2MTR)                                  0.088      1.228 r
  U11720/Y (NAND4X2MTR)                                  0.115      1.343 f
  U2782/Y (NOR2X2MTR)                                    0.099      1.442 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/D (DFFRHQX1MTR)
                                                         0.000      1.442 r
  data arrival time                                                 1.442

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/CK (DFFRHQX1MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.150      1.450
  data required time                                                1.450
  --------------------------------------------------------------------------
  data required time                                                1.450
  data arrival time                                                -1.442
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1710/Y (NAND3X8MTR)                                   0.112      0.263 f
  U1746/Y (BUFX10MTR)                                    0.102      0.365 f
  U1311/Y (BUFX8MTR)                                     0.070      0.435 f
  U6216/Y (NOR2X2MTR)                                    0.052      0.488 r
  U6189/Y (INVX2MTR)                                     0.032      0.520 f
  U1138/Y (CLKNAND2X2MTR)                                0.039      0.559 r
  U15463/Y (AND2X4MTR)                                   0.104      0.662 r
  U2046/Y (NOR2X2MTR)                                    0.053      0.715 f
  U5476/Y (NAND2BX4MTR)                                  0.096      0.810 f
  U8199/Y (NAND2BX4MTR)                                  0.092      0.903 f
  U4832/Y (INVX2MTR)                                     0.054      0.956 r
  U7233/Y (NAND2X2MTR)                                   0.044      1.001 f
  U7109/Y (NAND2BX4MTR)                                  0.084      1.084 f
  U9557/Y (NAND2X3MTR)                                   0.052      1.136 r
  U3703/Y (NAND3X8MTR)                                   0.084      1.220 f
  U4236/Y (INVX4MTR)                                     0.065      1.285 r
  U2768/Y (OAI21X6MTR)                                   0.056      1.342 f
  U2176/Y (NAND3X2MTR)                                   0.054      1.396 r
  U19797/Y (OAI211X2MTR)                                 0.067      1.462 f
  U0_BANK_TOP/vACC_3_reg_0__16_/D (DFFRHQX1MTR)          0.000      1.462 f
  data arrival time                                                 1.462

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_0__16_/CK (DFFRHQX1MTR)         0.000      1.600 r
  library setup time                                    -0.129      1.471
  data required time                                                1.471
  --------------------------------------------------------------------------
  data required time                                                1.471
  data arrival time                                                -1.462
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_277_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.116      0.116 r
  U2076/Y (INVX8MTR)                                     0.027      0.143 f
  U766/Y (NAND2X12MTR)                                   0.042      0.184 r
  U10440/Y (NOR2X8MTR)                                   0.031      0.215 f
  U15327/Y (NAND3X6MTR)                                  0.038      0.253 r
  U16513/Y (OAI2B1X8MTR)                                 0.049      0.301 f
  U1211/Y (INVX8MTR)                                     0.037      0.338 r
  U5613/Y (BUFX10MTR)                                    0.073      0.411 r
  U17409/Y (INVX4MTR)                                    0.045      0.456 f
  U4352/Y (NAND2X1MTR)                                   0.039      0.495 r
  U17604/Y (NAND2X2MTR)                                  0.054      0.549 f
  U16216/Y (NOR2X4MTR)                                   0.099      0.647 r
  U17605/Y (NAND3X2MTR)                                  0.085      0.732 f
  U17611/Y (NOR2X2MTR)                                   0.097      0.830 r
  U17631/Y (NAND3X2MTR)                                  0.099      0.928 f
  U17632/Y (AOI2BB1X2MTR)                                0.117      1.045 r
  U17755/Y (INVX2MTR)                                    0.049      1.094 f
  U8046/Y (NOR2X2MTR)                                    0.073      1.167 r
  U10438/Y (INVX2MTR)                                    0.051      1.218 f
  U14314/Y (OAI22X1MTR)                                  0.059      1.278 r
  U1989/Y (NOR4X1MTR)                                    0.084      1.361 f
  U15066/Y (NOR2X1MTR)                                   0.062      1.423 r
  PIM_result_reg_277_/D (DFFRQX2MTR)                     0.000      1.423 r
  data arrival time                                                 1.423

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_277_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.168      1.432
  data required time                                                1.432
  --------------------------------------------------------------------------
  data required time                                                1.432
  data arrival time                                                -1.423
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_149_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.116      0.116 r
  U2076/Y (INVX8MTR)                                     0.027      0.143 f
  U766/Y (NAND2X12MTR)                                   0.042      0.184 r
  U10440/Y (NOR2X8MTR)                                   0.031      0.215 f
  U15327/Y (NAND3X6MTR)                                  0.038      0.253 r
  U16513/Y (OAI2B1X8MTR)                                 0.049      0.301 f
  U1211/Y (INVX8MTR)                                     0.037      0.338 r
  U5613/Y (BUFX10MTR)                                    0.073      0.411 r
  U17409/Y (INVX4MTR)                                    0.045      0.456 f
  U4352/Y (NAND2X1MTR)                                   0.039      0.495 r
  U17604/Y (NAND2X2MTR)                                  0.054      0.549 f
  U16216/Y (NOR2X4MTR)                                   0.099      0.647 r
  U17605/Y (NAND3X2MTR)                                  0.085      0.732 f
  U17611/Y (NOR2X2MTR)                                   0.097      0.830 r
  U17631/Y (NAND3X2MTR)                                  0.099      0.928 f
  U17632/Y (AOI2BB1X2MTR)                                0.117      1.045 r
  U17755/Y (INVX2MTR)                                    0.049      1.094 f
  U8046/Y (NOR2X2MTR)                                    0.073      1.167 r
  U10438/Y (INVX2MTR)                                    0.051      1.218 f
  U14314/Y (OAI22X1MTR)                                  0.059      1.278 r
  U1989/Y (NOR4X1MTR)                                    0.084      1.361 f
  U15120/Y (NOR2X1MTR)                                   0.062      1.423 r
  PIM_result_reg_149_/D (DFFRQX2MTR)                     0.000      1.423 r
  data arrival time                                                 1.423

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_149_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.168      1.432
  data required time                                                1.432
  --------------------------------------------------------------------------
  data required time                                                1.432
  data arrival time                                                -1.423
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_405_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.116      0.116 r
  U2076/Y (INVX8MTR)                                     0.027      0.143 f
  U766/Y (NAND2X12MTR)                                   0.042      0.184 r
  U10440/Y (NOR2X8MTR)                                   0.031      0.215 f
  U15327/Y (NAND3X6MTR)                                  0.038      0.253 r
  U16513/Y (OAI2B1X8MTR)                                 0.049      0.301 f
  U1211/Y (INVX8MTR)                                     0.037      0.338 r
  U5613/Y (BUFX10MTR)                                    0.073      0.411 r
  U17409/Y (INVX4MTR)                                    0.045      0.456 f
  U4352/Y (NAND2X1MTR)                                   0.039      0.495 r
  U17604/Y (NAND2X2MTR)                                  0.054      0.549 f
  U16216/Y (NOR2X4MTR)                                   0.099      0.647 r
  U17605/Y (NAND3X2MTR)                                  0.085      0.732 f
  U17611/Y (NOR2X2MTR)                                   0.097      0.830 r
  U17631/Y (NAND3X2MTR)                                  0.099      0.928 f
  U17632/Y (AOI2BB1X2MTR)                                0.117      1.045 r
  U17755/Y (INVX2MTR)                                    0.049      1.094 f
  U8046/Y (NOR2X2MTR)                                    0.073      1.167 r
  U10438/Y (INVX2MTR)                                    0.051      1.218 f
  U14314/Y (OAI22X1MTR)                                  0.059      1.278 r
  U1989/Y (NOR4X1MTR)                                    0.084      1.361 f
  U15012/Y (NOR2X1MTR)                                   0.062      1.423 r
  PIM_result_reg_405_/D (DFFRQX2MTR)                     0.000      1.423 r
  data arrival time                                                 1.423

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_405_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.168      1.432
  data required time                                                1.432
  --------------------------------------------------------------------------
  data required time                                                1.432
  data arrival time                                                -1.423
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U12245/Y (NAND3X12MTR)                                 0.098      0.249 f
  U12144/Y (INVX20MTR)                                   0.054      0.302 r
  U1723/Y (INVX12MTR)                                    0.031      0.333 f
  U598/Y (INVX8MTR)                                      0.036      0.369 r
  U1291/Y (BUFX8MTR)                                     0.072      0.442 r
  U1888/Y (CLKNAND2X2MTR)                                0.051      0.493 f
  U2643/Y (NAND4X4MTR)                                   0.046      0.538 r
  U918/Y (AND2X4MTR)                                     0.106      0.645 r
  U8724/Y (NOR2X1MTR)                                    0.066      0.710 f
  U3948/Y (NOR2X2MTR)                                    0.108      0.818 r
  U2904/Y (NAND2X2MTR)                                   0.094      0.912 f
  U493/Y (NOR2X2MTR)                                     0.082      0.994 r
  U6441/Y (CLKNAND2X2MTR)                                0.058      1.052 f
  U7162/Y (NAND2X4MTR)                                   0.052      1.104 r
  U2223/Y (NAND2X4MTR)                                   0.049      1.154 f
  U1608/Y (NAND3X6MTR)                                   0.062      1.216 r
  U7460/Y (AOI21X1MTR)                                   0.108      1.324 f
  U14416/Y (OAI31X1MTR)                                  0.134      1.458 r
  U0_BANK_TOP/vACC_3_reg_6__16_/D (DFFRHQX2MTR)          0.000      1.458 r
  data arrival time                                                 1.458

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_6__16_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.133      1.467
  data required time                                                1.467
  --------------------------------------------------------------------------
  data required time                                                1.467
  data arrival time                                                -1.458
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U12245/Y (NAND3X12MTR)                                 0.098      0.249 f
  U12144/Y (INVX20MTR)                                   0.054      0.302 r
  U1723/Y (INVX12MTR)                                    0.031      0.333 f
  U598/Y (INVX8MTR)                                      0.036      0.369 r
  U1291/Y (BUFX8MTR)                                     0.072      0.442 r
  U1888/Y (CLKNAND2X2MTR)                                0.051      0.493 f
  U2643/Y (NAND4X4MTR)                                   0.046      0.538 r
  U918/Y (AND2X4MTR)                                     0.106      0.645 r
  U8724/Y (NOR2X1MTR)                                    0.066      0.710 f
  U3948/Y (NOR2X2MTR)                                    0.108      0.818 r
  U2904/Y (NAND2X2MTR)                                   0.094      0.912 f
  U493/Y (NOR2X2MTR)                                     0.082      0.994 r
  U6441/Y (CLKNAND2X2MTR)                                0.058      1.052 f
  U7162/Y (NAND2X4MTR)                                   0.052      1.104 r
  U2223/Y (NAND2X4MTR)                                   0.049      1.154 f
  U1608/Y (NAND3X6MTR)                                   0.062      1.216 r
  U7460/Y (AOI21X1MTR)                                   0.108      1.324 f
  U14479/Y (OAI31X1MTR)                                  0.134      1.458 r
  U0_BANK_TOP/vACC_0_reg_6__16_/D (DFFRHQX2MTR)          0.000      1.458 r
  data arrival time                                                 1.458

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_6__16_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.133      1.467
  data required time                                                1.467
  --------------------------------------------------------------------------
  data required time                                                1.467
  data arrival time                                                -1.458
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U12245/Y (NAND3X12MTR)                                 0.098      0.249 f
  U12144/Y (INVX20MTR)                                   0.054      0.302 r
  U1723/Y (INVX12MTR)                                    0.031      0.333 f
  U598/Y (INVX8MTR)                                      0.036      0.369 r
  U1291/Y (BUFX8MTR)                                     0.072      0.442 r
  U1888/Y (CLKNAND2X2MTR)                                0.051      0.493 f
  U2643/Y (NAND4X4MTR)                                   0.046      0.538 r
  U918/Y (AND2X4MTR)                                     0.106      0.645 r
  U8724/Y (NOR2X1MTR)                                    0.066      0.710 f
  U3948/Y (NOR2X2MTR)                                    0.108      0.818 r
  U2904/Y (NAND2X2MTR)                                   0.094      0.912 f
  U493/Y (NOR2X2MTR)                                     0.082      0.994 r
  U6441/Y (CLKNAND2X2MTR)                                0.058      1.052 f
  U7162/Y (NAND2X4MTR)                                   0.052      1.104 r
  U2223/Y (NAND2X4MTR)                                   0.049      1.154 f
  U1608/Y (NAND3X6MTR)                                   0.062      1.216 r
  U7460/Y (AOI21X1MTR)                                   0.108      1.324 f
  U14412/Y (OAI31X1MTR)                                  0.134      1.458 r
  U0_BANK_TOP/vACC_1_reg_6__16_/D (DFFRHQX2MTR)          0.000      1.458 r
  data arrival time                                                 1.458

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_6__16_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.133      1.467
  data required time                                                1.467
  --------------------------------------------------------------------------
  data required time                                                1.467
  data arrival time                                                -1.458
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U12245/Y (NAND3X12MTR)                                 0.098      0.249 f
  U12144/Y (INVX20MTR)                                   0.054      0.302 r
  U1723/Y (INVX12MTR)                                    0.031      0.333 f
  U598/Y (INVX8MTR)                                      0.036      0.369 r
  U1291/Y (BUFX8MTR)                                     0.072      0.442 r
  U1888/Y (CLKNAND2X2MTR)                                0.051      0.493 f
  U2643/Y (NAND4X4MTR)                                   0.046      0.538 r
  U918/Y (AND2X4MTR)                                     0.106      0.645 r
  U8724/Y (NOR2X1MTR)                                    0.066      0.710 f
  U3948/Y (NOR2X2MTR)                                    0.108      0.818 r
  U2904/Y (NAND2X2MTR)                                   0.094      0.912 f
  U493/Y (NOR2X2MTR)                                     0.082      0.994 r
  U6441/Y (CLKNAND2X2MTR)                                0.058      1.052 f
  U7162/Y (NAND2X4MTR)                                   0.052      1.104 r
  U2223/Y (NAND2X4MTR)                                   0.049      1.154 f
  U1608/Y (NAND3X6MTR)                                   0.062      1.216 r
  U7460/Y (AOI21X1MTR)                                   0.108      1.324 f
  U14414/Y (OAI31X1MTR)                                  0.134      1.458 r
  U0_BANK_TOP/vACC_2_reg_6__16_/D (DFFRHQX2MTR)          0.000      1.458 r
  data arrival time                                                 1.458

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_6__16_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.133      1.467
  data required time                                                1.467
  --------------------------------------------------------------------------
  data required time                                                1.467
  data arrival time                                                -1.458
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_443_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.116      0.116 r
  U2076/Y (INVX8MTR)                                     0.027      0.143 f
  U766/Y (NAND2X12MTR)                                   0.042      0.184 r
  U10440/Y (NOR2X8MTR)                                   0.031      0.215 f
  U15327/Y (NAND3X6MTR)                                  0.038      0.253 r
  U16513/Y (OAI2B1X8MTR)                                 0.049      0.301 f
  U1211/Y (INVX8MTR)                                     0.037      0.338 r
  U1111/Y (BUFX8MTR)                                     0.073      0.411 r
  U11060/Y (INVX4MTR)                                    0.047      0.458 f
  U16207/Y (AOI22X4MTR)                                  0.102      0.560 r
  U16271/Y (OAI211X8MTR)                                 0.090      0.650 f
  U8414/Y (INVX4MTR)                                     0.058      0.708 r
  U15622/Y (CLKNAND2X4MTR)                               0.056      0.764 f
  U4736/Y (NAND3X2MTR)                                   0.089      0.852 r
  U13824/Y (INVX1MTR)                                    0.049      0.901 f
  U5630/Y (AOI21X1MTR)                                   0.089      0.990 r
  U4314/Y (NAND4BX2MTR)                                  0.122      1.112 f
  U18024/Y (AOI31X4MTR)                                  0.123      1.235 r
  U10486/Y (OAI22X2MTR)                                  0.067      1.302 f
  U14202/Y (AOI21X2MTR)                                  0.108      1.410 r
  U14608/Y (NOR2X1MTR)                                   0.056      1.467 f
  PIM_result_reg_443_/D (DFFRHQX1MTR)                    0.000      1.467 f
  data arrival time                                                 1.467

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_443_/CK (DFFRHQX1MTR)                   0.000      1.600 r
  library setup time                                    -0.125      1.475
  data required time                                                1.475
  --------------------------------------------------------------------------
  data required time                                                1.475
  data arrival time                                                -1.467
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_59_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.116      0.116 r
  U2076/Y (INVX8MTR)                                     0.027      0.143 f
  U766/Y (NAND2X12MTR)                                   0.042      0.184 r
  U10440/Y (NOR2X8MTR)                                   0.031      0.215 f
  U15327/Y (NAND3X6MTR)                                  0.038      0.253 r
  U16513/Y (OAI2B1X8MTR)                                 0.049      0.301 f
  U1211/Y (INVX8MTR)                                     0.037      0.338 r
  U1111/Y (BUFX8MTR)                                     0.073      0.411 r
  U11060/Y (INVX4MTR)                                    0.047      0.458 f
  U16207/Y (AOI22X4MTR)                                  0.102      0.560 r
  U16271/Y (OAI211X8MTR)                                 0.090      0.650 f
  U8414/Y (INVX4MTR)                                     0.058      0.708 r
  U15622/Y (CLKNAND2X4MTR)                               0.056      0.764 f
  U4736/Y (NAND3X2MTR)                                   0.089      0.852 r
  U13824/Y (INVX1MTR)                                    0.049      0.901 f
  U5630/Y (AOI21X1MTR)                                   0.089      0.990 r
  U4314/Y (NAND4BX2MTR)                                  0.122      1.112 f
  U18024/Y (AOI31X4MTR)                                  0.123      1.235 r
  U10486/Y (OAI22X2MTR)                                  0.067      1.302 f
  U14202/Y (AOI21X2MTR)                                  0.108      1.410 r
  U14611/Y (NOR2X1MTR)                                   0.056      1.467 f
  PIM_result_reg_59_/D (DFFRHQX1MTR)                     0.000      1.467 f
  data arrival time                                                 1.467

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_59_/CK (DFFRHQX1MTR)                    0.000      1.600 r
  library setup time                                    -0.125      1.475
  data required time                                                1.475
  --------------------------------------------------------------------------
  data required time                                                1.475
  data arrival time                                                -1.467
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_187_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.116      0.116 r
  U2076/Y (INVX8MTR)                                     0.027      0.143 f
  U766/Y (NAND2X12MTR)                                   0.042      0.184 r
  U10440/Y (NOR2X8MTR)                                   0.031      0.215 f
  U15327/Y (NAND3X6MTR)                                  0.038      0.253 r
  U16513/Y (OAI2B1X8MTR)                                 0.049      0.301 f
  U1211/Y (INVX8MTR)                                     0.037      0.338 r
  U1111/Y (BUFX8MTR)                                     0.073      0.411 r
  U11060/Y (INVX4MTR)                                    0.047      0.458 f
  U16207/Y (AOI22X4MTR)                                  0.102      0.560 r
  U16271/Y (OAI211X8MTR)                                 0.090      0.650 f
  U8414/Y (INVX4MTR)                                     0.058      0.708 r
  U15622/Y (CLKNAND2X4MTR)                               0.056      0.764 f
  U4736/Y (NAND3X2MTR)                                   0.089      0.852 r
  U13824/Y (INVX1MTR)                                    0.049      0.901 f
  U5630/Y (AOI21X1MTR)                                   0.089      0.990 r
  U4314/Y (NAND4BX2MTR)                                  0.122      1.112 f
  U18024/Y (AOI31X4MTR)                                  0.123      1.235 r
  U10486/Y (OAI22X2MTR)                                  0.067      1.302 f
  U14202/Y (AOI21X2MTR)                                  0.108      1.410 r
  U14610/Y (NOR2X1MTR)                                   0.056      1.467 f
  PIM_result_reg_187_/D (DFFRHQX1MTR)                    0.000      1.467 f
  data arrival time                                                 1.467

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_187_/CK (DFFRHQX1MTR)                   0.000      1.600 r
  library setup time                                    -0.125      1.475
  data required time                                                1.475
  --------------------------------------------------------------------------
  data required time                                                1.475
  data arrival time                                                -1.467
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_315_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.116      0.116 r
  U2076/Y (INVX8MTR)                                     0.027      0.143 f
  U766/Y (NAND2X12MTR)                                   0.042      0.184 r
  U10440/Y (NOR2X8MTR)                                   0.031      0.215 f
  U15327/Y (NAND3X6MTR)                                  0.038      0.253 r
  U16513/Y (OAI2B1X8MTR)                                 0.049      0.301 f
  U1211/Y (INVX8MTR)                                     0.037      0.338 r
  U1111/Y (BUFX8MTR)                                     0.073      0.411 r
  U11060/Y (INVX4MTR)                                    0.047      0.458 f
  U16207/Y (AOI22X4MTR)                                  0.102      0.560 r
  U16271/Y (OAI211X8MTR)                                 0.090      0.650 f
  U8414/Y (INVX4MTR)                                     0.058      0.708 r
  U15622/Y (CLKNAND2X4MTR)                               0.056      0.764 f
  U4736/Y (NAND3X2MTR)                                   0.089      0.852 r
  U13824/Y (INVX1MTR)                                    0.049      0.901 f
  U5630/Y (AOI21X1MTR)                                   0.089      0.990 r
  U4314/Y (NAND4BX2MTR)                                  0.122      1.112 f
  U18024/Y (AOI31X4MTR)                                  0.123      1.235 r
  U10486/Y (OAI22X2MTR)                                  0.067      1.302 f
  U14202/Y (AOI21X2MTR)                                  0.108      1.410 r
  U14609/Y (NOR2X1MTR)                                   0.056      1.467 f
  PIM_result_reg_315_/D (DFFRHQX1MTR)                    0.000      1.467 f
  data arrival time                                                 1.467

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_315_/CK (DFFRHQX1MTR)                   0.000      1.600 r
  library setup time                                    -0.125      1.475
  data required time                                                1.475
  --------------------------------------------------------------------------
  data required time                                                1.475
  data arrival time                                                -1.467
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.123      0.123 f
  U7090/Y (INVX8MTR)                                     0.038      0.161 r
  U9999/Y (CLKNAND2X2MTR)                                0.086      0.247 f
  U9998/Y (INVX1MTR)                                     0.084      0.331 r
  U2710/Y (NAND2X1MTR)                                   0.071      0.402 f
  U10126/Y (OAI211X2MTR)                                 0.055      0.457 r
  U1059/Y (NAND3BX4MTR)                                  0.101      0.558 r
  U3030/Y (INVX1MTR)                                     0.047      0.605 f
  U6098/Y (NAND2X2MTR)                                   0.055      0.659 r
  U3988/Y (INVX2MTR)                                     0.049      0.708 f
  U5936/Y (NOR2X2MTR)                                    0.094      0.801 r
  U4369/Y (NAND2X2MTR)                                   0.069      0.870 f
  U3815/Y (INVX2MTR)                                     0.059      0.930 r
  U15325/Y (NAND2X2MTR)                                  0.061      0.990 f
  U2817/Y (OAI21X4MTR)                                   0.107      1.097 r
  U3212/Y (NAND3X8MTR)                                   0.100      1.197 f
  U3203/Y (NAND2X2MTR)                                   0.068      1.265 r
  U3687/Y (OAI211X4MTR)                                  0.078      1.343 f
  U2762/Y (OAI21X1MTR)                                   0.073      1.416 r
  U0_BANK_TOP/vACC_3_reg_1__18_/D (DFFRQX1MTR)           0.000      1.416 r
  data arrival time                                                 1.416

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_1__18_/CK (DFFRQX1MTR)          0.000      1.600 r
  library setup time                                    -0.175      1.425
  data required time                                                1.425
  --------------------------------------------------------------------------
  data required time                                                1.425
  data arrival time                                                -1.416
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_0_/CK (DFFRQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_0_/Q (DFFRQX1MTR)
                                                         0.230      0.230 f
  U16419/Y (CLKNAND2X2MTR)                               0.051      0.281 r
  U3160/Y (INVX1MTR)                                     0.057      0.337 f
  U7709/Y (AOI22X2MTR)                                   0.091      0.428 r
  U3095/Y (AND2X2MTR)                                    0.116      0.544 r
  U6138/Y (NAND3X4MTR)                                   0.089      0.634 f
  U4563/Y (INVX2MTR)                                     0.058      0.692 r
  U5491/Y (NAND2X3MTR)                                   0.061      0.752 f
  U4405/Y (INVX2MTR)                                     0.040      0.792 r
  U4890/Y (AOI21X2MTR)                                   0.063      0.854 f
  U9191/Y (OAI21X6MTR)                                   0.053      0.907 r
  U586/Y (NAND2X4MTR)                                    0.055      0.963 f
  U11260/Y (NAND2X6MTR)                                  0.054      1.017 r
  U11250/Y (OAI2BB1X4MTR)                                0.102      1.118 r
  U15429/Y (OAI2B1X8MTR)                                 0.048      1.166 f
  U15422/Y (INVX8MTR)                                    0.036      1.202 r
  U14669/Y (NAND2X12MTR)                                 0.040      1.242 f
  U10535/Y (NAND2X4MTR)                                  0.041      1.283 r
  U11117/Y (INVX3MTR)                                    0.034      1.317 f
  U11309/Y (NOR2X1MTR)                                   0.052      1.369 r
  U11354/Y (NAND2X2MTR)                                  0.051      1.420 f
  U1650/Y (OAI2B11X2MTR)                                 0.042      1.462 r
  U0_BANK_TOP/vACC_2_reg_4__17_/D (DFFRHQX2MTR)          0.000      1.462 r
  data arrival time                                                 1.462

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_4__17_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.129      1.471
  data required time                                                1.471
  --------------------------------------------------------------------------
  data required time                                                1.471
  data arrival time                                                -1.462
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.116      0.116 f
  U9317/Y (INVX3MTR)                                     0.040      0.156 r
  U1221/Y (CLKNAND2X2MTR)                                0.052      0.207 f
  U5689/Y (INVX2MTR)                                     0.080      0.288 r
  U10774/Y (CLKNAND2X2MTR)                               0.052      0.340 f
  U1110/Y (NOR2BX2MTR)                                   0.088      0.428 f
  U6862/Y (OAI211X2MTR)                                  0.085      0.514 r
  U7640/Y (INVX2MTR)                                     0.047      0.560 f
  U3063/Y (NAND2X3MTR)                                   0.055      0.615 r
  U6737/Y (INVX3MTR)                                     0.045      0.660 f
  U8350/Y (NOR2X6MTR)                                    0.076      0.736 r
  U1491/Y (OAI21X4MTR)                                   0.071      0.807 f
  U10557/Y (AOI21X6MTR)                                  0.081      0.888 r
  U10798/Y (OAI21X6MTR)                                  0.064      0.953 f
  U1577/Y (BUFX10MTR)                                    0.083      1.035 f
  U330/Y (AOI2B1X2MTR)                                   0.075      1.111 r
  U3257/Y (XNOR2X1MTR)                                   0.100      1.210 r
  U3723/Y (AOI2B1X4MTR)                                  0.075      1.285 f
  U4241/Y (NAND2X2MTR)                                   0.054      1.338 r
  U7055/Y (NAND2X2MTR)                                   0.060      1.398 f
  U9053/Y (OAI22X2MTR)                                   0.062      1.460 r
  U0_BANK_TOP/vACC_1_reg_2__1_/D (DFFRHQX2MTR)           0.000      1.460 r
  data arrival time                                                 1.460

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_2__1_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.131      1.469
  data required time                                                1.469
  --------------------------------------------------------------------------
  data required time                                                1.469
  data arrival time                                                -1.460
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1710/Y (NAND3X8MTR)                                   0.112      0.263 f
  U1670/Y (INVX12MTR)                                    0.069      0.332 r
  U1276/Y (BUFX6MTR)                                     0.081      0.412 r
  U710/Y (NAND2X1MTR)                                    0.059      0.471 f
  U1132/Y (OAI2B11X2MTR)                                 0.052      0.523 r
  U1068/Y (OAI2B1X2MTR)                                  0.066      0.590 f
  U1454/Y (NAND2X2MTR)                                   0.063      0.653 r
  U808/Y (NOR2X2MTR)                                     0.050      0.703 f
  U2949/Y (NOR2X2MTR)                                    0.087      0.791 r
  U11880/Y (AND2X4MTR)                                   0.116      0.907 r
  U13100/Y (NAND2X4MTR)                                  0.050      0.957 f
  U9617/Y (CLKNAND2X4MTR)                                0.056      1.013 r
  U442/Y (NAND2X4MTR)                                    0.043      1.056 f
  U9734/Y (CLKNAND2X4MTR)                                0.047      1.104 r
  U9728/Y (NAND2X3MTR)                                   0.088      1.192 f
  U6360/Y (INVX4MTR)                                     0.072      1.264 r
  U2781/Y (NOR2X3MTR)                                    0.050      1.314 f
  U19470/Y (OAI222X2MTR)                                 0.073      1.387 r
  U0_BANK_TOP/vACC_3_reg_3__8_/D (DFFRQX4MTR)            0.000      1.387 r
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_3__8_/CK (DFFRQX4MTR)           0.000      1.600 r
  library setup time                                    -0.205      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U12245/Y (NAND3X12MTR)                                 0.098      0.249 f
  U8867/Y (INVX3MTR)                                     0.075      0.323 r
  U9959/Y (INVX3MTR)                                     0.056      0.379 f
  U9946/Y (INVX4MTR)                                     0.042      0.421 r
  U8827/Y (NAND2X1MTR)                                   0.058      0.479 f
  U5626/Y (OAI2B11X2MTR)                                 0.049      0.527 r
  U5087/Y (NOR2X2MTR)                                    0.049      0.576 f
  U5548/Y (OAI22X4MTR)                                   0.095      0.671 r
  U2120/Y (NAND2X2MTR)                                   0.079      0.751 f
  U11653/Y (AND2X4MTR)                                   0.093      0.844 f
  U4342/Y (NAND2X2MTR)                                   0.038      0.882 r
  U397/Y (NAND2X4MTR)                                    0.047      0.928 f
  U14204/Y (INVX3MTR)                                    0.043      0.971 r
  U4772/Y (NAND2X6MTR)                                   0.059      1.030 f
  U4745/Y (NAND2X3MTR)                                   0.039      1.068 r
  U6370/Y (NAND2X2MTR)                                   0.042      1.111 f
  U3226/Y (XNOR2X2MTR)                                   0.066      1.177 f
  U2776/Y (CLKOR2X2MTR)                                  0.113      1.290 f
  U7056/Y (NAND3X4MTR)                                   0.054      1.344 r
  U3205/Y (INVX2MTR)                                     0.039      1.383 f
  U11640/Y (OAI21BX1MTR)                                 0.061      1.444 r
  U0_BANK_TOP/vACC_2_reg_0__12_/D (DFFRHQX1MTR)          0.000      1.444 r
  data arrival time                                                 1.444

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_0__12_/CK (DFFRHQX1MTR)         0.000      1.600 r
  library setup time                                    -0.147      1.453
  data required time                                                1.453
  --------------------------------------------------------------------------
  data required time                                                1.453
  data arrival time                                                -1.444
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U1026/Y (INVX12MTR)                                    0.031      0.144 r
  U10636/Y (CLKNAND2X16MTR)                              0.044      0.188 f
  U11009/Y (CLKNAND2X16MTR)                              0.039      0.227 r
  U10709/Y (NAND2X12MTR)                                 0.042      0.269 f
  U2141/Y (INVX20MTR)                                    0.047      0.316 r
  U11017/Y (INVX18MTR)                                   0.043      0.359 f
  U10668/Y (INVX20MTR)                                   0.041      0.400 r
  U851/Y (NAND2X4MTR)                                    0.049      0.448 f
  U3051/Y (INVX1MTR)                                     0.049      0.497 r
  U624/Y (XNOR2X1MTR)                                    0.078      0.575 r
  U11314/Y (XNOR2X2MTR)                                  0.110      0.686 r
  U16266/CO (ADDFHX2MTR)                                 0.299      0.985 r
  U15967/Y (XNOR2X8MTR)                                  0.097      1.082 r
  U11650/Y (NAND2X4MTR)                                  0.070      1.152 f
  U15719/Y (OAI21X3MTR)                                  0.098      1.250 r
  U14921/Y (AOI21X1MTR)                                  0.083      1.333 f
  U14920/Y (OAI21X1MTR)                                  0.045      1.379 r
  U2192/Y (NOR2BX1MTR)                                   0.090      1.469 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_11_/D (DFFRHQX2MTR)
                                                         0.000      1.469 r
  data arrival time                                                 1.469

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX2MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.122      1.478
  data required time                                                1.478
  --------------------------------------------------------------------------
  data required time                                                1.478
  data arrival time                                                -1.469
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1710/Y (NAND3X8MTR)                                   0.112      0.263 f
  U1746/Y (BUFX10MTR)                                    0.102      0.365 f
  U1311/Y (BUFX8MTR)                                     0.070      0.435 f
  U6216/Y (NOR2X2MTR)                                    0.052      0.488 r
  U6189/Y (INVX2MTR)                                     0.032      0.520 f
  U1138/Y (CLKNAND2X2MTR)                                0.039      0.559 r
  U15463/Y (AND2X4MTR)                                   0.104      0.662 r
  U2046/Y (NOR2X2MTR)                                    0.053      0.715 f
  U5476/Y (NAND2BX4MTR)                                  0.096      0.810 f
  U8199/Y (NAND2BX4MTR)                                  0.092      0.903 f
  U4832/Y (INVX2MTR)                                     0.054      0.956 r
  U7233/Y (NAND2X2MTR)                                   0.044      1.001 f
  U7109/Y (NAND2BX4MTR)                                  0.084      1.084 f
  U9557/Y (NAND2X3MTR)                                   0.052      1.136 r
  U3703/Y (NAND3X8MTR)                                   0.084      1.220 f
  U4236/Y (INVX4MTR)                                     0.065      1.285 r
  U2768/Y (OAI21X6MTR)                                   0.056      1.342 f
  U2175/Y (NAND3BX2MTR)                                  0.057      1.399 r
  U14534/Y (NAND3BX2MTR)                                 0.065      1.464 f
  U0_BANK_TOP/vACC_1_reg_0__16_/D (DFFRHQX1MTR)          0.000      1.464 f
  data arrival time                                                 1.464

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_0__16_/CK (DFFRHQX1MTR)         0.000      1.600 r
  library setup time                                    -0.127      1.473
  data required time                                                1.473
  --------------------------------------------------------------------------
  data required time                                                1.473
  data arrival time                                                -1.464
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U1666/Y (INVX12MTR)                                    0.037      0.174 f
  U1661/Y (NAND3X12MTR)                                  0.045      0.220 r
  U11998/Y (INVX10MTR)                                   0.038      0.258 f
  U1620/Y (INVX12MTR)                                    0.036      0.294 r
  U1352/Y (INVX6MTR)                                     0.032      0.326 f
  U10863/Y (AOI22X1MTR)                                  0.080      0.405 r
  U1185/Y (NAND3X2MTR)                                   0.082      0.487 f
  U5586/Y (CLKNAND2X2MTR)                                0.051      0.539 r
  U5546/Y (NAND2X2MTR)                                   0.072      0.611 f
  U10963/Y (NOR2X2MTR)                                   0.093      0.704 r
  U770/Y (OAI21X2MTR)                                    0.077      0.782 f
  U1586/Y (NAND2X2MTR)                                   0.052      0.833 r
  U13138/Y (NAND2X4MTR)                                  0.048      0.881 f
  U13100/Y (NAND2X4MTR)                                  0.042      0.923 r
  U9484/Y (NAND2X3MTR)                                   0.059      0.982 f
  U10730/Y (AOI21X2MTR)                                  0.092      1.074 r
  U1665/Y (XNOR2X2MTR)                                   0.083      1.157 r
  U3728/Y (CLKNAND2X2MTR)                                0.069      1.226 f
  U8898/Y (OAI2B1X4MTR)                                  0.044      1.271 r
  U6321/Y (NOR2X4MTR)                                    0.046      1.317 f
  U7902/Y (NAND2X4MTR)                                   0.036      1.353 r
  U8996/Y (OAI2B1X4MTR)                                  0.049      1.402 f
  U6987/Y (OAI22X2MTR)                                   0.058      1.460 r
  U0_BANK_TOP/vACC_3_reg_3__2_/D (DFFRHQX2MTR)           0.000      1.460 r
  data arrival time                                                 1.460

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_3__2_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.131      1.469
  data required time                                                1.469
  --------------------------------------------------------------------------
  data required time                                                1.469
  data arrival time                                                -1.460
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.142      0.142 r
  U9359/Y (NAND2X6MTR)                                   0.064      0.206 f
  U11079/Y (INVX12MTR)                                   0.054      0.260 r
  U8612/Y (NAND2X8MTR)                                   0.048      0.308 f
  U1322/Y (INVX4MTR)                                     0.051      0.359 r
  U16459/Y (CLKNAND2X2MTR)                               0.045      0.404 f
  U11131/Y (OAI2BB1X2MTR)                                0.041      0.444 r
  U1190/Y (AOI21X2MTR)                                   0.030      0.475 f
  U6803/Y (CLKNAND2X2MTR)                                0.046      0.521 r
  U5556/Y (NAND2X2MTR)                                   0.044      0.564 f
  U6048/Y (INVX2MTR)                                     0.065      0.629 r
  U2492/Y (NAND2X3MTR)                                   0.063      0.692 f
  U2410/Y (AOI21X2MTR)                                   0.135      0.827 r
  U3349/Y (OAI21X2MTR)                                   0.120      0.948 f
  U4872/Y (OAI2BB1X2MTR)                                 0.111      1.059 f
  U5321/Y (AOI2B1X2MTR)                                  0.072      1.131 r
  U1625/Y (XNOR2X1MTR)                                   0.085      1.216 r
  U5286/Y (NOR2X2MTR)                                    0.054      1.270 f
  U10682/Y (NOR2X3MTR)                                   0.072      1.342 r
  U11412/Y (BUFX4MTR)                                    0.085      1.428 r
  U11496/Y (OAI21BX2MTR)                                 0.050      1.478 f
  U0_BANK_TOP/vACC_0_reg_5__13_/D (DFFRHQX2MTR)          0.000      1.478 f
  data arrival time                                                 1.478

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_5__13_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.113      1.487
  data required time                                                1.487
  --------------------------------------------------------------------------
  data required time                                                1.487
  data arrival time                                                -1.478
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.142      0.142 r
  U9359/Y (NAND2X6MTR)                                   0.064      0.206 f
  U11079/Y (INVX12MTR)                                   0.054      0.260 r
  U8612/Y (NAND2X8MTR)                                   0.048      0.308 f
  U1322/Y (INVX4MTR)                                     0.051      0.359 r
  U16459/Y (CLKNAND2X2MTR)                               0.045      0.404 f
  U11131/Y (OAI2BB1X2MTR)                                0.041      0.444 r
  U1190/Y (AOI21X2MTR)                                   0.030      0.475 f
  U6803/Y (CLKNAND2X2MTR)                                0.046      0.521 r
  U5556/Y (NAND2X2MTR)                                   0.044      0.564 f
  U6048/Y (INVX2MTR)                                     0.065      0.629 r
  U2492/Y (NAND2X3MTR)                                   0.063      0.692 f
  U2410/Y (AOI21X2MTR)                                   0.135      0.827 r
  U3349/Y (OAI21X2MTR)                                   0.120      0.948 f
  U4872/Y (OAI2BB1X2MTR)                                 0.111      1.059 f
  U5321/Y (AOI2B1X2MTR)                                  0.072      1.131 r
  U1625/Y (XNOR2X1MTR)                                   0.085      1.216 r
  U5286/Y (NOR2X2MTR)                                    0.054      1.270 f
  U10682/Y (NOR2X3MTR)                                   0.072      1.342 r
  U11412/Y (BUFX4MTR)                                    0.085      1.428 r
  U11497/Y (OAI21BX2MTR)                                 0.050      1.478 f
  U0_BANK_TOP/vACC_2_reg_5__13_/D (DFFRHQX2MTR)          0.000      1.478 f
  data arrival time                                                 1.478

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_5__13_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.113      1.487
  data required time                                                1.487
  --------------------------------------------------------------------------
  data required time                                                1.487
  data arrival time                                                -1.478
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1661/Y (NAND3X12MTR)                                  0.096      0.247 f
  U8911/Y (BUFX10MTR)                                    0.094      0.341 f
  U637/Y (BUFX6MTR)                                      0.071      0.412 f
  U563/Y (CLKOR2X4MTR)                                   0.078      0.489 f
  U1199/Y (OAI2B1X4MTR)                                  0.101      0.590 f
  U924/Y (OAI21X6MTR)                                    0.051      0.641 r
  U1592/Y (NAND2X2MTR)                                   0.069      0.710 f
  U716/Y (OAI21X2MTR)                                    0.103      0.813 r
  U7296/Y (NAND2X4MTR)                                   0.060      0.872 f
  U12465/Y (NAND2X6MTR)                                  0.051      0.924 r
  U12408/Y (NAND2X2MTR)                                  0.054      0.977 f
  U5828/Y (NAND2X4MTR)                                   0.050      1.027 r
  U6420/Y (NAND2X4MTR)                                   0.041      1.068 f
  U7142/Y (NAND2X4MTR)                                   0.041      1.108 r
  U5765/Y (NAND2X4MTR)                                   0.047      1.156 f
  U15349/Y (NAND3X8MTR)                                  0.050      1.206 r
  U3215/Y (NAND2X2MTR)                                   0.056      1.262 f
  U7913/Y (CLKNAND2X4MTR)                                0.044      1.306 r
  U5264/Y (INVX2MTR)                                     0.045      1.351 f
  U11551/Y (OAI21BX2MTR)                                 0.063      1.414 r
  U0_BANK_TOP/vACC_1_reg_2__21_/D (DFFRQX4MTR)           0.000      1.414 r
  data arrival time                                                 1.414

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_2__21_/CK (DFFRQX4MTR)          0.000      1.600 r
  library setup time                                    -0.177      1.423
  data required time                                                1.423
  --------------------------------------------------------------------------
  data required time                                                1.423
  data arrival time                                                -1.414
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_491_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U1156/Y (CLKNAND2X8MTR)                                0.061      0.355 f
  U7634/Y (BUFX6MTR)                                     0.091      0.446 f
  U13436/Y (BUFX4MTR)                                    0.087      0.534 f
  U10688/Y (AOI22X2MTR)                                  0.087      0.621 r
  U17352/Y (OAI211X4MTR)                                 0.119      0.740 f
  U8271/Y (NOR2X3MTR)                                    0.101      0.841 r
  U15720/Y (NAND4X4MTR)                                  0.114      0.955 f
  U15423/Y (INVX4MTR)                                    0.055      1.010 r
  U6459/Y (NAND2X4MTR)                                   0.049      1.059 f
  U3745/Y (INVX2MTR)                                     0.050      1.109 r
  U16197/Y (NAND2X4MTR)                                  0.042      1.151 f
  U17980/Y (NOR2X4MTR)                                   0.066      1.217 r
  U15454/Y (NOR3X4MTR)                                   0.053      1.270 f
  U14219/Y (MXI2X2MTR)                                   0.084      1.354 r
  U10596/Y (AOI2BB1X2MTR)                                0.062      1.416 f
  U14762/Y (NOR2X1MTR)                                   0.056      1.472 r
  PIM_result_reg_491_/D (DFFRHQX4MTR)                    0.000      1.472 r
  data arrival time                                                 1.472

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_491_/CK (DFFRHQX4MTR)                   0.000      1.600 r
  library setup time                                    -0.119      1.481
  data required time                                                1.481
  --------------------------------------------------------------------------
  data required time                                                1.481
  data arrival time                                                -1.472
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_363_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U1156/Y (CLKNAND2X8MTR)                                0.061      0.355 f
  U7634/Y (BUFX6MTR)                                     0.091      0.446 f
  U13436/Y (BUFX4MTR)                                    0.087      0.534 f
  U10688/Y (AOI22X2MTR)                                  0.087      0.621 r
  U17352/Y (OAI211X4MTR)                                 0.119      0.740 f
  U8271/Y (NOR2X3MTR)                                    0.101      0.841 r
  U15720/Y (NAND4X4MTR)                                  0.114      0.955 f
  U15423/Y (INVX4MTR)                                    0.055      1.010 r
  U6459/Y (NAND2X4MTR)                                   0.049      1.059 f
  U3745/Y (INVX2MTR)                                     0.050      1.109 r
  U16197/Y (NAND2X4MTR)                                  0.042      1.151 f
  U17980/Y (NOR2X4MTR)                                   0.066      1.217 r
  U15454/Y (NOR3X4MTR)                                   0.053      1.270 f
  U14219/Y (MXI2X2MTR)                                   0.084      1.354 r
  U10596/Y (AOI2BB1X2MTR)                                0.062      1.416 f
  U14763/Y (NOR2X1MTR)                                   0.056      1.472 r
  PIM_result_reg_363_/D (DFFRHQX4MTR)                    0.000      1.472 r
  data arrival time                                                 1.472

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_363_/CK (DFFRHQX4MTR)                   0.000      1.600 r
  library setup time                                    -0.119      1.481
  data required time                                                1.481
  --------------------------------------------------------------------------
  data required time                                                1.481
  data arrival time                                                -1.472
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_235_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U1156/Y (CLKNAND2X8MTR)                                0.061      0.355 f
  U7634/Y (BUFX6MTR)                                     0.091      0.446 f
  U13436/Y (BUFX4MTR)                                    0.087      0.534 f
  U10688/Y (AOI22X2MTR)                                  0.087      0.621 r
  U17352/Y (OAI211X4MTR)                                 0.119      0.740 f
  U8271/Y (NOR2X3MTR)                                    0.101      0.841 r
  U15720/Y (NAND4X4MTR)                                  0.114      0.955 f
  U15423/Y (INVX4MTR)                                    0.055      1.010 r
  U6459/Y (NAND2X4MTR)                                   0.049      1.059 f
  U3745/Y (INVX2MTR)                                     0.050      1.109 r
  U16197/Y (NAND2X4MTR)                                  0.042      1.151 f
  U17980/Y (NOR2X4MTR)                                   0.066      1.217 r
  U15454/Y (NOR3X4MTR)                                   0.053      1.270 f
  U14219/Y (MXI2X2MTR)                                   0.084      1.354 r
  U10596/Y (AOI2BB1X2MTR)                                0.062      1.416 f
  U14764/Y (NOR2X1MTR)                                   0.056      1.472 r
  PIM_result_reg_235_/D (DFFRHQX4MTR)                    0.000      1.472 r
  data arrival time                                                 1.472

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_235_/CK (DFFRHQX4MTR)                   0.000      1.600 r
  library setup time                                    -0.119      1.481
  data required time                                                1.481
  --------------------------------------------------------------------------
  data required time                                                1.481
  data arrival time                                                -1.472
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1661/Y (NAND3X12MTR)                                  0.096      0.247 f
  U1726/Y (INVX12MTR)                                    0.059      0.306 r
  U9753/Y (INVX6MTR)                                     0.035      0.341 f
  U9744/Y (INVX2MTR)                                     0.076      0.417 r
  U7657/Y (CLKNAND2X2MTR)                                0.057      0.475 f
  U6779/Y (NAND3X2MTR)                                   0.060      0.534 r
  U714/Y (AND2X4MTR)                                     0.112      0.647 r
  U2996/Y (NOR2X2MTR)                                    0.059      0.706 f
  U4452/Y (NOR2X2MTR)                                    0.085      0.791 r
  U3364/Y (INVX2MTR)                                     0.049      0.840 f
  U10827/Y (NAND2BX2MTR)                                 0.101      0.940 f
  U3774/Y (NOR2X1MTR)                                    0.063      1.003 r
  U1382/Y (OAI2BB1X2MTR)                                 0.126      1.129 r
  U15349/Y (NAND3X8MTR)                                  0.093      1.222 f
  U15346/Y (NAND2X4MTR)                                  0.055      1.277 r
  U6312/Y (NAND2X1MTR)                                   0.061      1.337 f
  U4698/Y (NAND2X2MTR)                                   0.061      1.399 r
  U16241/Y (OAI21X1MTR)                                  0.062      1.461 f
  U0_BANK_TOP/vACC_2_reg_2__18_/D (DFFRQX2MTR)           0.000      1.461 f
  data arrival time                                                 1.461

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_2__18_/CK (DFFRQX2MTR)          0.000      1.600 r
  library setup time                                    -0.130      1.470
  data required time                                                1.470
  --------------------------------------------------------------------------
  data required time                                                1.470
  data arrival time                                                -1.461
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 r
  U1363/Y (INVX4MTR)                                     0.042      0.171 f
  U7801/Y (INVX3MTR)                                     0.039      0.210 r
  U1333/Y (NAND2BX4MTR)                                  0.079      0.289 r
  U11450/Y (NAND2BX1MTR)                                 0.069      0.358 r
  U16439/Y (CLKNAND2X2MTR)                               0.042      0.400 f
  U10433/Y (NOR2X2MTR)                                   0.065      0.465 r
  U16440/Y (NAND4X4MTR)                                  0.095      0.561 f
  U3049/Y (INVX1MTR)                                     0.056      0.617 r
  U7904/Y (CLKNAND2X2MTR)                                0.057      0.674 f
  U4965/Y (NOR2X4MTR)                                    0.080      0.754 r
  U642/Y (OAI21X6MTR)                                    0.064      0.818 f
  U11184/Y (AOI21X4MTR)                                  0.093      0.911 r
  U1462/Y (OAI21X8MTR)                                   0.078      0.988 f
  U6476/Y (AOI21X2MTR)                                   0.099      1.087 r
  U5839/Y (XOR2X1MTR)                                    0.083      1.170 r
  U4246/Y (OAI2BB2X4MTR)                                 0.133      1.303 r
  U4238/Y (NOR2X4MTR)                                    0.047      1.350 f
  U16064/Y (OAI21BX2MTR)                                 0.064      1.414 r
  U0_BANK_TOP/vACC_3_reg_4__14_/D (DFFRQX1MTR)           0.000      1.414 r
  data arrival time                                                 1.414

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_4__14_/CK (DFFRQX1MTR)          0.000      1.600 r
  library setup time                                    -0.177      1.423
  data required time                                                1.423
  --------------------------------------------------------------------------
  data required time                                                1.423
  data arrival time                                                -1.414
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.121      0.121 r
  U1026/Y (INVX12MTR)                                    0.028      0.149 f
  U10636/Y (CLKNAND2X16MTR)                              0.034      0.183 r
  U11009/Y (CLKNAND2X16MTR)                              0.042      0.226 f
  U10222/Y (INVX4MTR)                                    0.064      0.289 r
  U15580/Y (INVX2MTR)                                    0.050      0.340 f
  U16889/Y (OAI2BB1X2MTR)                                0.048      0.388 r
  U582/Y (NOR2X2MTR)                                     0.038      0.426 f
  U1086/Y (OAI21X2MTR)                                   0.106      0.532 r
  U11294/Y (INVX2MTR)                                    0.052      0.584 f
  U17227/Y (OAI21X2MTR)                                  0.081      0.666 r
  U9821/Y (XNOR2X1MTR)                                   0.087      0.752 r
  U11301/Y (NAND2BX2MTR)                                 0.074      0.826 f
  U13251/Y (CLKNAND2X2MTR)                               0.048      0.874 r
  U4332/Y (NAND2X1MTR)                                   0.063      0.937 f
  U16051/Y (CLKNAND2X2MTR)                               0.051      0.988 r
  U10254/Y (NAND2X2MTR)                                  0.046      1.034 f
  U16174/Y (NAND2X2MTR)                                  0.052      1.087 r
  U8018/Y (NAND2X4MTR)                                   0.042      1.129 f
  U16175/Y (CLKNAND2X4MTR)                               0.036      1.165 r
  U9124/Y (INVX2MTR)                                     0.036      1.201 f
  U15510/Y (AOI21X3MTR)                                  0.082      1.282 r
  U15511/Y (NAND4BX2MTR)                                 0.094      1.376 f
  U957/Y (NOR2X1MTR)                                     0.088      1.464 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/D (DFFRHQX4MTR)
                                                         0.000      1.464 r
  data arrival time                                                 1.464

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/CK (DFFRHQX4MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.127      1.473
  data required time                                                1.473
  --------------------------------------------------------------------------
  data required time                                                1.473
  data arrival time                                                -1.464
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1661/Y (NAND3X12MTR)                                  0.096      0.247 f
  U11998/Y (INVX10MTR)                                   0.056      0.303 r
  U1620/Y (INVX12MTR)                                    0.033      0.336 f
  U1264/Y (INVX5MTR)                                     0.032      0.368 r
  U1228/Y (INVX4MTR)                                     0.034      0.402 f
  U5198/Y (OR2X2MTR)                                     0.091      0.494 f
  U1134/Y (NAND3X2MTR)                                   0.048      0.542 r
  U1088/Y (NAND2X2MTR)                                   0.045      0.587 f
  U5531/Y (NAND2X2MTR)                                   0.060      0.647 r
  U4964/Y (INVX2MTR)                                     0.035      0.682 f
  U5443/Y (NAND2X2MTR)                                   0.044      0.726 r
  U5430/Y (INVX2MTR)                                     0.037      0.763 f
  U7290/Y (AOI21X2MTR)                                   0.084      0.847 r
  U10926/Y (OAI2BB1X4MTR)                                0.072      0.918 f
  U1419/Y (NAND2X2MTR)                                   0.051      0.969 r
  U5817/Y (NAND2X4MTR)                                   0.052      1.021 f
  U11804/Y (INVX2MTR)                                    0.062      1.083 r
  U253/Y (XNOR2X1MTR)                                    0.078      1.161 r
  U5758/Y (NAND2X2MTR)                                   0.070      1.231 f
  U149/Y (NAND3X4MTR)                                    0.053      1.284 r
  U1565/Y (NOR2X4MTR)                                    0.038      1.322 f
  U11726/Y (OAI222X2MTR)                                 0.072      1.395 r
  U0_BANK_TOP/vACC_0_reg_5__8_/D (DFFRQX2MTR)            0.000      1.395 r
  data arrival time                                                 1.395

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_5__8_/CK (DFFRQX2MTR)           0.000      1.600 r
  library setup time                                    -0.196      1.404
  data required time                                                1.404
  --------------------------------------------------------------------------
  data required time                                                1.404
  data arrival time                                                -1.395
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRQX2MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRQX2MTR)       0.237      0.237 r
  U4226/Y (INVX2MTR)                                     0.045      0.282 f
  U736/Y (NOR2X2MTR)                                     0.082      0.364 r
  U8766/Y (AND2X1MTR)                                    0.108      0.472 r
  U9236/Y (INVX1MTR)                                     0.088      0.560 f
  U6914/Y (OAI22X1MTR)                                   0.103      0.663 r
  U6825/Y (NOR2X1MTR)                                    0.059      0.722 f
  U329/Y (AOI21X2MTR)                                    0.168      0.891 r
  U4600/Y (NAND2BX1MTR)                                  0.110      1.001 r
  U6712/Y (INVX2MTR)                                     0.050      1.051 f
  U6009/Y (AOI222X1MTR)                                  0.163      1.214 r
  U6607/Y (OAI22X1MTR)                                   0.105      1.319 f
  U11596/Y (OAI21BX1MTR)                                 0.140      1.460 f
  U0_BANK_TOP/vACC_1_reg_5__9_/D (DFFRQX2MTR)            0.000      1.460 f
  data arrival time                                                 1.460

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_5__9_/CK (DFFRQX2MTR)           0.000      1.600 r
  library setup time                                    -0.131      1.469
  data required time                                                1.469
  --------------------------------------------------------------------------
  data required time                                                1.469
  data arrival time                                                -1.460
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.123      0.123 f
  U7090/Y (INVX8MTR)                                     0.038      0.161 r
  U9999/Y (CLKNAND2X2MTR)                                0.086      0.247 f
  U9998/Y (INVX1MTR)                                     0.084      0.331 r
  U2710/Y (NAND2X1MTR)                                   0.071      0.402 f
  U10126/Y (OAI211X2MTR)                                 0.055      0.457 r
  U1059/Y (NAND3BX4MTR)                                  0.101      0.558 r
  U3030/Y (INVX1MTR)                                     0.047      0.605 f
  U6098/Y (NAND2X2MTR)                                   0.055      0.659 r
  U3988/Y (INVX2MTR)                                     0.049      0.708 f
  U5936/Y (NOR2X2MTR)                                    0.094      0.801 r
  U4369/Y (NAND2X2MTR)                                   0.069      0.870 f
  U3815/Y (INVX2MTR)                                     0.059      0.930 r
  U15325/Y (NAND2X2MTR)                                  0.061      0.990 f
  U2817/Y (OAI21X4MTR)                                   0.107      1.097 r
  U3212/Y (NAND3X8MTR)                                   0.100      1.197 f
  U3203/Y (NAND2X2MTR)                                   0.068      1.265 r
  U3687/Y (OAI211X4MTR)                                  0.078      1.343 f
  U2761/Y (OAI21BX1MTR)                                  0.072      1.415 r
  U0_BANK_TOP/vACC_0_reg_1__18_/D (DFFRQX1MTR)           0.000      1.415 r
  data arrival time                                                 1.415

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_1__18_/CK (DFFRQX1MTR)          0.000      1.600 r
  library setup time                                    -0.176      1.424
  data required time                                                1.424
  --------------------------------------------------------------------------
  data required time                                                1.424
  data arrival time                                                -1.415
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U1026/Y (INVX12MTR)                                    0.031      0.144 r
  U10636/Y (CLKNAND2X16MTR)                              0.044      0.188 f
  U11009/Y (CLKNAND2X16MTR)                              0.039      0.227 r
  U10709/Y (NAND2X12MTR)                                 0.042      0.269 f
  U2141/Y (INVX20MTR)                                    0.047      0.316 r
  U10996/Y (INVX20MTR)                                   0.043      0.359 f
  U10462/Y (BUFX14MTR)                                   0.072      0.431 f
  U8476/Y (INVX8MTR)                                     0.027      0.458 r
  U472/Y (NAND2X6MTR)                                    0.045      0.503 f
  U1216/Y (NOR2X4MTR)                                    0.069      0.572 r
  U10499/Y (XNOR2X2MTR)                                  0.120      0.692 r
  U16018/Y (XNOR2X1MTR)                                  0.152      0.844 r
  U15783/Y (XNOR2X4MTR)                                  0.146      0.990 r
  U15910/Y (XNOR2X8MTR)                                  0.112      1.102 r
  U11287/Y (NOR2X8MTR)                                   0.041      1.143 f
  U13734/Y (OAI21X6MTR)                                  0.080      1.223 r
  U7405/Y (INVX2MTR)                                     0.047      1.270 f
  U14929/Y (OAI21X2MTR)                                  0.078      1.348 r
  U4250/Y (XNOR2X1MTR)                                   0.088      1.435 r
  U14928/Y (NOR2X2MTR)                                   0.043      1.478 f
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_6_/D (DFFRHQX2MTR)
                                                         0.000      1.478 f
  data arrival time                                                 1.478

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_6_/CK (DFFRHQX2MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.113      1.487
  data required time                                                1.487
  --------------------------------------------------------------------------
  data required time                                                1.487
  data arrival time                                                -1.478
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U1666/Y (INVX12MTR)                                    0.037      0.174 f
  U12245/Y (NAND3X12MTR)                                 0.051      0.225 r
  U12144/Y (INVX20MTR)                                   0.037      0.262 f
  U15489/Y (BUFX6MTR)                                    0.076      0.337 f
  U10441/Y (CLKNAND2X2MTR)                               0.034      0.372 r
  U11458/Y (OAI2B11X2MTR)                                0.062      0.434 f
  U962/Y (OAI2B1X2MTR)                                   0.098      0.532 r
  U11619/Y (OAI2BB1X4MTR)                                0.069      0.601 f
  U4002/Y (INVX2MTR)                                     0.047      0.649 r
  U3005/Y (CLKNAND2X2MTR)                                0.051      0.700 f
  U4365/Y (NAND2X2MTR)                                   0.045      0.745 r
  U3633/Y (NAND2X3MTR)                                   0.046      0.792 f
  U8899/Y (CLKNAND2X4MTR)                                0.036      0.828 r
  U1576/Y (NAND2X4MTR)                                   0.039      0.867 f
  U3743/Y (NAND2X4MTR)                                   0.042      0.909 r
  U9241/Y (NAND2X3MTR)                                   0.054      0.963 f
  U5295/Y (AOI21X2MTR)                                   0.087      1.050 r
  U5744/Y (XNOR2X1MTR)                                   0.086      1.136 r
  U6333/Y (OAI22X2MTR)                                   0.099      1.234 f
  U1515/Y (NOR2X4MTR)                                    0.091      1.326 r
  U2769/Y (NAND2X4MTR)                                   0.051      1.377 f
  U5707/Y (CLKNAND2X4MTR)                                0.046      1.423 r
  U8972/Y (OAI22X2MTR)                                   0.050      1.473 f
  U0_BANK_TOP/vACC_2_reg_1__3_/D (DFFRHQX2MTR)           0.000      1.473 f
  data arrival time                                                 1.473

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_1__3_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.118      1.482
  data required time                                                1.482
  --------------------------------------------------------------------------
  data required time                                                1.482
  data arrival time                                                -1.473
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U1666/Y (INVX12MTR)                                    0.037      0.174 f
  U12245/Y (NAND3X12MTR)                                 0.051      0.225 r
  U12144/Y (INVX20MTR)                                   0.037      0.262 f
  U15489/Y (BUFX6MTR)                                    0.076      0.337 f
  U10441/Y (CLKNAND2X2MTR)                               0.034      0.372 r
  U11458/Y (OAI2B11X2MTR)                                0.062      0.434 f
  U962/Y (OAI2B1X2MTR)                                   0.098      0.532 r
  U11619/Y (OAI2BB1X4MTR)                                0.069      0.601 f
  U4002/Y (INVX2MTR)                                     0.047      0.649 r
  U3005/Y (CLKNAND2X2MTR)                                0.051      0.700 f
  U4365/Y (NAND2X2MTR)                                   0.045      0.745 r
  U3633/Y (NAND2X3MTR)                                   0.046      0.792 f
  U8899/Y (CLKNAND2X4MTR)                                0.036      0.828 r
  U1576/Y (NAND2X4MTR)                                   0.039      0.867 f
  U3743/Y (NAND2X4MTR)                                   0.042      0.909 r
  U9241/Y (NAND2X3MTR)                                   0.054      0.963 f
  U5295/Y (AOI21X2MTR)                                   0.087      1.050 r
  U5744/Y (XNOR2X1MTR)                                   0.086      1.136 r
  U6333/Y (OAI22X2MTR)                                   0.099      1.234 f
  U1515/Y (NOR2X4MTR)                                    0.091      1.326 r
  U2769/Y (NAND2X4MTR)                                   0.051      1.377 f
  U5707/Y (CLKNAND2X4MTR)                                0.046      1.423 r
  U7838/Y (OAI22X2MTR)                                   0.050      1.473 f
  U0_BANK_TOP/vACC_1_reg_1__3_/D (DFFRHQX2MTR)           0.000      1.473 f
  data arrival time                                                 1.473

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_1__3_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.118      1.482
  data required time                                                1.482
  --------------------------------------------------------------------------
  data required time                                                1.482
  data arrival time                                                -1.473
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1661/Y (NAND3X12MTR)                                  0.096      0.247 f
  U1726/Y (INVX12MTR)                                    0.059      0.306 r
  U9753/Y (INVX6MTR)                                     0.035      0.341 f
  U9744/Y (INVX2MTR)                                     0.076      0.417 r
  U7657/Y (CLKNAND2X2MTR)                                0.057      0.475 f
  U6779/Y (NAND3X2MTR)                                   0.060      0.534 r
  U714/Y (AND2X4MTR)                                     0.112      0.647 r
  U2996/Y (NOR2X2MTR)                                    0.059      0.706 f
  U4452/Y (NOR2X2MTR)                                    0.085      0.791 r
  U3364/Y (INVX2MTR)                                     0.049      0.840 f
  U10827/Y (NAND2BX2MTR)                                 0.101      0.940 f
  U3774/Y (NOR2X1MTR)                                    0.063      1.003 r
  U1382/Y (OAI2BB1X2MTR)                                 0.126      1.129 r
  U15349/Y (NAND3X8MTR)                                  0.093      1.222 f
  U15346/Y (NAND2X4MTR)                                  0.055      1.277 r
  U6312/Y (NAND2X1MTR)                                   0.061      1.337 f
  U4698/Y (NAND2X2MTR)                                   0.061      1.399 r
  U16242/Y (OAI21X1MTR)                                  0.062      1.461 f
  U0_BANK_TOP/vACC_1_reg_2__18_/D (DFFRQX2MTR)           0.000      1.461 f
  data arrival time                                                 1.461

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_2__18_/CK (DFFRQX2MTR)          0.000      1.600 r
  library setup time                                    -0.130      1.470
  data required time                                                1.470
  --------------------------------------------------------------------------
  data required time                                                1.470
  data arrival time                                                -1.461
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U1026/Y (INVX12MTR)                                    0.031      0.144 r
  U10636/Y (CLKNAND2X16MTR)                              0.044      0.188 f
  U15348/Y (CLKNAND2X16MTR)                              0.054      0.242 r
  U15347/Y (INVX12MTR)                                   0.041      0.282 f
  U1162/Y (INVX6MTR)                                     0.051      0.334 r
  U16661/Y (NAND2X2MTR)                                  0.070      0.403 f
  U10051/Y (NOR2X4MTR)                                   0.074      0.477 r
  U2598/Y (OAI21X2MTR)                                   0.079      0.556 f
  U11258/Y (AOI21X4MTR)                                  0.107      0.663 r
  U16907/Y (XOR2X2MTR)                                   0.134      0.797 r
  U17385/Y (NAND2X2MTR)                                  0.064      0.861 f
  U17387/Y (AOI21X2MTR)                                  0.102      0.963 r
  U10655/Y (OAI2BB1X4MTR)                                0.114      1.077 r
  U1428/Y (INVX1MTR)                                     0.041      1.118 f
  U17477/Y (AOI21X2MTR)                                  0.070      1.188 r
  U17479/Y (OAI211X2MTR)                                 0.082      1.270 f
  U17480/Y (NOR2X2MTR)                                   0.070      1.340 r
  U17481/Y (OAI21X2MTR)                                  0.063      1.403 f
  U17482/Y (INVX2MTR)                                    0.041      1.445 r
  U6971/Y (NOR2X1MTR)                                    0.041      1.486 f
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/D (DFFRHQX8MTR)
                                                         0.000      1.486 f
  data arrival time                                                 1.486

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.105      1.495
  data required time                                                1.495
  --------------------------------------------------------------------------
  data required time                                                1.495
  data arrival time                                                -1.486
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_99_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.112      0.112 r
  U1944/Y (INVX4MTR)                                     0.040      0.152 f
  U2740/Y (NOR2X5MTR)                                    0.075      0.227 r
  U1218/Y (NAND3X8MTR)                                   0.103      0.330 f
  U8896/Y (NAND2X8MTR)                                   0.058      0.387 r
  U1095/Y (BUFX6MTR)                                     0.082      0.469 r
  U550/Y (BUFX5MTR)                                      0.087      0.556 r
  U1851/Y (NAND2X1MTR)                                   0.060      0.616 f
  U17339/Y (CLKNAND2X2MTR)                               0.056      0.673 r
  U17340/Y (OR2X4MTR)                                    0.097      0.770 r
  U577/Y (INVX2MTR)                                      0.036      0.806 f
  U17341/Y (NAND2X4MTR)                                  0.047      0.853 r
  U2279/Y (INVX2MTR)                                     0.037      0.890 f
  U17691/Y (NAND3X2MTR)                                  0.066      0.956 r
  U4203/Y (INVX1MTR)                                     0.060      1.017 f
  U13804/Y (AOI22X1MTR)                                  0.064      1.081 r
  U6232/Y (OAI211X1MTR)                                  0.116      1.197 f
  U100/Y (AOI211X2MTR)                                   0.198      1.396 r
  U15141/Y (NOR2X1MTR)                                   0.061      1.457 f
  PIM_result_reg_99_/D (DFFRQX2MTR)                      0.000      1.457 f
  data arrival time                                                 1.457

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_99_/CK (DFFRQX2MTR)                     0.000      1.600 r
  library setup time                                    -0.134      1.466
  data required time                                                1.466
  --------------------------------------------------------------------------
  data required time                                                1.466
  data arrival time                                                -1.457
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_227_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.112      0.112 r
  U1944/Y (INVX4MTR)                                     0.040      0.152 f
  U2740/Y (NOR2X5MTR)                                    0.075      0.227 r
  U1218/Y (NAND3X8MTR)                                   0.103      0.330 f
  U8896/Y (NAND2X8MTR)                                   0.058      0.387 r
  U1095/Y (BUFX6MTR)                                     0.082      0.469 r
  U550/Y (BUFX5MTR)                                      0.087      0.556 r
  U1851/Y (NAND2X1MTR)                                   0.060      0.616 f
  U17339/Y (CLKNAND2X2MTR)                               0.056      0.673 r
  U17340/Y (OR2X4MTR)                                    0.097      0.770 r
  U577/Y (INVX2MTR)                                      0.036      0.806 f
  U17341/Y (NAND2X4MTR)                                  0.047      0.853 r
  U2279/Y (INVX2MTR)                                     0.037      0.890 f
  U17691/Y (NAND3X2MTR)                                  0.066      0.956 r
  U4203/Y (INVX1MTR)                                     0.060      1.017 f
  U13804/Y (AOI22X1MTR)                                  0.064      1.081 r
  U6232/Y (OAI211X1MTR)                                  0.116      1.197 f
  U100/Y (AOI211X2MTR)                                   0.198      1.396 r
  U15088/Y (NOR2X1MTR)                                   0.061      1.457 f
  PIM_result_reg_227_/D (DFFRQX2MTR)                     0.000      1.457 f
  data arrival time                                                 1.457

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_227_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.134      1.466
  data required time                                                1.466
  --------------------------------------------------------------------------
  data required time                                                1.466
  data arrival time                                                -1.457
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_483_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.112      0.112 r
  U1944/Y (INVX4MTR)                                     0.040      0.152 f
  U2740/Y (NOR2X5MTR)                                    0.075      0.227 r
  U1218/Y (NAND3X8MTR)                                   0.103      0.330 f
  U8896/Y (NAND2X8MTR)                                   0.058      0.387 r
  U1095/Y (BUFX6MTR)                                     0.082      0.469 r
  U550/Y (BUFX5MTR)                                      0.087      0.556 r
  U1851/Y (NAND2X1MTR)                                   0.060      0.616 f
  U17339/Y (CLKNAND2X2MTR)                               0.056      0.673 r
  U17340/Y (OR2X4MTR)                                    0.097      0.770 r
  U577/Y (INVX2MTR)                                      0.036      0.806 f
  U17341/Y (NAND2X4MTR)                                  0.047      0.853 r
  U2279/Y (INVX2MTR)                                     0.037      0.890 f
  U17691/Y (NAND3X2MTR)                                  0.066      0.956 r
  U4203/Y (INVX1MTR)                                     0.060      1.017 f
  U13804/Y (AOI22X1MTR)                                  0.064      1.081 r
  U6232/Y (OAI211X1MTR)                                  0.116      1.197 f
  U100/Y (AOI211X2MTR)                                   0.198      1.396 r
  U14976/Y (NOR2X1MTR)                                   0.061      1.457 f
  PIM_result_reg_483_/D (DFFRQX2MTR)                     0.000      1.457 f
  data arrival time                                                 1.457

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_483_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.134      1.466
  data required time                                                1.466
  --------------------------------------------------------------------------
  data required time                                                1.466
  data arrival time                                                -1.457
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_307_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U1237/Y (CLKNAND2X12MTR)                               0.034      0.297 r
  U8896/Y (NAND2X8MTR)                                   0.038      0.335 f
  U1095/Y (BUFX6MTR)                                     0.080      0.415 f
  U1053/Y (BUFX4MTR)                                     0.089      0.504 f
  U10474/Y (AOI22X2MTR)                                  0.104      0.608 r
  U17457/Y (OAI211X4MTR)                                 0.110      0.719 f
  U376/Y (NOR2BX2MTR)                                    0.110      0.829 r
  U11298/Y (NAND3BX4MTR)                                 0.095      0.923 f
  U4347/Y (INVX1MTR)                                     0.051      0.974 r
  U10473/Y (NAND2X2MTR)                                  0.059      1.033 f
  U12299/Y (INVX2MTR)                                    0.087      1.120 r
  U2241/Y (AOI22X1MTR)                                   0.069      1.188 f
  U2229/Y (OAI21X1MTR)                                   0.057      1.245 r
  U14280/Y (NOR2X2MTR)                                   0.038      1.283 f
  U1426/Y (NOR2BX2MTR)                                   0.094      1.377 f
  U14392/Y (NOR2X1MTR)                                   0.048      1.425 r
  PIM_result_reg_307_/D (DFFRQX2MTR)                     0.000      1.425 r
  data arrival time                                                 1.425

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_307_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.166      1.434
  data required time                                                1.434
  --------------------------------------------------------------------------
  data required time                                                1.434
  data arrival time                                                -1.425
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U12245/Y (NAND3X12MTR)                                 0.098      0.249 f
  U8230/Y (INVX2MTR)                                     0.091      0.339 r
  U8779/Y (BUFX2MTR)                                     0.104      0.444 r
  U756/Y (NAND2X1MTR)                                    0.084      0.528 f
  U10424/Y (NAND3BX4MTR)                                 0.067      0.594 r
  U5025/Y (NAND2X6MTR)                                   0.046      0.641 f
  U15437/Y (NAND2X8MTR)                                  0.046      0.687 r
  U9565/Y (CLKNAND2X4MTR)                                0.039      0.726 f
  U9458/Y (INVX2MTR)                                     0.038      0.764 r
  U821/Y (INVX2MTR)                                      0.041      0.806 f
  U4835/Y (NAND3X4MTR)                                   0.045      0.851 r
  U4812/Y (NAND2X4MTR)                                   0.047      0.898 f
  U1571/Y (NAND2X4MTR)                                   0.044      0.942 r
  U311/Y (NAND2X2MTR)                                    0.054      0.996 f
  U10522/Y (INVX2MTR)                                    0.061      1.057 r
  U1460/Y (XNOR2X1MTR)                                   0.077      1.134 r
  U9115/Y (AOI22X2MTR)                                   0.059      1.192 f
  U9110/Y (OAI2BB1X2MTR)                                 0.068      1.261 r
  U3216/Y (MXI2X2MTR)                                    0.083      1.343 f
  U6755/Y (OAI22X1MTR)                                   0.066      1.409 r
  U0_BANK_TOP/vACC_2_reg_3__0_/D (DFFRQX4MTR)            0.000      1.409 r
  data arrival time                                                 1.409

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_3__0_/CK (DFFRQX4MTR)           0.000      1.600 r
  library setup time                                    -0.181      1.419
  data required time                                                1.419
  --------------------------------------------------------------------------
  data required time                                                1.419
  data arrival time                                                -1.409
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U1666/Y (INVX12MTR)                                    0.037      0.174 f
  U12245/Y (NAND3X12MTR)                                 0.051      0.225 r
  U12144/Y (INVX20MTR)                                   0.037      0.262 f
  U15489/Y (BUFX6MTR)                                    0.076      0.337 f
  U10441/Y (CLKNAND2X2MTR)                               0.034      0.372 r
  U11458/Y (OAI2B11X2MTR)                                0.062      0.434 f
  U962/Y (OAI2B1X2MTR)                                   0.098      0.532 r
  U11619/Y (OAI2BB1X4MTR)                                0.069      0.601 f
  U4002/Y (INVX2MTR)                                     0.047      0.649 r
  U3005/Y (CLKNAND2X2MTR)                                0.051      0.700 f
  U4365/Y (NAND2X2MTR)                                   0.045      0.745 r
  U3633/Y (NAND2X3MTR)                                   0.046      0.792 f
  U8899/Y (CLKNAND2X4MTR)                                0.036      0.828 r
  U1576/Y (NAND2X4MTR)                                   0.039      0.867 f
  U3743/Y (NAND2X4MTR)                                   0.042      0.909 r
  U9241/Y (NAND2X3MTR)                                   0.054      0.963 f
  U5295/Y (AOI21X2MTR)                                   0.087      1.050 r
  U5744/Y (XNOR2X1MTR)                                   0.086      1.136 r
  U6333/Y (OAI22X2MTR)                                   0.099      1.234 f
  U1515/Y (NOR2X4MTR)                                    0.091      1.326 r
  U2769/Y (NAND2X4MTR)                                   0.051      1.377 f
  U5707/Y (CLKNAND2X4MTR)                                0.046      1.423 r
  U19716/Y (OAI22X2MTR)                                  0.050      1.473 f
  U0_BANK_TOP/vACC_3_reg_1__3_/D (DFFRHQX2MTR)           0.000      1.473 f
  data arrival time                                                 1.473

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_1__3_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.117      1.483
  data required time                                                1.483
  --------------------------------------------------------------------------
  data required time                                                1.483
  data arrival time                                                -1.473
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U1026/Y (INVX12MTR)                                    0.031      0.144 r
  U10636/Y (CLKNAND2X16MTR)                              0.044      0.188 f
  U11009/Y (CLKNAND2X16MTR)                              0.039      0.227 r
  U15553/Y (INVX4MTR)                                    0.034      0.260 f
  U15554/Y (INVX6MTR)                                    0.043      0.303 r
  U16615/Y (NAND2X2MTR)                                  0.070      0.373 f
  U4109/Y (NOR2X4MTR)                                    0.084      0.457 r
  U10540/Y (OAI21X4MTR)                                  0.067      0.524 f
  U10539/Y (NAND3BX2MTR)                                 0.054      0.577 r
  U16185/Y (NAND3BX4MTR)                                 0.078      0.655 f
  U11236/Y (AOI21X2MTR)                                  0.094      0.749 r
  U8293/Y (XNOR2X2MTR)                                   0.093      0.842 r
  U535/Y (NOR2X4MTR)                                     0.043      0.885 f
  U11033/Y (BUFX4MTR)                                    0.081      0.965 f
  U11714/Y (NAND2X2MTR)                                  0.053      1.018 r
  U10566/Y (OAI2BB1X4MTR)                                0.061      1.080 f
  U11238/Y (AOI21X6MTR)                                  0.080      1.160 r
  U255/Y (AOI21X4MTR)                                    0.071      1.231 f
  U15246/Y (OR3X4MTR)                                    0.110      1.340 f
  U16849/Y (NOR4BX4MTR)                                  0.103      1.443 r
  U17871/Y (NOR2X2MTR)                                   0.043      1.486 f
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/D (DFFRHQX8MTR)
                                                         0.000      1.486 f
  data arrival time                                                 1.486

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.104      1.496
  data required time                                                1.496
  --------------------------------------------------------------------------
  data required time                                                1.496
  data arrival time                                                -1.486
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1661/Y (NAND3X12MTR)                                  0.096      0.247 f
  U1726/Y (INVX12MTR)                                    0.059      0.306 r
  U1729/Y (INVX8MTR)                                     0.038      0.344 f
  U1243/Y (INVX4MTR)                                     0.050      0.394 r
  U3125/Y (NAND2X2MTR)                                   0.053      0.447 f
  U5142/Y (NOR2X1MTR)                                    0.057      0.504 r
  U3089/Y (NOR2X1MTR)                                    0.046      0.549 f
  U1771/Y (OAI21X2MTR)                                   0.042      0.592 r
  U5544/Y (NOR2X3MTR)                                    0.047      0.638 f
  U5029/Y (NAND2X4MTR)                                   0.043      0.682 r
  U4939/Y (INVX2MTR)                                     0.031      0.712 f
  U5962/Y (NAND2X2MTR)                                   0.043      0.755 r
  U746/Y (NAND2X2MTR)                                    0.065      0.820 f
  U1588/Y (NOR2X2MTR)                                    0.087      0.908 r
  U1342/Y (NAND2X3MTR)                                   0.069      0.976 f
  U11116/Y (NAND2X6MTR)                                  0.055      1.031 r
  U11603/Y (CLKNAND2X2MTR)                               0.046      1.078 f
  U3737/Y (NAND2X2MTR)                                   0.041      1.119 r
  U284/Y (XNOR2X2MTR)                                    0.078      1.197 r
  U11114/Y (NOR2X4MTR)                                   0.047      1.244 f
  U11180/Y (NAND2BX4MTR)                                 0.089      1.333 f
  U1626/Y (OAI2BB2X4MTR)                                 0.095      1.429 r
  U17975/Y (OAI22X2MTR)                                  0.059      1.488 f
  U0_BANK_TOP/vACC_3_reg_7__4_/D (DFFRHQX4MTR)           0.000      1.488 f
  data arrival time                                                 1.488

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_7__4_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.103      1.497
  data required time                                                1.497
  --------------------------------------------------------------------------
  data required time                                                1.497
  data arrival time                                                -1.488
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.115      0.115 f
  U1378/Y (INVX8MTR)                                     0.041      0.156 r
  U6954/Y (INVX6MTR)                                     0.039      0.195 f
  U1316/Y (NOR2X2MTR)                                    0.087      0.283 r
  U8450/Y (NAND2BX4MTR)                                  0.082      0.364 f
  U3124/Y (INVX2MTR)                                     0.060      0.425 r
  U4582/Y (AOI2BB1X2MTR)                                 0.114      0.538 r
  U5993/Y (NAND3X4MTR)                                   0.084      0.623 f
  U7944/Y (INVX2MTR)                                     0.045      0.668 r
  U7942/Y (NAND2X2MTR)                                   0.055      0.723 f
  U14281/Y (OAI2BB1X2MTR)                                0.109      0.833 f
  U5358/Y (NAND2X2MTR)                                   0.051      0.884 r
  U8051/Y (NAND2X4MTR)                                   0.045      0.929 f
  U4778/Y (NAND2X4MTR)                                   0.048      0.977 r
  U4267/Y (NAND2X8MTR)                                   0.053      1.031 f
  U2804/Y (AOI21X2MTR)                                   0.085      1.116 r
  U300/Y (XNOR2X1MTR)                                    0.086      1.202 r
  U3708/Y (NOR2X2MTR)                                    0.058      1.259 f
  U7053/Y (NOR2X4MTR)                                    0.074      1.333 r
  U1413/Y (NAND2X2MTR)                                   0.058      1.390 f
  U7873/Y (NAND2X4MTR)                                   0.049      1.439 r
  U10891/Y (OAI22X2MTR)                                  0.050      1.489 f
  U0_BANK_TOP/vACC_2_reg_0__2_/D (DFFRHQX4MTR)           0.000      1.489 f
  data arrival time                                                 1.489

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_0__2_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.102      1.498
  data required time                                                1.498
  --------------------------------------------------------------------------
  data required time                                                1.498
  data arrival time                                                -1.489
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.133      0.133 r
  U8684/Y (INVX5MTR)                                     0.041      0.175 f
  U7425/Y (NAND2X1MTR)                                   0.038      0.213 r
  U1792/Y (INVX2MTR)                                     0.032      0.245 f
  U1794/Y (INVX2MTR)                                     0.054      0.298 r
  U13044/Y (OAI22X1MTR)                                  0.086      0.384 f
  U11951/Y (NOR2X1MTR)                                   0.072      0.457 r
  U11614/Y (CLKAND2X2MTR)                                0.103      0.559 r
  U1065/Y (NAND2X2MTR)                                   0.067      0.626 f
  U3048/Y (INVX2MTR)                                     0.046      0.672 r
  U2168/Y (NAND2X2MTR)                                   0.051      0.723 f
  U1662/Y (NAND2X2MTR)                                   0.043      0.767 r
  U11256/Y (NAND2X2MTR)                                  0.055      0.822 f
  U12006/Y (OAI2BB1X4MTR)                                0.101      0.922 f
  U10530/Y (NAND2BX2MTR)                                 0.106      1.028 f
  U444/Y (AOI21X4MTR)                                    0.092      1.120 r
  U283/Y (NAND2X6MTR)                                    0.063      1.183 f
  U14669/Y (NAND2X12MTR)                                 0.052      1.235 r
  U10535/Y (NAND2X4MTR)                                  0.045      1.281 f
  U11381/Y (NAND2X2MTR)                                  0.049      1.330 r
  U1384/Y (NAND2X4MTR)                                   0.047      1.377 f
  U8300/Y (OAI21X1MTR)                                   0.066      1.443 r
  U0_BANK_TOP/vACC_1_reg_4__18_/D (DFFRHQX1MTR)          0.000      1.443 r
  data arrival time                                                 1.443

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_4__18_/CK (DFFRHQX1MTR)         0.000      1.600 r
  library setup time                                    -0.147      1.453
  data required time                                                1.453
  --------------------------------------------------------------------------
  data required time                                                1.453
  data arrival time                                                -1.443
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.115      0.115 f
  U1378/Y (INVX8MTR)                                     0.041      0.156 r
  U6954/Y (INVX6MTR)                                     0.039      0.195 f
  U4413/Y (NOR2BX2MTR)                                   0.142      0.337 r
  U13012/Y (AOI22X1MTR)                                  0.132      0.469 f
  U15285/Y (AND2X4MTR)                                   0.104      0.573 f
  U15284/Y (NAND3X4MTR)                                  0.045      0.619 r
  U5545/Y (INVX4MTR)                                     0.036      0.654 f
  U2984/Y (NOR2X2MTR)                                    0.076      0.730 r
  U3409/Y (INVX2MTR)                                     0.048      0.779 f
  U3320/Y (OAI21X2MTR)                                   0.049      0.828 r
  U4342/Y (NAND2X2MTR)                                   0.073      0.901 f
  U397/Y (NAND2X4MTR)                                    0.047      0.948 r
  U14204/Y (INVX3MTR)                                    0.033      0.981 f
  U4772/Y (NAND2X6MTR)                                   0.047      1.028 r
  U3246/Y (NAND2X4MTR)                                   0.042      1.069 f
  U1443/Y (AOI21X2MTR)                                   0.079      1.148 r
  U1442/Y (NAND2X2MTR)                                   0.062      1.210 f
  U11689/Y (AND3X6MTR)                                   0.112      1.322 f
  U11688/Y (CLKNAND2X4MTR)                               0.039      1.362 r
  U5709/Y (NAND2X4MTR)                                   0.038      1.400 f
  U15648/Y (OAI2BB2X2MTR)                                0.065      1.465 r
  U0_BANK_TOP/vACC_1_reg_0__3_/D (DFFRHQX2MTR)           0.000      1.465 r
  data arrival time                                                 1.465

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_0__3_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.125      1.475
  data required time                                                1.475
  --------------------------------------------------------------------------
  data required time                                                1.475
  data arrival time                                                -1.465
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.115      0.115 f
  U1378/Y (INVX8MTR)                                     0.041      0.156 r
  U6954/Y (INVX6MTR)                                     0.039      0.195 f
  U1316/Y (NOR2X2MTR)                                    0.087      0.283 r
  U8450/Y (NAND2BX4MTR)                                  0.082      0.364 f
  U3124/Y (INVX2MTR)                                     0.060      0.425 r
  U4582/Y (AOI2BB1X2MTR)                                 0.114      0.538 r
  U5993/Y (NAND3X4MTR)                                   0.084      0.623 f
  U7944/Y (INVX2MTR)                                     0.045      0.668 r
  U7942/Y (NAND2X2MTR)                                   0.055      0.723 f
  U14281/Y (OAI2BB1X2MTR)                                0.109      0.833 f
  U5358/Y (NAND2X2MTR)                                   0.051      0.884 r
  U8051/Y (NAND2X4MTR)                                   0.045      0.929 f
  U4778/Y (NAND2X4MTR)                                   0.048      0.977 r
  U4267/Y (NAND2X8MTR)                                   0.053      1.031 f
  U2804/Y (AOI21X2MTR)                                   0.085      1.116 r
  U300/Y (XNOR2X1MTR)                                    0.086      1.202 r
  U3708/Y (NOR2X2MTR)                                    0.058      1.259 f
  U7053/Y (NOR2X4MTR)                                    0.074      1.333 r
  U1413/Y (NAND2X2MTR)                                   0.058      1.390 f
  U7873/Y (NAND2X4MTR)                                   0.049      1.439 r
  U10890/Y (OAI22X2MTR)                                  0.050      1.489 f
  U0_BANK_TOP/vACC_1_reg_0__2_/D (DFFRHQX4MTR)           0.000      1.489 f
  data arrival time                                                 1.489

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_0__2_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.102      1.498
  data required time                                                1.498
  --------------------------------------------------------------------------
  data required time                                                1.498
  data arrival time                                                -1.489
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U1666/Y (INVX12MTR)                                    0.037      0.174 f
  U1661/Y (NAND3X12MTR)                                  0.045      0.220 r
  U11998/Y (INVX10MTR)                                   0.038      0.258 f
  U1620/Y (INVX12MTR)                                    0.036      0.294 r
  U1352/Y (INVX6MTR)                                     0.032      0.326 f
  U10863/Y (AOI22X1MTR)                                  0.080      0.405 r
  U1185/Y (NAND3X2MTR)                                   0.082      0.487 f
  U5586/Y (CLKNAND2X2MTR)                                0.051      0.539 r
  U5546/Y (NAND2X2MTR)                                   0.072      0.611 f
  U10963/Y (NOR2X2MTR)                                   0.093      0.704 r
  U770/Y (OAI21X2MTR)                                    0.077      0.782 f
  U1586/Y (NAND2X2MTR)                                   0.052      0.833 r
  U13138/Y (NAND2X4MTR)                                  0.048      0.881 f
  U13100/Y (NAND2X4MTR)                                  0.042      0.923 r
  U9484/Y (NAND2X3MTR)                                   0.059      0.982 f
  U10730/Y (AOI21X2MTR)                                  0.092      1.074 r
  U1665/Y (XNOR2X2MTR)                                   0.083      1.157 r
  U3728/Y (CLKNAND2X2MTR)                                0.069      1.226 f
  U8898/Y (OAI2B1X4MTR)                                  0.044      1.271 r
  U6321/Y (NOR2X4MTR)                                    0.046      1.317 f
  U7902/Y (NAND2X4MTR)                                   0.036      1.353 r
  U8996/Y (OAI2B1X4MTR)                                  0.049      1.402 f
  U6986/Y (OAI22X2MTR)                                   0.058      1.460 r
  U0_BANK_TOP/vACC_2_reg_3__2_/D (DFFRHQX2MTR)           0.000      1.460 r
  data arrival time                                                 1.460

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_3__2_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.130      1.470
  data required time                                                1.470
  --------------------------------------------------------------------------
  data required time                                                1.470
  data arrival time                                                -1.460
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_exp_align_reg_6_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/Q (DFFRHQX1MTR)
                                                         0.145      0.145 f
  U16482/Y (INVX1MTR)                                    0.043      0.189 r
  U16483/Y (NOR2X2MTR)                                   0.044      0.232 f
  U7800/Y (INVX2MTR)                                     0.050      0.282 r
  U8861/Y (INVX4MTR)                                     0.043      0.325 f
  U10156/Y (CLKNAND2X2MTR)                               0.038      0.364 r
  U11384/Y (CLKNAND2X2MTR)                               0.041      0.404 f
  U5125/Y (NAND3BX2MTR)                                  0.114      0.518 f
  U8682/Y (OR3X4MTR)                                     0.116      0.633 f
  U6090/Y (NOR2X2MTR)                                    0.057      0.691 r
  U11364/Y (AND2X4MTR)                                   0.111      0.801 r
  U4926/Y (NOR2X4MTR)                                    0.035      0.837 f
  U10925/Y (AOI21X4MTR)                                  0.108      0.945 r
  U10471/Y (OAI2B1X8MTR)                                 0.082      1.027 f
  U8021/Y (INVX3MTR)                                     0.041      1.068 r
  U9156/Y (NAND2BX2MTR)                                  0.043      1.111 f
  U7116/Y (NAND3X2MTR)                                   0.050      1.161 r
  U9112/Y (OAI211X4MTR)                                  0.078      1.239 f
  U11454/Y (AOI2BB1X4MTR)                                0.098      1.337 r
  U15217/Y (OAI222X2MTR)                                 0.129      1.466 f
  U0_BANK_TOP/vACC_3_reg_7__9_/D (DFFRHQX4MTR)           0.000      1.466 f
  data arrival time                                                 1.466

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_7__9_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.124      1.476
  data required time                                                1.476
  --------------------------------------------------------------------------
  data required time                                                1.476
  data arrival time                                                -1.466
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.115      0.115 f
  U1378/Y (INVX8MTR)                                     0.041      0.156 r
  U6954/Y (INVX6MTR)                                     0.039      0.195 f
  U1316/Y (NOR2X2MTR)                                    0.087      0.283 r
  U8450/Y (NAND2BX4MTR)                                  0.082      0.364 f
  U3124/Y (INVX2MTR)                                     0.060      0.425 r
  U4582/Y (AOI2BB1X2MTR)                                 0.114      0.538 r
  U5993/Y (NAND3X4MTR)                                   0.084      0.623 f
  U7944/Y (INVX2MTR)                                     0.045      0.668 r
  U7942/Y (NAND2X2MTR)                                   0.055      0.723 f
  U14281/Y (OAI2BB1X2MTR)                                0.109      0.833 f
  U5358/Y (NAND2X2MTR)                                   0.051      0.884 r
  U8051/Y (NAND2X4MTR)                                   0.045      0.929 f
  U4778/Y (NAND2X4MTR)                                   0.048      0.977 r
  U4267/Y (NAND2X8MTR)                                   0.053      1.031 f
  U2804/Y (AOI21X2MTR)                                   0.085      1.116 r
  U300/Y (XNOR2X1MTR)                                    0.086      1.202 r
  U3708/Y (NOR2X2MTR)                                    0.058      1.259 f
  U7053/Y (NOR2X4MTR)                                    0.074      1.333 r
  U1413/Y (NAND2X2MTR)                                   0.058      1.390 f
  U7873/Y (NAND2X4MTR)                                   0.049      1.439 r
  U10892/Y (OAI22X2MTR)                                  0.050      1.489 f
  U0_BANK_TOP/vACC_0_reg_0__2_/D (DFFRHQX4MTR)           0.000      1.489 f
  data arrival time                                                 1.489

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_0__2_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.102      1.498
  data required time                                                1.498
  --------------------------------------------------------------------------
  data required time                                                1.498
  data arrival time                                                -1.489
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_435_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U1237/Y (CLKNAND2X12MTR)                               0.034      0.297 r
  U8896/Y (NAND2X8MTR)                                   0.038      0.335 f
  U1095/Y (BUFX6MTR)                                     0.080      0.415 f
  U1053/Y (BUFX4MTR)                                     0.089      0.504 f
  U10474/Y (AOI22X2MTR)                                  0.104      0.608 r
  U17457/Y (OAI211X4MTR)                                 0.110      0.719 f
  U376/Y (NOR2BX2MTR)                                    0.110      0.829 r
  U11298/Y (NAND3BX4MTR)                                 0.095      0.923 f
  U4347/Y (INVX1MTR)                                     0.051      0.974 r
  U10473/Y (NAND2X2MTR)                                  0.059      1.033 f
  U12299/Y (INVX2MTR)                                    0.087      1.120 r
  U2241/Y (AOI22X1MTR)                                   0.069      1.188 f
  U2229/Y (OAI21X1MTR)                                   0.057      1.245 r
  U14280/Y (NOR2X2MTR)                                   0.038      1.283 f
  U1426/Y (NOR2BX2MTR)                                   0.094      1.377 f
  U14994/Y (NOR2X1MTR)                                   0.048      1.425 r
  PIM_result_reg_435_/D (DFFRQX2MTR)                     0.000      1.425 r
  data arrival time                                                 1.425

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_435_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.165      1.435
  data required time                                                1.435
  --------------------------------------------------------------------------
  data required time                                                1.435
  data arrival time                                                -1.425
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_51_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U1237/Y (CLKNAND2X12MTR)                               0.034      0.297 r
  U8896/Y (NAND2X8MTR)                                   0.038      0.335 f
  U1095/Y (BUFX6MTR)                                     0.080      0.415 f
  U1053/Y (BUFX4MTR)                                     0.089      0.504 f
  U10474/Y (AOI22X2MTR)                                  0.104      0.608 r
  U17457/Y (OAI211X4MTR)                                 0.110      0.719 f
  U376/Y (NOR2BX2MTR)                                    0.110      0.829 r
  U11298/Y (NAND3BX4MTR)                                 0.095      0.923 f
  U4347/Y (INVX1MTR)                                     0.051      0.974 r
  U10473/Y (NAND2X2MTR)                                  0.059      1.033 f
  U12299/Y (INVX2MTR)                                    0.087      1.120 r
  U2241/Y (AOI22X1MTR)                                   0.069      1.188 f
  U2229/Y (OAI21X1MTR)                                   0.057      1.245 r
  U14280/Y (NOR2X2MTR)                                   0.038      1.283 f
  U1426/Y (NOR2BX2MTR)                                   0.094      1.377 f
  U14394/Y (NOR2X1MTR)                                   0.048      1.425 r
  PIM_result_reg_51_/D (DFFRQX2MTR)                      0.000      1.425 r
  data arrival time                                                 1.425

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_51_/CK (DFFRQX2MTR)                     0.000      1.600 r
  library setup time                                    -0.165      1.435
  data required time                                                1.435
  --------------------------------------------------------------------------
  data required time                                                1.435
  data arrival time                                                -1.425
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/detect_pos_edge_reg_5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1710/Y (NAND3X8MTR)                                   0.112      0.263 f
  U1684/Y (INVX4MTR)                                     0.076      0.339 r
  U1683/Y (INVX6MTR)                                     0.045      0.384 f
  U11359/Y (NOR2X3MTR)                                   0.049      0.433 r
  U4154/Y (AOI21X2MTR)                                   0.033      0.466 f
  U4102/Y (NAND3X2MTR)                                   0.049      0.516 r
  U5590/Y (AND2X2MTR)                                    0.118      0.634 r
  U5553/Y (NOR2X2MTR)                                    0.051      0.685 f
  U2086/Y (NAND2BX2MTR)                                  0.126      0.811 f
  U2085/Y (INVX2MTR)                                     0.051      0.862 r
  U603/Y (NAND2X2MTR)                                    0.051      0.913 f
  U4815/Y (NOR2X1MTR)                                    0.090      1.004 r
  U1602/Y (NAND2X4MTR)                                   0.057      1.061 f
  U413/Y (CLKNAND2X4MTR)                                 0.042      1.102 r
  U1471/Y (NAND2X4MTR)                                   0.048      1.150 f
  U1405/Y (NAND3X8MTR)                                   0.049      1.199 r
  U204/Y (NAND2X2MTR)                                    0.045      1.244 f
  U5717/Y (NAND2X2MTR)                                   0.042      1.286 r
  U4695/Y (INVX2MTR)                                     0.053      1.339 f
  U2031/Y (OR4X2MTR)                                     0.160      1.499 f
  U0_BANK_TOP/detect_pos_edge_reg_5_/D (DFFSX1MTR)       0.000      1.499 f
  data arrival time                                                 1.499

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/detect_pos_edge_reg_5_/CK (DFFSX1MTR)      0.000      1.600 r
  library setup time                                    -0.091      1.509
  data required time                                                1.509
  --------------------------------------------------------------------------
  data required time                                                1.509
  data arrival time                                                -1.499
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 r
  U9975/Y (INVX6MTR)                                     0.041      0.169 f
  U9980/Y (CLKNAND2X2MTR)                                0.064      0.233 r
  U9972/Y (BUFX2MTR)                                     0.101      0.334 r
  U8846/Y (OAI22X2MTR)                                   0.057      0.391 f
  U11973/Y (AOI21X2MTR)                                  0.084      0.475 r
  U13520/Y (NAND3BX4MTR)                                 0.081      0.556 f
  U3568/Y (INVX2MTR)                                     0.063      0.618 r
  U4522/Y (NAND2X2MTR)                                   0.050      0.668 f
  U2463/Y (INVX2MTR)                                     0.051      0.719 r
  U1033/Y (OAI21X2MTR)                                   0.070      0.789 f
  U544/Y (AOI21X4MTR)                                    0.106      0.895 r
  U8139/Y (NOR2X2MTR)                                    0.057      0.952 f
  U7263/Y (NOR2X4MTR)                                    0.067      1.019 r
  U7162/Y (NAND2X4MTR)                                   0.061      1.081 f
  U2223/Y (NAND2X4MTR)                                   0.048      1.129 r
  U1608/Y (NAND3X6MTR)                                   0.090      1.219 f
  U7938/Y (NAND2X2MTR)                                   0.056      1.275 r
  U11156/Y (AOI22X2MTR)                                  0.062      1.336 f
  U77/Y (OAI2BB2X1MTR)                                   0.075      1.411 r
  U0_BANK_TOP/vACC_3_reg_6__20_/D (DFFRQX4MTR)           0.000      1.411 r
  data arrival time                                                 1.411

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_6__20_/CK (DFFRQX4MTR)          0.000      1.600 r
  library setup time                                    -0.178      1.422
  data required time                                                1.422
  --------------------------------------------------------------------------
  data required time                                                1.422
  data arrival time                                                -1.411
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U1666/Y (INVX12MTR)                                    0.037      0.174 f
  U1661/Y (NAND3X12MTR)                                  0.045      0.220 r
  U11998/Y (INVX10MTR)                                   0.038      0.258 f
  U1620/Y (INVX12MTR)                                    0.036      0.294 r
  U1352/Y (INVX6MTR)                                     0.032      0.326 f
  U10863/Y (AOI22X1MTR)                                  0.080      0.405 r
  U1185/Y (NAND3X2MTR)                                   0.082      0.487 f
  U5586/Y (CLKNAND2X2MTR)                                0.051      0.539 r
  U5546/Y (NAND2X2MTR)                                   0.072      0.611 f
  U10963/Y (NOR2X2MTR)                                   0.093      0.704 r
  U770/Y (OAI21X2MTR)                                    0.077      0.782 f
  U1586/Y (NAND2X2MTR)                                   0.052      0.833 r
  U13138/Y (NAND2X4MTR)                                  0.048      0.881 f
  U13100/Y (NAND2X4MTR)                                  0.042      0.923 r
  U9484/Y (NAND2X3MTR)                                   0.059      0.982 f
  U10730/Y (AOI21X2MTR)                                  0.092      1.074 r
  U1665/Y (XNOR2X2MTR)                                   0.083      1.157 r
  U3728/Y (CLKNAND2X2MTR)                                0.069      1.226 f
  U8898/Y (OAI2B1X4MTR)                                  0.044      1.271 r
  U6321/Y (NOR2X4MTR)                                    0.046      1.317 f
  U7902/Y (NAND2X4MTR)                                   0.036      1.353 r
  U8996/Y (OAI2B1X4MTR)                                  0.049      1.402 f
  U6989/Y (OAI22X2MTR)                                   0.058      1.460 r
  U0_BANK_TOP/vACC_0_reg_3__2_/D (DFFRHQX2MTR)           0.000      1.460 r
  data arrival time                                                 1.460

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_3__2_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.130      1.470
  data required time                                                1.470
  --------------------------------------------------------------------------
  data required time                                                1.470
  data arrival time                                                -1.460
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.116      0.116 f
  U9317/Y (INVX3MTR)                                     0.040      0.156 r
  U1221/Y (CLKNAND2X2MTR)                                0.052      0.207 f
  U5689/Y (INVX2MTR)                                     0.080      0.288 r
  U10774/Y (CLKNAND2X2MTR)                               0.052      0.340 f
  U1110/Y (NOR2BX2MTR)                                   0.088      0.428 f
  U6862/Y (OAI211X2MTR)                                  0.085      0.514 r
  U7640/Y (INVX2MTR)                                     0.047      0.560 f
  U3063/Y (NAND2X3MTR)                                   0.055      0.615 r
  U6737/Y (INVX3MTR)                                     0.045      0.660 f
  U8350/Y (NOR2X6MTR)                                    0.076      0.736 r
  U1491/Y (OAI21X4MTR)                                   0.071      0.807 f
  U10557/Y (AOI21X6MTR)                                  0.081      0.888 r
  U10798/Y (OAI21X6MTR)                                  0.064      0.953 f
  U1577/Y (BUFX10MTR)                                    0.083      1.035 f
  U330/Y (AOI2B1X2MTR)                                   0.075      1.111 r
  U3257/Y (XNOR2X1MTR)                                   0.100      1.210 r
  U3723/Y (AOI2B1X4MTR)                                  0.075      1.285 f
  U4241/Y (NAND2X2MTR)                                   0.054      1.338 r
  U7055/Y (NAND2X2MTR)                                   0.060      1.398 f
  U9032/Y (OAI22X2MTR)                                   0.062      1.460 r
  U0_BANK_TOP/vACC_2_reg_2__1_/D (DFFRHQX2MTR)           0.000      1.460 r
  data arrival time                                                 1.460

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_2__1_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.129      1.471
  data required time                                                1.471
  --------------------------------------------------------------------------
  data required time                                                1.471
  data arrival time                                                -1.460
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.116      0.116 f
  U9317/Y (INVX3MTR)                                     0.040      0.156 r
  U1221/Y (CLKNAND2X2MTR)                                0.052      0.207 f
  U5689/Y (INVX2MTR)                                     0.080      0.288 r
  U10774/Y (CLKNAND2X2MTR)                               0.052      0.340 f
  U1110/Y (NOR2BX2MTR)                                   0.088      0.428 f
  U6862/Y (OAI211X2MTR)                                  0.085      0.514 r
  U7640/Y (INVX2MTR)                                     0.047      0.560 f
  U3063/Y (NAND2X3MTR)                                   0.055      0.615 r
  U6737/Y (INVX3MTR)                                     0.045      0.660 f
  U8350/Y (NOR2X6MTR)                                    0.076      0.736 r
  U1491/Y (OAI21X4MTR)                                   0.071      0.807 f
  U10557/Y (AOI21X6MTR)                                  0.081      0.888 r
  U10798/Y (OAI21X6MTR)                                  0.064      0.953 f
  U1577/Y (BUFX10MTR)                                    0.083      1.035 f
  U330/Y (AOI2B1X2MTR)                                   0.075      1.111 r
  U3257/Y (XNOR2X1MTR)                                   0.100      1.210 r
  U3723/Y (AOI2B1X4MTR)                                  0.075      1.285 f
  U4241/Y (NAND2X2MTR)                                   0.054      1.338 r
  U7055/Y (NAND2X2MTR)                                   0.060      1.398 f
  U9052/Y (OAI22X2MTR)                                   0.062      1.460 r
  U0_BANK_TOP/vACC_3_reg_2__1_/D (DFFRHQX2MTR)           0.000      1.460 r
  data arrival time                                                 1.460

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_2__1_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.129      1.471
  data required time                                                1.471
  --------------------------------------------------------------------------
  data required time                                                1.471
  data arrival time                                                -1.460
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_28_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U1156/Y (CLKNAND2X8MTR)                                0.061      0.355 f
  U4581/Y (INVX8MTR)                                     0.046      0.401 r
  U3070/Y (INVX2MTR)                                     0.051      0.452 f
  U3531/Y (BUFX4MTR)                                     0.095      0.547 f
  U3510/Y (AOI22X2MTR)                                   0.088      0.635 r
  U4469/Y (OAI211X4MTR)                                  0.114      0.749 f
  U8285/Y (NOR2X2MTR)                                    0.102      0.851 r
  U17624/Y (NAND4X4MTR)                                  0.096      0.947 f
  U3813/Y (NOR2X2MTR)                                    0.136      1.083 r
  U17633/Y (AOI211X4MTR)                                 0.057      1.140 f
  U8058/Y (NAND3X2MTR)                                   0.063      1.203 r
  U176/Y (INVX2MTR)                                      0.049      1.252 f
  U15755/Y (INVX2MTR)                                    0.050      1.301 r
  U15378/Y (AOI211X4MTR)                                 0.061      1.362 f
  U18089/Y (NOR2X1MTR)                                   0.056      1.418 r
  PIM_result_reg_28_/D (DFFRQX1MTR)                      0.000      1.418 r
  data arrival time                                                 1.418

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_28_/CK (DFFRQX1MTR)                     0.000      1.600 r
  library setup time                                    -0.171      1.429
  data required time                                                1.429
  --------------------------------------------------------------------------
  data required time                                                1.429
  data arrival time                                                -1.418
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U12245/Y (NAND3X12MTR)                                 0.098      0.249 f
  U12144/Y (INVX20MTR)                                   0.054      0.302 r
  U1723/Y (INVX12MTR)                                    0.031      0.333 f
  U598/Y (INVX8MTR)                                      0.036      0.369 r
  U1239/Y (INVX4MTR)                                     0.039      0.409 f
  U1942/Y (AOI2BB2X2MTR)                                 0.111      0.519 f
  U773/Y (OAI2B11X2MTR)                                  0.043      0.563 r
  U8677/Y (NAND2BX2MTR)                                  0.087      0.649 f
  U2132/Y (XNOR2X1MTR)                                   0.118      0.767 f
  U6316/Y (AND2X2MTR)                                    0.146      0.913 f
  U455/Y (INVX2MTR)                                      0.076      0.989 r
  U3912/Y (INVX2MTR)                                     0.064      1.053 f
  U10830/Y (AOI21X2MTR)                                  0.072      1.125 r
  U323/Y (OAI2B11X2MTR)                                  0.095      1.220 f
  U267/Y (OAI2B1X4MTR)                                   0.056      1.277 r
  U1474/Y (NOR2X6MTR)                                    0.047      1.323 f
  U7039/Y (NAND2X4MTR)                                   0.042      1.365 r
  U7886/Y (NAND2X4MTR)                                   0.041      1.406 f
  U9018/Y (OAI22X2MTR)                                   0.054      1.460 r
  U0_BANK_TOP/vACC_1_reg_2__5_/D (DFFRHQX4MTR)           0.000      1.460 r
  data arrival time                                                 1.460

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_2__5_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.130      1.470
  data required time                                                1.470
  --------------------------------------------------------------------------
  data required time                                                1.470
  data arrival time                                                -1.460
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.142      0.142 r
  U8955/Y (INVX12MTR)                                    0.036      0.178 f
  U1710/Y (NAND3X8MTR)                                   0.053      0.231 r
  U1670/Y (INVX12MTR)                                    0.047      0.278 f
  U1270/Y (BUFX6MTR)                                     0.074      0.353 f
  U1194/Y (NAND2X2MTR)                                   0.032      0.385 r
  U7700/Y (NOR2BX4MTR)                                   0.082      0.467 r
  U1061/Y (NAND2X4MTR)                                   0.044      0.511 f
  U3060/Y (NAND2X3MTR)                                   0.046      0.557 r
  U3511/Y (NAND2X4MTR)                                   0.066      0.623 f
  U4527/Y (NOR2X3MTR)                                    0.083      0.706 r
  U2079/Y (OAI21X2MTR)                                   0.097      0.803 f
  U5419/Y (AOI21X4MTR)                                   0.099      0.902 r
  U6465/Y (NAND2X6MTR)                                   0.067      0.969 f
  U1412/Y (BUFX10MTR)                                    0.081      1.050 f
  U304/Y (AOI21X4MTR)                                    0.088      1.138 r
  U11581/Y (XNOR2X8MTR)                                  0.090      1.228 r
  U11579/Y (AOI21X6MTR)                                  0.072      1.299 f
  U19061/Y (OAI222X2MTR)                                 0.125      1.424 r
  U0_BANK_TOP/vACC_1_reg_6__11_/D (DFFRHQX1MTR)          0.000      1.424 r
  data arrival time                                                 1.424

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_6__11_/CK (DFFRHQX1MTR)         0.000      1.600 r
  library setup time                                    -0.165      1.435
  data required time                                                1.435
  --------------------------------------------------------------------------
  data required time                                                1.435
  data arrival time                                                -1.424
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_27_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U1156/Y (CLKNAND2X8MTR)                                0.061      0.355 f
  U4581/Y (INVX8MTR)                                     0.046      0.401 r
  U3070/Y (INVX2MTR)                                     0.051      0.452 f
  U3531/Y (BUFX4MTR)                                     0.095      0.547 f
  U3510/Y (AOI22X2MTR)                                   0.088      0.635 r
  U4469/Y (OAI211X4MTR)                                  0.114      0.749 f
  U8285/Y (NOR2X2MTR)                                    0.102      0.851 r
  U17624/Y (NAND4X4MTR)                                  0.096      0.947 f
  U3813/Y (NOR2X2MTR)                                    0.136      1.083 r
  U17633/Y (AOI211X4MTR)                                 0.057      1.140 f
  U8058/Y (NAND3X2MTR)                                   0.063      1.203 r
  U176/Y (INVX2MTR)                                      0.049      1.252 f
  U7850/Y (MXI2X2MTR)                                    0.067      1.319 r
  U97/Y (AOI21X2MTR)                                     0.058      1.377 f
  U14639/Y (NOR2X1MTR)                                   0.067      1.444 r
  PIM_result_reg_27_/D (DFFRHQX1MTR)                     0.000      1.444 r
  data arrival time                                                 1.444

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_27_/CK (DFFRHQX1MTR)                    0.000      1.600 r
  library setup time                                    -0.145      1.455
  data required time                                                1.455
  --------------------------------------------------------------------------
  data required time                                                1.455
  data arrival time                                                -1.444
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_155_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U1156/Y (CLKNAND2X8MTR)                                0.061      0.355 f
  U4581/Y (INVX8MTR)                                     0.046      0.401 r
  U3070/Y (INVX2MTR)                                     0.051      0.452 f
  U3531/Y (BUFX4MTR)                                     0.095      0.547 f
  U3510/Y (AOI22X2MTR)                                   0.088      0.635 r
  U4469/Y (OAI211X4MTR)                                  0.114      0.749 f
  U8285/Y (NOR2X2MTR)                                    0.102      0.851 r
  U17624/Y (NAND4X4MTR)                                  0.096      0.947 f
  U3813/Y (NOR2X2MTR)                                    0.136      1.083 r
  U17633/Y (AOI211X4MTR)                                 0.057      1.140 f
  U8058/Y (NAND3X2MTR)                                   0.063      1.203 r
  U176/Y (INVX2MTR)                                      0.049      1.252 f
  U7850/Y (MXI2X2MTR)                                    0.067      1.319 r
  U97/Y (AOI21X2MTR)                                     0.058      1.377 f
  U14638/Y (NOR2X1MTR)                                   0.067      1.444 r
  PIM_result_reg_155_/D (DFFRHQX1MTR)                    0.000      1.444 r
  data arrival time                                                 1.444

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_155_/CK (DFFRHQX1MTR)                   0.000      1.600 r
  library setup time                                    -0.145      1.455
  data required time                                                1.455
  --------------------------------------------------------------------------
  data required time                                                1.455
  data arrival time                                                -1.444
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_283_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U1156/Y (CLKNAND2X8MTR)                                0.061      0.355 f
  U4581/Y (INVX8MTR)                                     0.046      0.401 r
  U3070/Y (INVX2MTR)                                     0.051      0.452 f
  U3531/Y (BUFX4MTR)                                     0.095      0.547 f
  U3510/Y (AOI22X2MTR)                                   0.088      0.635 r
  U4469/Y (OAI211X4MTR)                                  0.114      0.749 f
  U8285/Y (NOR2X2MTR)                                    0.102      0.851 r
  U17624/Y (NAND4X4MTR)                                  0.096      0.947 f
  U3813/Y (NOR2X2MTR)                                    0.136      1.083 r
  U17633/Y (AOI211X4MTR)                                 0.057      1.140 f
  U8058/Y (NAND3X2MTR)                                   0.063      1.203 r
  U176/Y (INVX2MTR)                                      0.049      1.252 f
  U7850/Y (MXI2X2MTR)                                    0.067      1.319 r
  U97/Y (AOI21X2MTR)                                     0.058      1.377 f
  U14637/Y (NOR2X1MTR)                                   0.067      1.444 r
  PIM_result_reg_283_/D (DFFRHQX1MTR)                    0.000      1.444 r
  data arrival time                                                 1.444

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_283_/CK (DFFRHQX1MTR)                   0.000      1.600 r
  library setup time                                    -0.145      1.455
  data required time                                                1.455
  --------------------------------------------------------------------------
  data required time                                                1.455
  data arrival time                                                -1.444
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_411_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U1156/Y (CLKNAND2X8MTR)                                0.061      0.355 f
  U4581/Y (INVX8MTR)                                     0.046      0.401 r
  U3070/Y (INVX2MTR)                                     0.051      0.452 f
  U3531/Y (BUFX4MTR)                                     0.095      0.547 f
  U3510/Y (AOI22X2MTR)                                   0.088      0.635 r
  U4469/Y (OAI211X4MTR)                                  0.114      0.749 f
  U8285/Y (NOR2X2MTR)                                    0.102      0.851 r
  U17624/Y (NAND4X4MTR)                                  0.096      0.947 f
  U3813/Y (NOR2X2MTR)                                    0.136      1.083 r
  U17633/Y (AOI211X4MTR)                                 0.057      1.140 f
  U8058/Y (NAND3X2MTR)                                   0.063      1.203 r
  U176/Y (INVX2MTR)                                      0.049      1.252 f
  U7850/Y (MXI2X2MTR)                                    0.067      1.319 r
  U97/Y (AOI21X2MTR)                                     0.058      1.377 f
  U14636/Y (NOR2X1MTR)                                   0.067      1.444 r
  PIM_result_reg_411_/D (DFFRHQX1MTR)                    0.000      1.444 r
  data arrival time                                                 1.444

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_411_/CK (DFFRHQX1MTR)                   0.000      1.600 r
  library setup time                                    -0.145      1.455
  data required time                                                1.455
  --------------------------------------------------------------------------
  data required time                                                1.455
  data arrival time                                                -1.444
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U1026/Y (INVX12MTR)                                    0.031      0.144 r
  U10636/Y (CLKNAND2X16MTR)                              0.044      0.188 f
  U15348/Y (CLKNAND2X16MTR)                              0.054      0.242 r
  U15347/Y (INVX12MTR)                                   0.041      0.282 f
  U1223/Y (INVX8MTR)                                     0.045      0.328 r
  U1870/Y (NAND2X2MTR)                                   0.056      0.384 f
  U1497/Y (NOR2X1MTR)                                    0.087      0.471 r
  U850/Y (OAI21X2MTR)                                    0.088      0.559 f
  U11285/Y (AOI21X4MTR)                                  0.109      0.669 r
  U14334/Y (INVX2MTR)                                    0.040      0.709 f
  U11286/Y (OAI2BB1X4MTR)                                0.083      0.792 f
  U16930/Y (XNOR2X2MTR)                                  0.051      0.842 r
  U10263/Y (NOR2BX4MTR)                                  0.125      0.967 r
  U11736/Y (OR2X2MTR)                                    0.100      1.067 r
  U1500/Y (NAND2X2MTR)                                   0.042      1.109 f
  U1498/Y (XNOR2X2MTR)                                   0.108      1.216 f
  U8007/Y (NOR2X2MTR)                                    0.089      1.305 r
  U7108/Y (NAND3BX2MTR)                                  0.076      1.381 f
  U1495/Y (NOR2X1MTR)                                    0.081      1.462 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/D (DFFRHQX2MTR)
                                                         0.000      1.462 r
  data arrival time                                                 1.462

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/CK (DFFRHQX2MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.128      1.472
  data required time                                                1.472
  --------------------------------------------------------------------------
  data required time                                                1.472
  data arrival time                                                -1.462
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1710/Y (NAND3X8MTR)                                   0.112      0.263 f
  U1746/Y (BUFX10MTR)                                    0.102      0.365 f
  U1311/Y (BUFX8MTR)                                     0.070      0.435 f
  U6216/Y (NOR2X2MTR)                                    0.052      0.488 r
  U6189/Y (INVX2MTR)                                     0.032      0.520 f
  U1138/Y (CLKNAND2X2MTR)                                0.039      0.559 r
  U15463/Y (AND2X4MTR)                                   0.104      0.662 r
  U2046/Y (NOR2X2MTR)                                    0.053      0.715 f
  U5476/Y (NAND2BX4MTR)                                  0.096      0.810 f
  U8199/Y (NAND2BX4MTR)                                  0.092      0.903 f
  U4832/Y (INVX2MTR)                                     0.054      0.956 r
  U7233/Y (NAND2X2MTR)                                   0.044      1.001 f
  U7109/Y (NAND2BX4MTR)                                  0.084      1.084 f
  U9557/Y (NAND2X3MTR)                                   0.052      1.136 r
  U3703/Y (NAND3X8MTR)                                   0.084      1.220 f
  U4236/Y (INVX4MTR)                                     0.065      1.285 r
  U8424/Y (NOR2X6MTR)                                    0.040      1.325 f
  U129/Y (XNOR2X8MTR)                                    0.073      1.398 f
  U6980/Y (OAI22X2MTR)                                   0.062      1.460 r
  U0_BANK_TOP/vACC_2_reg_0__20_/D (DFFRHQX2MTR)          0.000      1.460 r
  data arrival time                                                 1.460

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_0__20_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.129      1.471
  data required time                                                1.471
  --------------------------------------------------------------------------
  data required time                                                1.471
  data arrival time                                                -1.460
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1710/Y (NAND3X8MTR)                                   0.112      0.263 f
  U1746/Y (BUFX10MTR)                                    0.102      0.365 f
  U1311/Y (BUFX8MTR)                                     0.070      0.435 f
  U6216/Y (NOR2X2MTR)                                    0.052      0.488 r
  U6189/Y (INVX2MTR)                                     0.032      0.520 f
  U1138/Y (CLKNAND2X2MTR)                                0.039      0.559 r
  U15463/Y (AND2X4MTR)                                   0.104      0.662 r
  U2046/Y (NOR2X2MTR)                                    0.053      0.715 f
  U5476/Y (NAND2BX4MTR)                                  0.096      0.810 f
  U8199/Y (NAND2BX4MTR)                                  0.092      0.903 f
  U4832/Y (INVX2MTR)                                     0.054      0.956 r
  U7233/Y (NAND2X2MTR)                                   0.044      1.001 f
  U7109/Y (NAND2BX4MTR)                                  0.084      1.084 f
  U9557/Y (NAND2X3MTR)                                   0.052      1.136 r
  U3703/Y (NAND3X8MTR)                                   0.084      1.220 f
  U4236/Y (INVX4MTR)                                     0.065      1.285 r
  U8424/Y (NOR2X6MTR)                                    0.040      1.325 f
  U129/Y (XNOR2X8MTR)                                    0.073      1.398 f
  U7856/Y (OAI22X2MTR)                                   0.062      1.460 r
  U0_BANK_TOP/vACC_3_reg_0__20_/D (DFFRHQX2MTR)          0.000      1.460 r
  data arrival time                                                 1.460

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_0__20_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.129      1.471
  data required time                                                1.471
  --------------------------------------------------------------------------
  data required time                                                1.471
  data arrival time                                                -1.460
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1661/Y (NAND3X12MTR)                                  0.096      0.247 f
  U1726/Y (INVX12MTR)                                    0.059      0.306 r
  U1729/Y (INVX8MTR)                                     0.038      0.344 f
  U1243/Y (INVX4MTR)                                     0.050      0.394 r
  U3125/Y (NAND2X2MTR)                                   0.053      0.447 f
  U5142/Y (NOR2X1MTR)                                    0.057      0.504 r
  U3089/Y (NOR2X1MTR)                                    0.046      0.549 f
  U1771/Y (OAI21X2MTR)                                   0.042      0.592 r
  U5544/Y (NOR2X3MTR)                                    0.047      0.638 f
  U5029/Y (NAND2X4MTR)                                   0.043      0.682 r
  U4939/Y (INVX2MTR)                                     0.031      0.712 f
  U5962/Y (NAND2X2MTR)                                   0.043      0.755 r
  U746/Y (NAND2X2MTR)                                    0.065      0.820 f
  U1588/Y (NOR2X2MTR)                                    0.087      0.908 r
  U1342/Y (NAND2X3MTR)                                   0.069      0.976 f
  U11116/Y (NAND2X6MTR)                                  0.055      1.031 r
  U11603/Y (CLKNAND2X2MTR)                               0.046      1.078 f
  U3737/Y (NAND2X2MTR)                                   0.041      1.119 r
  U284/Y (XNOR2X2MTR)                                    0.078      1.197 r
  U11114/Y (NOR2X4MTR)                                   0.047      1.244 f
  U11180/Y (NAND2BX4MTR)                                 0.089      1.333 f
  U1626/Y (OAI2BB2X4MTR)                                 0.095      1.429 r
  U17973/Y (OAI22X2MTR)                                  0.059      1.488 f
  U0_BANK_TOP/vACC_2_reg_7__4_/D (DFFRHQX4MTR)           0.000      1.488 f
  data arrival time                                                 1.488

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_7__4_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.102      1.498
  data required time                                                1.498
  --------------------------------------------------------------------------
  data required time                                                1.498
  data arrival time                                                -1.488
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1710/Y (NAND3X8MTR)                                   0.112      0.263 f
  U1746/Y (BUFX10MTR)                                    0.102      0.365 f
  U1311/Y (BUFX8MTR)                                     0.070      0.435 f
  U6216/Y (NOR2X2MTR)                                    0.052      0.488 r
  U6189/Y (INVX2MTR)                                     0.032      0.520 f
  U1138/Y (CLKNAND2X2MTR)                                0.039      0.559 r
  U15463/Y (AND2X4MTR)                                   0.104      0.662 r
  U2046/Y (NOR2X2MTR)                                    0.053      0.715 f
  U5476/Y (NAND2BX4MTR)                                  0.096      0.810 f
  U8199/Y (NAND2BX4MTR)                                  0.092      0.903 f
  U4832/Y (INVX2MTR)                                     0.054      0.956 r
  U7233/Y (NAND2X2MTR)                                   0.044      1.001 f
  U7109/Y (NAND2BX4MTR)                                  0.084      1.084 f
  U9557/Y (NAND2X3MTR)                                   0.052      1.136 r
  U3703/Y (NAND3X8MTR)                                   0.084      1.220 f
  U4236/Y (INVX4MTR)                                     0.065      1.285 r
  U8424/Y (NOR2X6MTR)                                    0.040      1.325 f
  U129/Y (XNOR2X8MTR)                                    0.073      1.398 f
  U6720/Y (OAI22X2MTR)                                   0.062      1.460 r
  U0_BANK_TOP/vACC_0_reg_0__20_/D (DFFRHQX2MTR)          0.000      1.460 r
  data arrival time                                                 1.460

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_0__20_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.129      1.471
  data required time                                                1.471
  --------------------------------------------------------------------------
  data required time                                                1.471
  data arrival time                                                -1.460
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 r
  U1363/Y (INVX4MTR)                                     0.042      0.171 f
  U7801/Y (INVX3MTR)                                     0.039      0.210 r
  U1333/Y (NAND2BX4MTR)                                  0.079      0.289 r
  U11450/Y (NAND2BX1MTR)                                 0.069      0.358 r
  U16439/Y (CLKNAND2X2MTR)                               0.042      0.400 f
  U10433/Y (NOR2X2MTR)                                   0.065      0.465 r
  U16440/Y (NAND4X4MTR)                                  0.095      0.561 f
  U3049/Y (INVX1MTR)                                     0.056      0.617 r
  U7904/Y (CLKNAND2X2MTR)                                0.057      0.674 f
  U4965/Y (NOR2X4MTR)                                    0.080      0.754 r
  U642/Y (OAI21X6MTR)                                    0.064      0.818 f
  U11184/Y (AOI21X4MTR)                                  0.093      0.911 r
  U1462/Y (OAI21X8MTR)                                   0.078      0.988 f
  U9389/Y (BUFX8MTR)                                     0.088      1.076 f
  U3571/Y (XNOR2X1MTR)                                   0.067      1.143 f
  U215/Y (AOI22X2MTR)                                    0.096      1.240 r
  U11373/Y (OAI2BB1X4MTR)                                0.071      1.310 f
  U7098/Y (NOR2X4MTR)                                    0.074      1.384 r
  U19364/Y (OAI222X2MTR)                                 0.093      1.477 f
  U0_BANK_TOP/vACC_2_reg_4__8_/D (DFFRHQX4MTR)           0.000      1.477 f
  data arrival time                                                 1.477

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_4__8_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.113      1.487
  data required time                                                1.487
  --------------------------------------------------------------------------
  data required time                                                1.487
  data arrival time                                                -1.477
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 r
  U1363/Y (INVX4MTR)                                     0.042      0.171 f
  U7801/Y (INVX3MTR)                                     0.039      0.210 r
  U1333/Y (NAND2BX4MTR)                                  0.079      0.289 r
  U11450/Y (NAND2BX1MTR)                                 0.069      0.358 r
  U16439/Y (CLKNAND2X2MTR)                               0.042      0.400 f
  U10433/Y (NOR2X2MTR)                                   0.065      0.465 r
  U16440/Y (NAND4X4MTR)                                  0.095      0.561 f
  U3049/Y (INVX1MTR)                                     0.056      0.617 r
  U7904/Y (CLKNAND2X2MTR)                                0.057      0.674 f
  U4965/Y (NOR2X4MTR)                                    0.080      0.754 r
  U642/Y (OAI21X6MTR)                                    0.064      0.818 f
  U11184/Y (AOI21X4MTR)                                  0.093      0.911 r
  U1462/Y (OAI21X8MTR)                                   0.078      0.988 f
  U9389/Y (BUFX8MTR)                                     0.088      1.076 f
  U3571/Y (XNOR2X1MTR)                                   0.067      1.143 f
  U215/Y (AOI22X2MTR)                                    0.096      1.240 r
  U11373/Y (OAI2BB1X4MTR)                                0.071      1.310 f
  U7098/Y (NOR2X4MTR)                                    0.074      1.384 r
  U19366/Y (OAI222X2MTR)                                 0.093      1.477 f
  U0_BANK_TOP/vACC_3_reg_4__8_/D (DFFRHQX4MTR)           0.000      1.477 f
  data arrival time                                                 1.477

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_4__8_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.113      1.487
  data required time                                                1.487
  --------------------------------------------------------------------------
  data required time                                                1.487
  data arrival time                                                -1.477
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 r
  U1363/Y (INVX4MTR)                                     0.042      0.171 f
  U7801/Y (INVX3MTR)                                     0.039      0.210 r
  U1333/Y (NAND2BX4MTR)                                  0.079      0.289 r
  U11450/Y (NAND2BX1MTR)                                 0.069      0.358 r
  U16439/Y (CLKNAND2X2MTR)                               0.042      0.400 f
  U10433/Y (NOR2X2MTR)                                   0.065      0.465 r
  U16440/Y (NAND4X4MTR)                                  0.095      0.561 f
  U3049/Y (INVX1MTR)                                     0.056      0.617 r
  U7904/Y (CLKNAND2X2MTR)                                0.057      0.674 f
  U4965/Y (NOR2X4MTR)                                    0.080      0.754 r
  U642/Y (OAI21X6MTR)                                    0.064      0.818 f
  U11184/Y (AOI21X4MTR)                                  0.093      0.911 r
  U1462/Y (OAI21X8MTR)                                   0.078      0.988 f
  U9389/Y (BUFX8MTR)                                     0.088      1.076 f
  U3571/Y (XNOR2X1MTR)                                   0.067      1.143 f
  U215/Y (AOI22X2MTR)                                    0.096      1.240 r
  U11373/Y (OAI2BB1X4MTR)                                0.071      1.310 f
  U7098/Y (NOR2X4MTR)                                    0.074      1.384 r
  U19365/Y (OAI222X2MTR)                                 0.093      1.477 f
  U0_BANK_TOP/vACC_1_reg_4__8_/D (DFFRHQX4MTR)           0.000      1.477 f
  data arrival time                                                 1.477

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_4__8_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.113      1.487
  data required time                                                1.487
  --------------------------------------------------------------------------
  data required time                                                1.487
  data arrival time                                                -1.477
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.132      0.132 f
  U610/Y (BUFX14MTR)                                     0.088      0.220 f
  U10031/Y (CLKNAND2X16MTR)                              0.045      0.265 r
  U1337/Y (BUFX16MTR)                                    0.066      0.331 r
  U7568/Y (INVX8MTR)                                     0.027      0.358 f
  U689/Y (NAND2X1MTR)                                    0.028      0.385 r
  U824/Y (OAI2B1X1MTR)                                   0.081      0.466 f
  U11884/Y (OAI21BX4MTR)                                 0.097      0.563 r
  U11808/Y (NAND2X2MTR)                                  0.071      0.634 f
  U3926/Y (INVX2MTR)                                     0.051      0.685 r
  U872/Y (CLKNAND2X4MTR)                                 0.059      0.744 f
  U11569/Y (AOI21X3MTR)                                  0.113      0.856 r
  U11086/Y (OAI2B1X4MTR)                                 0.062      0.918 f
  U11355/Y (INVX3MTR)                                    0.044      0.962 r
  U11260/Y (NAND2X6MTR)                                  0.059      1.021 f
  U308/Y (NAND2X2MTR)                                    0.050      1.072 r
  U2226/Y (CLKNAND2X2MTR)                                0.043      1.115 f
  U14612/Y (OAI2B1X2MTR)                                 0.087      1.201 r
  U14603/Y (OAI22X4MTR)                                  0.084      1.285 f
  U11434/Y (NOR2X4MTR)                                   0.074      1.359 r
  U14377/Y (OA22X1MTR)                                   0.112      1.471 r
  U0_BANK_TOP/vACC_3_reg_4__15_/D (DFFSX1MTR)            0.000      1.471 r
  data arrival time                                                 1.471

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_4__15_/CK (DFFSX1MTR)           0.000      1.600 r
  library setup time                                    -0.119      1.481
  data required time                                                1.481
  --------------------------------------------------------------------------
  data required time                                                1.481
  data arrival time                                                -1.471
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.132      0.132 f
  U610/Y (BUFX14MTR)                                     0.088      0.220 f
  U10031/Y (CLKNAND2X16MTR)                              0.045      0.265 r
  U1337/Y (BUFX16MTR)                                    0.066      0.331 r
  U7568/Y (INVX8MTR)                                     0.027      0.358 f
  U689/Y (NAND2X1MTR)                                    0.028      0.385 r
  U824/Y (OAI2B1X1MTR)                                   0.081      0.466 f
  U11884/Y (OAI21BX4MTR)                                 0.097      0.563 r
  U11808/Y (NAND2X2MTR)                                  0.071      0.634 f
  U3926/Y (INVX2MTR)                                     0.051      0.685 r
  U872/Y (CLKNAND2X4MTR)                                 0.059      0.744 f
  U11569/Y (AOI21X3MTR)                                  0.113      0.856 r
  U11086/Y (OAI2B1X4MTR)                                 0.062      0.918 f
  U11355/Y (INVX3MTR)                                    0.044      0.962 r
  U11260/Y (NAND2X6MTR)                                  0.059      1.021 f
  U308/Y (NAND2X2MTR)                                    0.050      1.072 r
  U2226/Y (CLKNAND2X2MTR)                                0.043      1.115 f
  U14612/Y (OAI2B1X2MTR)                                 0.087      1.201 r
  U14603/Y (OAI22X4MTR)                                  0.084      1.285 f
  U11434/Y (NOR2X4MTR)                                   0.074      1.359 r
  U14376/Y (OA22X1MTR)                                   0.112      1.471 r
  U0_BANK_TOP/vACC_0_reg_4__15_/D (DFFSX1MTR)            0.000      1.471 r
  data arrival time                                                 1.471

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_4__15_/CK (DFFSX1MTR)           0.000      1.600 r
  library setup time                                    -0.119      1.481
  data required time                                                1.481
  --------------------------------------------------------------------------
  data required time                                                1.481
  data arrival time                                                -1.471
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U12245/Y (NAND3X12MTR)                                 0.098      0.249 f
  U12144/Y (INVX20MTR)                                   0.054      0.302 r
  U1723/Y (INVX12MTR)                                    0.031      0.333 f
  U598/Y (INVX8MTR)                                      0.036      0.369 r
  U1291/Y (BUFX8MTR)                                     0.072      0.442 r
  U1888/Y (CLKNAND2X2MTR)                                0.051      0.493 f
  U2643/Y (NAND4X4MTR)                                   0.046      0.538 r
  U918/Y (AND2X4MTR)                                     0.106      0.645 r
  U8724/Y (NOR2X1MTR)                                    0.066      0.710 f
  U3948/Y (NOR2X2MTR)                                    0.108      0.818 r
  U2904/Y (NAND2X2MTR)                                   0.094      0.912 f
  U493/Y (NOR2X2MTR)                                     0.082      0.994 r
  U6441/Y (CLKNAND2X2MTR)                                0.058      1.052 f
  U7162/Y (NAND2X4MTR)                                   0.052      1.104 r
  U2223/Y (NAND2X4MTR)                                   0.049      1.154 f
  U1608/Y (NAND3X6MTR)                                   0.062      1.216 r
  U5746/Y (NAND2X2MTR)                                   0.046      1.262 f
  U16225/Y (NAND2X2MTR)                                  0.045      1.307 r
  U7064/Y (INVX3MTR)                                     0.043      1.350 f
  U2764/Y (OAI21BX2MTR)                                  0.062      1.412 r
  U0_BANK_TOP/vACC_3_reg_6__21_/D (DFFRQX1MTR)           0.000      1.412 r
  data arrival time                                                 1.412

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_6__21_/CK (DFFRQX1MTR)          0.000      1.600 r
  library setup time                                    -0.178      1.422
  data required time                                                1.422
  --------------------------------------------------------------------------
  data required time                                                1.422
  data arrival time                                                -1.412
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1661/Y (NAND3X12MTR)                                  0.096      0.247 f
  U8911/Y (BUFX10MTR)                                    0.094      0.341 f
  U1260/Y (INVX8MTR)                                     0.039      0.379 r
  U9935/Y (NAND2X1MTR)                                   0.057      0.436 f
  U7702/Y (INVX2MTR)                                     0.039      0.475 r
  U777/Y (NOR2X1MTR)                                     0.036      0.511 f
  U1857/Y (NAND3X2MTR)                                   0.047      0.558 r
  U8083/Y (INVX1MTR)                                     0.050      0.608 f
  U6709/Y (NOR2X4MTR)                                    0.072      0.680 r
  U7484/Y (NAND2X2MTR)                                   0.074      0.754 f
  U1941/Y (AND2X2MTR)                                    0.112      0.866 f
  U2894/Y (CLKAND2X2MTR)                                 0.079      0.945 f
  U4331/Y (AND2X2MTR)                                    0.092      1.037 f
  U7199/Y (NAND2X4MTR)                                   0.045      1.081 r
  U1609/Y (OAI211X8MTR)                                  0.064      1.146 f
  U11220/Y (NAND3X2MTR)                                  0.068      1.214 r
  U1402/Y (AND2X4MTR)                                    0.115      1.329 r
  U7932/Y (NOR2X4MTR)                                    0.034      1.364 f
  U9023/Y (OAI31X1MTR)                                   0.093      1.457 r
  U0_BANK_TOP/vACC_0_reg_6__18_/D (DFFRHQX2MTR)          0.000      1.457 r
  data arrival time                                                 1.457

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_6__18_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.133      1.467
  data required time                                                1.467
  --------------------------------------------------------------------------
  data required time                                                1.467
  data arrival time                                                -1.457
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.142      0.142 r
  U8955/Y (INVX12MTR)                                    0.036      0.178 f
  U1710/Y (NAND3X8MTR)                                   0.053      0.231 r
  U1684/Y (INVX4MTR)                                     0.053      0.285 f
  U1683/Y (INVX6MTR)                                     0.049      0.333 r
  U1252/Y (NOR2X1MTR)                                    0.041      0.374 f
  U10855/Y (AOI21X2MTR)                                  0.065      0.439 r
  U1134/Y (NAND3X2MTR)                                   0.079      0.518 f
  U1088/Y (NAND2X2MTR)                                   0.052      0.570 r
  U5531/Y (NAND2X2MTR)                                   0.070      0.641 f
  U4963/Y (CLKNAND2X2MTR)                                0.071      0.711 r
  U2088/Y (CLKAND2X2MTR)                                 0.108      0.820 r
  U10926/Y (OAI2BB1X4MTR)                                0.102      0.922 r
  U15436/Y (NAND3X2MTR)                                  0.069      0.990 f
  U5328/Y (NAND2X2MTR)                                   0.067      1.057 r
  U5321/Y (AOI2B1X2MTR)                                  0.060      1.117 f
  U1625/Y (XNOR2X1MTR)                                   0.077      1.194 f
  U5286/Y (NOR2X2MTR)                                    0.077      1.271 r
  U10682/Y (NOR2X3MTR)                                   0.045      1.316 f
  U11412/Y (BUFX4MTR)                                    0.082      1.398 f
  U11499/Y (OAI21X2MTR)                                  0.065      1.463 r
  U0_BANK_TOP/vACC_3_reg_5__13_/D (DFFRHQX2MTR)          0.000      1.463 r
  data arrival time                                                 1.463

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_5__13_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.126      1.474
  data required time                                                1.474
  --------------------------------------------------------------------------
  data required time                                                1.474
  data arrival time                                                -1.463
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1661/Y (NAND3X12MTR)                                  0.096      0.247 f
  U1726/Y (INVX12MTR)                                    0.059      0.306 r
  U1729/Y (INVX8MTR)                                     0.038      0.344 f
  U1243/Y (INVX4MTR)                                     0.050      0.394 r
  U3125/Y (NAND2X2MTR)                                   0.053      0.447 f
  U5142/Y (NOR2X1MTR)                                    0.057      0.504 r
  U3089/Y (NOR2X1MTR)                                    0.046      0.549 f
  U1771/Y (OAI21X2MTR)                                   0.042      0.592 r
  U5544/Y (NOR2X3MTR)                                    0.047      0.638 f
  U5029/Y (NAND2X4MTR)                                   0.043      0.682 r
  U4939/Y (INVX2MTR)                                     0.031      0.712 f
  U5962/Y (NAND2X2MTR)                                   0.043      0.755 r
  U746/Y (NAND2X2MTR)                                    0.065      0.820 f
  U1588/Y (NOR2X2MTR)                                    0.087      0.908 r
  U1342/Y (NAND2X3MTR)                                   0.069      0.976 f
  U11116/Y (NAND2X6MTR)                                  0.055      1.031 r
  U11603/Y (CLKNAND2X2MTR)                               0.046      1.078 f
  U3737/Y (NAND2X2MTR)                                   0.041      1.119 r
  U284/Y (XNOR2X2MTR)                                    0.078      1.197 r
  U11114/Y (NOR2X4MTR)                                   0.047      1.244 f
  U11180/Y (NAND2BX4MTR)                                 0.089      1.333 f
  U1626/Y (OAI2BB2X4MTR)                                 0.095      1.429 r
  U9034/Y (OAI22X2MTR)                                   0.059      1.488 f
  U0_BANK_TOP/vACC_0_reg_7__4_/D (DFFRHQX4MTR)           0.000      1.488 f
  data arrival time                                                 1.488

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_7__4_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.102      1.498
  data required time                                                1.498
  --------------------------------------------------------------------------
  data required time                                                1.498
  data arrival time                                                -1.488
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U12245/Y (NAND3X12MTR)                                 0.098      0.249 f
  U8867/Y (INVX3MTR)                                     0.075      0.323 r
  U9959/Y (INVX3MTR)                                     0.056      0.379 f
  U9946/Y (INVX4MTR)                                     0.042      0.421 r
  U8827/Y (NAND2X1MTR)                                   0.058      0.479 f
  U5626/Y (OAI2B11X2MTR)                                 0.049      0.527 r
  U5087/Y (NOR2X2MTR)                                    0.049      0.576 f
  U5548/Y (OAI22X4MTR)                                   0.095      0.671 r
  U2120/Y (NAND2X2MTR)                                   0.079      0.751 f
  U11653/Y (AND2X4MTR)                                   0.093      0.844 f
  U4342/Y (NAND2X2MTR)                                   0.038      0.882 r
  U397/Y (NAND2X4MTR)                                    0.047      0.928 f
  U14204/Y (INVX3MTR)                                    0.043      0.971 r
  U4772/Y (NAND2X6MTR)                                   0.059      1.030 f
  U4745/Y (NAND2X3MTR)                                   0.039      1.068 r
  U6370/Y (NAND2X2MTR)                                   0.042      1.111 f
  U3226/Y (XNOR2X2MTR)                                   0.066      1.177 f
  U2776/Y (CLKOR2X2MTR)                                  0.113      1.290 f
  U7056/Y (NAND3X4MTR)                                   0.054      1.344 r
  U6492/Y (NAND2X1MTR)                                   0.065      1.409 f
  U8346/Y (NAND2X1MTR)                                   0.041      1.450 r
  U0_BANK_TOP/vACC_3_reg_0__12_/D (DFFRHQX1MTR)          0.000      1.450 r
  data arrival time                                                 1.450

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_0__12_/CK (DFFRHQX1MTR)         0.000      1.600 r
  library setup time                                    -0.140      1.460
  data required time                                                1.460
  --------------------------------------------------------------------------
  data required time                                                1.460
  data arrival time                                                -1.450
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.142      0.142 r
  U8955/Y (INVX12MTR)                                    0.036      0.178 f
  U1710/Y (NAND3X8MTR)                                   0.053      0.231 r
  U1670/Y (INVX12MTR)                                    0.047      0.278 f
  U1270/Y (BUFX6MTR)                                     0.074      0.353 f
  U1194/Y (NAND2X2MTR)                                   0.032      0.385 r
  U7700/Y (NOR2BX4MTR)                                   0.082      0.467 r
  U1061/Y (NAND2X4MTR)                                   0.044      0.511 f
  U3060/Y (NAND2X3MTR)                                   0.046      0.557 r
  U3511/Y (NAND2X4MTR)                                   0.066      0.623 f
  U4527/Y (NOR2X3MTR)                                    0.083      0.706 r
  U2079/Y (OAI21X2MTR)                                   0.097      0.803 f
  U5419/Y (AOI21X4MTR)                                   0.099      0.902 r
  U6465/Y (NAND2X6MTR)                                   0.067      0.969 f
  U1412/Y (BUFX10MTR)                                    0.081      1.050 f
  U304/Y (AOI21X4MTR)                                    0.088      1.138 r
  U11581/Y (XNOR2X8MTR)                                  0.090      1.228 r
  U11579/Y (AOI21X6MTR)                                  0.072      1.299 f
  U19063/Y (OAI222X2MTR)                                 0.125      1.424 r
  U0_BANK_TOP/vACC_3_reg_6__11_/D (DFFRHQX1MTR)          0.000      1.424 r
  data arrival time                                                 1.424

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_6__11_/CK (DFFRHQX1MTR)         0.000      1.600 r
  library setup time                                    -0.165      1.435
  data required time                                                1.435
  --------------------------------------------------------------------------
  data required time                                                1.435
  data arrival time                                                -1.424
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_509_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U10104/Y (NAND2X4MTR)                                  0.043      0.337 f
  U1154/Y (INVX4MTR)                                     0.048      0.385 r
  U16555/Y (INVX4MTR)                                    0.043      0.428 f
  U11825/Y (AOI22X1MTR)                                  0.082      0.510 r
  U16268/Y (OAI211X4MTR)                                 0.101      0.611 f
  U3928/Y (NOR2X3MTR)                                    0.095      0.707 r
  U16073/Y (NAND4X4MTR)                                  0.078      0.785 f
  U17418/Y (NOR2X4MTR)                                   0.086      0.871 r
  U17419/Y (NAND2X4MTR)                                  0.059      0.930 f
  U13233/Y (NOR2X4MTR)                                   0.071      1.001 r
  U17828/Y (NAND3X4MTR)                                  0.067      1.068 f
  U18064/Y (NOR3X4MTR)                                   0.086      1.154 r
  U18065/Y (NOR4X2MTR)                                   0.080      1.234 f
  U3250/Y (NAND2X2MTR)                                   0.058      1.291 r
  U15509/Y (AOI22X2MTR)                                  0.066      1.358 f
  U2783/Y (NOR2X1MTR)                                    0.063      1.421 r
  PIM_result_reg_509_/D (DFFRQX2MTR)                     0.000      1.421 r
  data arrival time                                                 1.421

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_509_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.169      1.431
  data required time                                                1.431
  --------------------------------------------------------------------------
  data required time                                                1.431
  data arrival time                                                -1.421
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_125_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U10104/Y (NAND2X4MTR)                                  0.043      0.337 f
  U1154/Y (INVX4MTR)                                     0.048      0.385 r
  U16555/Y (INVX4MTR)                                    0.043      0.428 f
  U11825/Y (AOI22X1MTR)                                  0.082      0.510 r
  U16268/Y (OAI211X4MTR)                                 0.101      0.611 f
  U3928/Y (NOR2X3MTR)                                    0.095      0.707 r
  U16073/Y (NAND4X4MTR)                                  0.078      0.785 f
  U17418/Y (NOR2X4MTR)                                   0.086      0.871 r
  U17419/Y (NAND2X4MTR)                                  0.059      0.930 f
  U13233/Y (NOR2X4MTR)                                   0.071      1.001 r
  U17828/Y (NAND3X4MTR)                                  0.067      1.068 f
  U18064/Y (NOR3X4MTR)                                   0.086      1.154 r
  U18065/Y (NOR4X2MTR)                                   0.080      1.234 f
  U3250/Y (NAND2X2MTR)                                   0.058      1.291 r
  U15509/Y (AOI22X2MTR)                                  0.066      1.358 f
  U18074/Y (NOR2X1MTR)                                   0.063      1.421 r
  PIM_result_reg_125_/D (DFFRQX2MTR)                     0.000      1.421 r
  data arrival time                                                 1.421

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_125_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.169      1.431
  data required time                                                1.431
  --------------------------------------------------------------------------
  data required time                                                1.431
  data arrival time                                                -1.421
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_253_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U10104/Y (NAND2X4MTR)                                  0.043      0.337 f
  U1154/Y (INVX4MTR)                                     0.048      0.385 r
  U16555/Y (INVX4MTR)                                    0.043      0.428 f
  U11825/Y (AOI22X1MTR)                                  0.082      0.510 r
  U16268/Y (OAI211X4MTR)                                 0.101      0.611 f
  U3928/Y (NOR2X3MTR)                                    0.095      0.707 r
  U16073/Y (NAND4X4MTR)                                  0.078      0.785 f
  U17418/Y (NOR2X4MTR)                                   0.086      0.871 r
  U17419/Y (NAND2X4MTR)                                  0.059      0.930 f
  U13233/Y (NOR2X4MTR)                                   0.071      1.001 r
  U17828/Y (NAND3X4MTR)                                  0.067      1.068 f
  U18064/Y (NOR3X4MTR)                                   0.086      1.154 r
  U18065/Y (NOR4X2MTR)                                   0.080      1.234 f
  U3250/Y (NAND2X2MTR)                                   0.058      1.291 r
  U15509/Y (AOI22X2MTR)                                  0.066      1.358 f
  U18075/Y (NOR2X1MTR)                                   0.063      1.421 r
  PIM_result_reg_253_/D (DFFRQX2MTR)                     0.000      1.421 r
  data arrival time                                                 1.421

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_253_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.169      1.431
  data required time                                                1.431
  --------------------------------------------------------------------------
  data required time                                                1.431
  data arrival time                                                -1.421
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_381_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U10104/Y (NAND2X4MTR)                                  0.043      0.337 f
  U1154/Y (INVX4MTR)                                     0.048      0.385 r
  U16555/Y (INVX4MTR)                                    0.043      0.428 f
  U11825/Y (AOI22X1MTR)                                  0.082      0.510 r
  U16268/Y (OAI211X4MTR)                                 0.101      0.611 f
  U3928/Y (NOR2X3MTR)                                    0.095      0.707 r
  U16073/Y (NAND4X4MTR)                                  0.078      0.785 f
  U17418/Y (NOR2X4MTR)                                   0.086      0.871 r
  U17419/Y (NAND2X4MTR)                                  0.059      0.930 f
  U13233/Y (NOR2X4MTR)                                   0.071      1.001 r
  U17828/Y (NAND3X4MTR)                                  0.067      1.068 f
  U18064/Y (NOR3X4MTR)                                   0.086      1.154 r
  U18065/Y (NOR4X2MTR)                                   0.080      1.234 f
  U3250/Y (NAND2X2MTR)                                   0.058      1.291 r
  U15509/Y (AOI22X2MTR)                                  0.066      1.358 f
  U18073/Y (NOR2X1MTR)                                   0.063      1.421 r
  PIM_result_reg_381_/D (DFFRQX2MTR)                     0.000      1.421 r
  data arrival time                                                 1.421

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_381_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.169      1.431
  data required time                                                1.431
  --------------------------------------------------------------------------
  data required time                                                1.431
  data arrival time                                                -1.421
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_exp_align_reg_6_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/Q (DFFRHQX1MTR)
                                                         0.145      0.145 f
  U16482/Y (INVX1MTR)                                    0.043      0.189 r
  U16483/Y (NOR2X2MTR)                                   0.044      0.232 f
  U7800/Y (INVX2MTR)                                     0.050      0.282 r
  U8861/Y (INVX4MTR)                                     0.043      0.325 f
  U10156/Y (CLKNAND2X2MTR)                               0.038      0.364 r
  U11384/Y (CLKNAND2X2MTR)                               0.041      0.404 f
  U5125/Y (NAND3BX2MTR)                                  0.114      0.518 f
  U8682/Y (OR3X4MTR)                                     0.116      0.633 f
  U6090/Y (NOR2X2MTR)                                    0.057      0.691 r
  U11364/Y (AND2X4MTR)                                   0.111      0.801 r
  U4926/Y (NOR2X4MTR)                                    0.035      0.837 f
  U10925/Y (AOI21X4MTR)                                  0.108      0.945 r
  U10471/Y (OAI2B1X8MTR)                                 0.082      1.027 f
  U9172/Y (AOI21X6MTR)                                   0.079      1.106 r
  U1601/Y (XNOR2X2MTR)                                   0.079      1.185 r
  U6352/Y (OAI2BB2X4MTR)                                 0.129      1.314 r
  U9068/Y (OAI2BB2X4MTR)                                 0.084      1.398 f
  U7025/Y (OAI22X2MTR)                                   0.062      1.460 r
  U0_BANK_TOP/vACC_2_reg_7__3_/D (DFFRHQX2MTR)           0.000      1.460 r
  data arrival time                                                 1.460

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_7__3_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.130      1.470
  data required time                                                1.470
  --------------------------------------------------------------------------
  data required time                                                1.470
  data arrival time                                                -1.460
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1661/Y (NAND3X12MTR)                                  0.096      0.247 f
  U11998/Y (INVX10MTR)                                   0.056      0.303 r
  U1620/Y (INVX12MTR)                                    0.033      0.336 f
  U1264/Y (INVX5MTR)                                     0.032      0.368 r
  U1228/Y (INVX4MTR)                                     0.034      0.402 f
  U5198/Y (OR2X2MTR)                                     0.091      0.494 f
  U1134/Y (NAND3X2MTR)                                   0.048      0.542 r
  U1088/Y (NAND2X2MTR)                                   0.045      0.587 f
  U5531/Y (NAND2X2MTR)                                   0.060      0.647 r
  U4964/Y (INVX2MTR)                                     0.035      0.682 f
  U5443/Y (NAND2X2MTR)                                   0.044      0.726 r
  U5430/Y (INVX2MTR)                                     0.037      0.763 f
  U7290/Y (AOI21X2MTR)                                   0.084      0.847 r
  U10926/Y (OAI2BB1X4MTR)                                0.072      0.918 f
  U1419/Y (NAND2X2MTR)                                   0.051      0.969 r
  U5817/Y (NAND2X4MTR)                                   0.052      1.021 f
  U5777/Y (CLKNAND2X2MTR)                                0.040      1.062 r
  U1524/Y (NAND2X2MTR)                                   0.046      1.107 f
  U6343/Y (XNOR2X2MTR)                                   0.069      1.177 f
  U6336/Y (NOR2X2MTR)                                    0.079      1.255 r
  U6311/Y (NOR2X4MTR)                                    0.046      1.301 f
  U9047/Y (BUFX2MTR)                                     0.094      1.395 f
  U3684/Y (OAI21BX2MTR)                                  0.067      1.463 r
  U0_BANK_TOP/vACC_3_reg_5__9_/D (DFFRHQX2MTR)           0.000      1.463 r
  data arrival time                                                 1.463

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_5__9_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.126      1.474
  data required time                                                1.474
  --------------------------------------------------------------------------
  data required time                                                1.474
  data arrival time                                                -1.463
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_exp_align_reg_6_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/Q (DFFRHQX1MTR)
                                                         0.145      0.145 f
  U16482/Y (INVX1MTR)                                    0.043      0.189 r
  U16483/Y (NOR2X2MTR)                                   0.044      0.232 f
  U7800/Y (INVX2MTR)                                     0.050      0.282 r
  U8861/Y (INVX4MTR)                                     0.043      0.325 f
  U10156/Y (CLKNAND2X2MTR)                               0.038      0.364 r
  U11384/Y (CLKNAND2X2MTR)                               0.041      0.404 f
  U5125/Y (NAND3BX2MTR)                                  0.114      0.518 f
  U8682/Y (OR3X4MTR)                                     0.116      0.633 f
  U6090/Y (NOR2X2MTR)                                    0.057      0.691 r
  U11364/Y (AND2X4MTR)                                   0.111      0.801 r
  U4926/Y (NOR2X4MTR)                                    0.035      0.837 f
  U10925/Y (AOI21X4MTR)                                  0.108      0.945 r
  U10471/Y (OAI2B1X8MTR)                                 0.082      1.027 f
  U9172/Y (AOI21X6MTR)                                   0.079      1.106 r
  U1601/Y (XNOR2X2MTR)                                   0.079      1.185 r
  U6352/Y (OAI2BB2X4MTR)                                 0.129      1.314 r
  U9068/Y (OAI2BB2X4MTR)                                 0.084      1.398 f
  U5724/Y (OAI22X2MTR)                                   0.062      1.460 r
  U0_BANK_TOP/vACC_1_reg_7__3_/D (DFFRHQX2MTR)           0.000      1.460 r
  data arrival time                                                 1.460

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_7__3_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.129      1.471
  data required time                                                1.471
  --------------------------------------------------------------------------
  data required time                                                1.471
  data arrival time                                                -1.460
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_exp_align_reg_6_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/Q (DFFRHQX1MTR)
                                                         0.145      0.145 f
  U16482/Y (INVX1MTR)                                    0.043      0.189 r
  U16483/Y (NOR2X2MTR)                                   0.044      0.232 f
  U7800/Y (INVX2MTR)                                     0.050      0.282 r
  U8861/Y (INVX4MTR)                                     0.043      0.325 f
  U10156/Y (CLKNAND2X2MTR)                               0.038      0.364 r
  U11384/Y (CLKNAND2X2MTR)                               0.041      0.404 f
  U5125/Y (NAND3BX2MTR)                                  0.114      0.518 f
  U8682/Y (OR3X4MTR)                                     0.116      0.633 f
  U6090/Y (NOR2X2MTR)                                    0.057      0.691 r
  U11364/Y (AND2X4MTR)                                   0.111      0.801 r
  U4926/Y (NOR2X4MTR)                                    0.035      0.837 f
  U10925/Y (AOI21X4MTR)                                  0.108      0.945 r
  U10471/Y (OAI2B1X8MTR)                                 0.082      1.027 f
  U9172/Y (AOI21X6MTR)                                   0.079      1.106 r
  U1601/Y (XNOR2X2MTR)                                   0.079      1.185 r
  U6352/Y (OAI2BB2X4MTR)                                 0.129      1.314 r
  U9068/Y (OAI2BB2X4MTR)                                 0.084      1.398 f
  U2183/Y (OAI22X2MTR)                                   0.062      1.460 r
  U0_BANK_TOP/vACC_3_reg_7__3_/D (DFFRHQX2MTR)           0.000      1.460 r
  data arrival time                                                 1.460

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_7__3_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.129      1.471
  data required time                                                1.471
  --------------------------------------------------------------------------
  data required time                                                1.471
  data arrival time                                                -1.460
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1661/Y (NAND3X12MTR)                                  0.096      0.247 f
  U1726/Y (INVX12MTR)                                    0.059      0.306 r
  U1729/Y (INVX8MTR)                                     0.038      0.344 f
  U1243/Y (INVX4MTR)                                     0.050      0.394 r
  U3125/Y (NAND2X2MTR)                                   0.053      0.447 f
  U5142/Y (NOR2X1MTR)                                    0.057      0.504 r
  U3089/Y (NOR2X1MTR)                                    0.046      0.549 f
  U1771/Y (OAI21X2MTR)                                   0.042      0.592 r
  U5544/Y (NOR2X3MTR)                                    0.047      0.638 f
  U5029/Y (NAND2X4MTR)                                   0.043      0.682 r
  U4939/Y (INVX2MTR)                                     0.031      0.712 f
  U5962/Y (NAND2X2MTR)                                   0.043      0.755 r
  U746/Y (NAND2X2MTR)                                    0.065      0.820 f
  U1588/Y (NOR2X2MTR)                                    0.087      0.908 r
  U1342/Y (NAND2X3MTR)                                   0.069      0.976 f
  U11116/Y (NAND2X6MTR)                                  0.055      1.031 r
  U11603/Y (CLKNAND2X2MTR)                               0.046      1.078 f
  U3737/Y (NAND2X2MTR)                                   0.041      1.119 r
  U284/Y (XNOR2X2MTR)                                    0.078      1.197 r
  U11114/Y (NOR2X4MTR)                                   0.047      1.244 f
  U11180/Y (NAND2BX4MTR)                                 0.089      1.333 f
  U1626/Y (OAI2BB2X4MTR)                                 0.095      1.429 r
  U17974/Y (OAI22X2MTR)                                  0.059      1.488 f
  U0_BANK_TOP/vACC_1_reg_7__4_/D (DFFRHQX4MTR)           0.000      1.488 f
  data arrival time                                                 1.488

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_7__4_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.101      1.499
  data required time                                                1.499
  --------------------------------------------------------------------------
  data required time                                                1.499
  data arrival time                                                -1.488
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U1026/Y (INVX12MTR)                                    0.031      0.144 r
  U10636/Y (CLKNAND2X16MTR)                              0.044      0.188 f
  U11009/Y (CLKNAND2X16MTR)                              0.039      0.227 r
  U10709/Y (NAND2X12MTR)                                 0.042      0.269 f
  U2141/Y (INVX20MTR)                                    0.047      0.316 r
  U11017/Y (INVX18MTR)                                   0.043      0.359 f
  U10668/Y (INVX20MTR)                                   0.041      0.400 r
  U1038/Y (NAND2X6MTR)                                   0.057      0.457 f
  U13400/Y (INVX2MTR)                                    0.043      0.499 r
  U2206/S (ADDFX1MTR)                                    0.296      0.796 f
  U2901/Y (OAI2BB1X2MTR)                                 0.109      0.904 f
  U16605/CO (ADDFHX2MTR)                                 0.154      1.058 f
  U8113/Y (CLKNAND2X2MTR)                                0.047      1.105 r
  U16743/Y (INVX2MTR)                                    0.036      1.141 f
  U5638/Y (CLKOR2X1MTR)                                  0.111      1.252 f
  U18114/Y (AOI21X2MTR)                                  0.064      1.315 r
  U15726/Y (OAI21X1MTR)                                  0.070      1.385 f
  U5265/Y (NOR2BX2MTR)                                   0.094      1.479 f
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_11_/D (DFFRHQX2MTR)
                                                         0.000      1.479 f
  data arrival time                                                 1.479

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX2MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.110      1.490
  data required time                                                1.490
  --------------------------------------------------------------------------
  data required time                                                1.490
  data arrival time                                                -1.479
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.115      0.115 f
  U1378/Y (INVX8MTR)                                     0.041      0.156 r
  U6954/Y (INVX6MTR)                                     0.039      0.195 f
  U4413/Y (NOR2BX2MTR)                                   0.142      0.337 r
  U13012/Y (AOI22X1MTR)                                  0.132      0.469 f
  U15285/Y (AND2X4MTR)                                   0.104      0.573 f
  U15284/Y (NAND3X4MTR)                                  0.045      0.619 r
  U5545/Y (INVX4MTR)                                     0.036      0.654 f
  U2984/Y (NOR2X2MTR)                                    0.076      0.730 r
  U3409/Y (INVX2MTR)                                     0.048      0.779 f
  U3320/Y (OAI21X2MTR)                                   0.049      0.828 r
  U4342/Y (NAND2X2MTR)                                   0.073      0.901 f
  U397/Y (NAND2X4MTR)                                    0.047      0.948 r
  U14204/Y (INVX3MTR)                                    0.033      0.981 f
  U4772/Y (NAND2X6MTR)                                   0.047      1.028 r
  U3246/Y (NAND2X4MTR)                                   0.042      1.069 f
  U1443/Y (AOI21X2MTR)                                   0.079      1.148 r
  U1442/Y (NAND2X2MTR)                                   0.062      1.210 f
  U11689/Y (AND3X6MTR)                                   0.112      1.322 f
  U11688/Y (CLKNAND2X4MTR)                               0.039      1.362 r
  U5257/Y (INVX1MTR)                                     0.038      1.399 f
  U15646/Y (OAI2B1X2MTR)                                 0.065      1.464 r
  U0_BANK_TOP/vACC_3_reg_0__3_/D (DFFRHQX2MTR)           0.000      1.464 r
  data arrival time                                                 1.464

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_0__3_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.125      1.475
  data required time                                                1.475
  --------------------------------------------------------------------------
  data required time                                                1.475
  data arrival time                                                -1.464
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U1026/Y (INVX12MTR)                                    0.031      0.144 r
  U10636/Y (CLKNAND2X16MTR)                              0.044      0.188 f
  U15348/Y (CLKNAND2X16MTR)                              0.054      0.242 r
  U608/Y (INVX12MTR)                                     0.039      0.281 f
  U1704/Y (INVX5MTR)                                     0.037      0.317 r
  U15623/Y (NAND2X2MTR)                                  0.060      0.378 f
  U4095/Y (INVX2MTR)                                     0.058      0.436 r
  U16076/CO (ADDHX4MTR)                                  0.111      0.547 r
  U10923/Y (XNOR2X8MTR)                                  0.075      0.622 r
  U10675/Y (XNOR2X8MTR)                                  0.093      0.715 r
  U2891/Y (OAI21X2MTR)                                   0.078      0.793 f
  U16075/Y (OAI2BB1X4MTR)                                0.052      0.845 r
  U15698/Y (XNOR2X2MTR)                                  0.111      0.956 r
  U15885/Y (XNOR2X4MTR)                                  0.139      1.095 r
  U4269/Y (NAND2X6MTR)                                   0.065      1.160 f
  U15395/Y (BUFX2MTR)                                    0.102      1.261 f
  U7954/Y (CLKNAND2X2MTR)                                0.038      1.299 r
  U95/Y (XOR2X1MTR)                                      0.062      1.361 r
  U15850/Y (NOR2BX2MTR)                                  0.105      1.466 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_5_/D (DFFRHQX2MTR)
                                                         0.000      1.466 r
  data arrival time                                                 1.466

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_5_/CK (DFFRHQX2MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.123      1.477
  data required time                                                1.477
  --------------------------------------------------------------------------
  data required time                                                1.477
  data arrival time                                                -1.466
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1661/Y (NAND3X12MTR)                                  0.096      0.247 f
  U1726/Y (INVX12MTR)                                    0.059      0.306 r
  U9753/Y (INVX6MTR)                                     0.035      0.341 f
  U9744/Y (INVX2MTR)                                     0.076      0.417 r
  U7657/Y (CLKNAND2X2MTR)                                0.057      0.475 f
  U6779/Y (NAND3X2MTR)                                   0.060      0.534 r
  U714/Y (AND2X4MTR)                                     0.112      0.647 r
  U2996/Y (NOR2X2MTR)                                    0.059      0.706 f
  U4452/Y (NOR2X2MTR)                                    0.085      0.791 r
  U3364/Y (INVX2MTR)                                     0.049      0.840 f
  U10827/Y (NAND2BX2MTR)                                 0.101      0.940 f
  U3774/Y (NOR2X1MTR)                                    0.063      1.003 r
  U1382/Y (OAI2BB1X2MTR)                                 0.126      1.129 r
  U15349/Y (NAND3X8MTR)                                  0.093      1.222 f
  U6115/Y (AOI21X1MTR)                                   0.102      1.323 r
  U17725/Y (NOR2X3MTR)                                   0.056      1.379 f
  U17727/Y (OAI22X2MTR)                                  0.058      1.437 r
  U0_BANK_TOP/vACC_0_reg_2__20_/D (DFFRHQX1MTR)          0.000      1.437 r
  data arrival time                                                 1.437

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_2__20_/CK (DFFRHQX1MTR)         0.000      1.600 r
  library setup time                                    -0.152      1.448
  data required time                                                1.448
  --------------------------------------------------------------------------
  data required time                                                1.448
  data arrival time                                                -1.437
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1661/Y (NAND3X12MTR)                                  0.096      0.247 f
  U8911/Y (BUFX10MTR)                                    0.094      0.341 f
  U1260/Y (INVX8MTR)                                     0.039      0.379 r
  U9935/Y (NAND2X1MTR)                                   0.057      0.436 f
  U7702/Y (INVX2MTR)                                     0.039      0.475 r
  U777/Y (NOR2X1MTR)                                     0.036      0.511 f
  U1857/Y (NAND3X2MTR)                                   0.047      0.558 r
  U8083/Y (INVX1MTR)                                     0.050      0.608 f
  U6709/Y (NOR2X4MTR)                                    0.072      0.680 r
  U7484/Y (NAND2X2MTR)                                   0.074      0.754 f
  U1941/Y (AND2X2MTR)                                    0.112      0.866 f
  U2894/Y (CLKAND2X2MTR)                                 0.079      0.945 f
  U4331/Y (AND2X2MTR)                                    0.092      1.037 f
  U7199/Y (NAND2X4MTR)                                   0.045      1.081 r
  U1609/Y (OAI211X8MTR)                                  0.064      1.146 f
  U11220/Y (NAND3X2MTR)                                  0.068      1.214 r
  U1402/Y (AND2X4MTR)                                    0.115      1.329 r
  U7932/Y (NOR2X4MTR)                                    0.034      1.364 f
  U79/Y (OAI31X1MTR)                                     0.093      1.457 r
  U0_BANK_TOP/vACC_3_reg_6__18_/D (DFFRHQX2MTR)          0.000      1.457 r
  data arrival time                                                 1.457

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_6__18_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.132      1.468
  data required time                                                1.468
  --------------------------------------------------------------------------
  data required time                                                1.468
  data arrival time                                                -1.457
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1661/Y (NAND3X12MTR)                                  0.096      0.247 f
  U8911/Y (BUFX10MTR)                                    0.094      0.341 f
  U1260/Y (INVX8MTR)                                     0.039      0.379 r
  U9935/Y (NAND2X1MTR)                                   0.057      0.436 f
  U7702/Y (INVX2MTR)                                     0.039      0.475 r
  U777/Y (NOR2X1MTR)                                     0.036      0.511 f
  U1857/Y (NAND3X2MTR)                                   0.047      0.558 r
  U8083/Y (INVX1MTR)                                     0.050      0.608 f
  U6709/Y (NOR2X4MTR)                                    0.072      0.680 r
  U7484/Y (NAND2X2MTR)                                   0.074      0.754 f
  U1941/Y (AND2X2MTR)                                    0.112      0.866 f
  U2894/Y (CLKAND2X2MTR)                                 0.079      0.945 f
  U4331/Y (AND2X2MTR)                                    0.092      1.037 f
  U7199/Y (NAND2X4MTR)                                   0.045      1.081 r
  U1609/Y (OAI211X8MTR)                                  0.064      1.146 f
  U11220/Y (NAND3X2MTR)                                  0.068      1.214 r
  U1402/Y (AND2X4MTR)                                    0.115      1.329 r
  U7932/Y (NOR2X4MTR)                                    0.034      1.364 f
  U14682/Y (OAI31X1MTR)                                  0.093      1.457 r
  U0_BANK_TOP/vACC_1_reg_6__18_/D (DFFRHQX2MTR)          0.000      1.457 r
  data arrival time                                                 1.457

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_6__18_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.132      1.468
  data required time                                                1.468
  --------------------------------------------------------------------------
  data required time                                                1.468
  data arrival time                                                -1.457
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1661/Y (NAND3X12MTR)                                  0.096      0.247 f
  U8911/Y (BUFX10MTR)                                    0.094      0.341 f
  U1260/Y (INVX8MTR)                                     0.039      0.379 r
  U9935/Y (NAND2X1MTR)                                   0.057      0.436 f
  U7702/Y (INVX2MTR)                                     0.039      0.475 r
  U777/Y (NOR2X1MTR)                                     0.036      0.511 f
  U1857/Y (NAND3X2MTR)                                   0.047      0.558 r
  U8083/Y (INVX1MTR)                                     0.050      0.608 f
  U6709/Y (NOR2X4MTR)                                    0.072      0.680 r
  U7484/Y (NAND2X2MTR)                                   0.074      0.754 f
  U1941/Y (AND2X2MTR)                                    0.112      0.866 f
  U2894/Y (CLKAND2X2MTR)                                 0.079      0.945 f
  U4331/Y (AND2X2MTR)                                    0.092      1.037 f
  U7199/Y (NAND2X4MTR)                                   0.045      1.081 r
  U1609/Y (OAI211X8MTR)                                  0.064      1.146 f
  U11220/Y (NAND3X2MTR)                                  0.068      1.214 r
  U1402/Y (AND2X4MTR)                                    0.115      1.329 r
  U7932/Y (NOR2X4MTR)                                    0.034      1.364 f
  U14684/Y (OAI31X1MTR)                                  0.093      1.457 r
  U0_BANK_TOP/vACC_2_reg_6__18_/D (DFFRHQX2MTR)          0.000      1.457 r
  data arrival time                                                 1.457

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_6__18_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.132      1.468
  data required time                                                1.468
  --------------------------------------------------------------------------
  data required time                                                1.468
  data arrival time                                                -1.457
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U12245/Y (NAND3X12MTR)                                 0.098      0.249 f
  U12144/Y (INVX20MTR)                                   0.054      0.302 r
  U1723/Y (INVX12MTR)                                    0.031      0.333 f
  U598/Y (INVX8MTR)                                      0.036      0.369 r
  U1291/Y (BUFX8MTR)                                     0.072      0.442 r
  U1888/Y (CLKNAND2X2MTR)                                0.051      0.493 f
  U2643/Y (NAND4X4MTR)                                   0.046      0.538 r
  U918/Y (AND2X4MTR)                                     0.106      0.645 r
  U8724/Y (NOR2X1MTR)                                    0.066      0.710 f
  U3948/Y (NOR2X2MTR)                                    0.108      0.818 r
  U2904/Y (NAND2X2MTR)                                   0.094      0.912 f
  U493/Y (NOR2X2MTR)                                     0.082      0.994 r
  U6441/Y (CLKNAND2X2MTR)                                0.058      1.052 f
  U7162/Y (NAND2X4MTR)                                   0.052      1.104 r
  U2223/Y (NAND2X4MTR)                                   0.049      1.154 f
  U1608/Y (NAND3X6MTR)                                   0.062      1.216 r
  U6342/Y (INVX4MTR)                                     0.044      1.260 f
  U7370/Y (NOR2X6MTR)                                    0.067      1.327 r
  U11610/Y (NOR2X4MTR)                                   0.040      1.367 f
  U7346/Y (OAI31X1MTR)                                   0.089      1.456 r
  U0_BANK_TOP/vACC_0_reg_6__17_/D (DFFRHQX2MTR)          0.000      1.456 r
  data arrival time                                                 1.456

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_6__17_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.133      1.467
  data required time                                                1.467
  --------------------------------------------------------------------------
  data required time                                                1.467
  data arrival time                                                -1.456
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U1666/Y (INVX12MTR)                                    0.037      0.174 f
  U1661/Y (NAND3X12MTR)                                  0.045      0.220 r
  U1726/Y (INVX12MTR)                                    0.041      0.260 f
  U9753/Y (INVX6MTR)                                     0.037      0.298 r
  U9752/Y (INVX1MTR)                                     0.044      0.341 f
  U6875/Y (CLKNAND2X2MTR)                                0.037      0.378 r
  U14925/Y (NOR2BX4MTR)                                  0.079      0.457 r
  U560/Y (NAND3BX2MTR)                                   0.082      0.539 f
  U10685/Y (OAI2BB1X4MTR)                                0.110      0.649 f
  U971/Y (INVX3MTR)                                      0.046      0.695 r
  U7036/Y (NAND2X4MTR)                                   0.047      0.742 f
  U7026/Y (INVX4MTR)                                     0.034      0.775 r
  U3914/Y (OAI21X3MTR)                                   0.058      0.834 f
  U3868/Y (INVX2MTR)                                     0.047      0.881 r
  U4316/Y (NAND2X3MTR)                                   0.049      0.930 f
  U9375/Y (INVX3MTR)                                     0.049      0.980 r
  U11262/Y (NAND2X3MTR)                                  0.045      1.024 f
  U9413/Y (AOI21X2MTR)                                   0.079      1.103 r
  U3037/Y (XNOR2X1MTR)                                   0.085      1.188 r
  U5750/Y (NOR2X2MTR)                                    0.057      1.245 f
  U11483/Y (AOI2BB1X4MTR)                                0.073      1.318 r
  U11482/Y (NOR2BX4MTR)                                  0.111      1.429 r
  U6296/Y (OAI21BX2MTR)                                  0.062      1.491 f
  U0_BANK_TOP/vACC_1_reg_0__9_/D (DFFRHQX4MTR)           0.000      1.491 f
  data arrival time                                                 1.491

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_0__9_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.098      1.502
  data required time                                                1.502
  --------------------------------------------------------------------------
  data required time                                                1.502
  data arrival time                                                -1.491
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.121      0.121 r
  U1026/Y (INVX12MTR)                                    0.028      0.149 f
  U10636/Y (CLKNAND2X16MTR)                              0.034      0.183 r
  U11009/Y (CLKNAND2X16MTR)                              0.042      0.226 f
  U10222/Y (INVX4MTR)                                    0.064      0.289 r
  U8701/Y (INVX4MTR)                                     0.051      0.341 f
  U16753/Y (OAI2BB1X2MTR)                                0.046      0.387 r
  U6449/Y (NOR2X1MTR)                                    0.053      0.440 f
  U467/Y (OAI21X2MTR)                                    0.112      0.552 r
  U7629/Y (AOI21X4MTR)                                   0.089      0.641 f
  U15833/Y (OAI21X2MTR)                                  0.089      0.729 r
  U7641/Y (XNOR2X1MTR)                                   0.088      0.817 r
  U6519/Y (NOR2BX4MTR)                                   0.130      0.948 r
  U5875/Y (NOR2X2MTR)                                    0.050      0.998 f
  U2258/Y (INVX1MTR)                                     0.041      1.039 r
  U7217/Y (NAND2X2MTR)                                   0.044      1.082 f
  U7667/Y (XOR2X2MTR)                                    0.077      1.159 f
  U7643/Y (NOR4X1MTR)                                    0.147      1.306 r
  U15484/Y (NAND2X2MTR)                                  0.076      1.382 f
  U5277/Y (NOR2X2MTR)                                    0.080      1.462 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/D (DFFRHQX2MTR)
                                                         0.000      1.462 r
  data arrival time                                                 1.462

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/CK (DFFRHQX2MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.127      1.473
  data required time                                                1.473
  --------------------------------------------------------------------------
  data required time                                                1.473
  data arrival time                                                -1.462
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1661/Y (NAND3X12MTR)                                  0.096      0.247 f
  U1726/Y (INVX12MTR)                                    0.059      0.306 r
  U9753/Y (INVX6MTR)                                     0.035      0.341 f
  U9744/Y (INVX2MTR)                                     0.076      0.417 r
  U7657/Y (CLKNAND2X2MTR)                                0.057      0.475 f
  U6779/Y (NAND3X2MTR)                                   0.060      0.534 r
  U714/Y (AND2X4MTR)                                     0.112      0.647 r
  U2996/Y (NOR2X2MTR)                                    0.059      0.706 f
  U4452/Y (NOR2X2MTR)                                    0.085      0.791 r
  U3364/Y (INVX2MTR)                                     0.049      0.840 f
  U10827/Y (NAND2BX2MTR)                                 0.101      0.940 f
  U3774/Y (NOR2X1MTR)                                    0.063      1.003 r
  U1382/Y (OAI2BB1X2MTR)                                 0.126      1.129 r
  U15349/Y (NAND3X8MTR)                                  0.093      1.222 f
  U6115/Y (AOI21X1MTR)                                   0.102      1.323 r
  U17725/Y (NOR2X3MTR)                                   0.056      1.379 f
  U17742/Y (OAI22X2MTR)                                  0.058      1.437 r
  U0_BANK_TOP/vACC_3_reg_2__20_/D (DFFRHQX1MTR)          0.000      1.437 r
  data arrival time                                                 1.437

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_2__20_/CK (DFFRHQX1MTR)         0.000      1.600 r
  library setup time                                    -0.152      1.448
  data required time                                                1.448
  --------------------------------------------------------------------------
  data required time                                                1.448
  data arrival time                                                -1.437
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.133      0.133 r
  U8684/Y (INVX5MTR)                                     0.041      0.175 f
  U7425/Y (NAND2X1MTR)                                   0.038      0.213 r
  U1792/Y (INVX2MTR)                                     0.032      0.245 f
  U1794/Y (INVX2MTR)                                     0.054      0.298 r
  U13044/Y (OAI22X1MTR)                                  0.086      0.384 f
  U11951/Y (NOR2X1MTR)                                   0.072      0.457 r
  U11614/Y (CLKAND2X2MTR)                                0.103      0.559 r
  U1065/Y (NAND2X2MTR)                                   0.067      0.626 f
  U3048/Y (INVX2MTR)                                     0.046      0.672 r
  U2168/Y (NAND2X2MTR)                                   0.051      0.723 f
  U1662/Y (NAND2X2MTR)                                   0.043      0.767 r
  U11256/Y (NAND2X2MTR)                                  0.055      0.822 f
  U12006/Y (OAI2BB1X4MTR)                                0.101      0.922 f
  U11329/Y (NAND2X4MTR)                                  0.046      0.969 r
  U8047/Y (NAND2X6MTR)                                   0.060      1.029 f
  U10909/Y (AOI21X3MTR)                                  0.080      1.109 r
  U7994/Y (XNOR2X2MTR)                                   0.078      1.187 r
  U7986/Y (NOR2X2MTR)                                    0.050      1.237 f
  U9103/Y (BUFX2MTR)                                     0.098      1.335 f
  U124/Y (NOR2X4MTR)                                     0.075      1.410 r
  U8402/Y (OAI21BX1MTR)                                  0.074      1.484 f
  U0_BANK_TOP/vACC_0_reg_4__13_/D (DFFRHQX4MTR)          0.000      1.484 f
  data arrival time                                                 1.484

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_4__13_/CK (DFFRHQX4MTR)         0.000      1.600 r
  library setup time                                    -0.105      1.495
  data required time                                                1.495
  --------------------------------------------------------------------------
  data required time                                                1.495
  data arrival time                                                -1.484
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.121      0.121 r
  U1026/Y (INVX12MTR)                                    0.028      0.149 f
  U10636/Y (CLKNAND2X16MTR)                              0.034      0.183 r
  U11009/Y (CLKNAND2X16MTR)                              0.042      0.226 f
  U10222/Y (INVX4MTR)                                    0.064      0.289 r
  U8701/Y (INVX4MTR)                                     0.051      0.341 f
  U16753/Y (OAI2BB1X2MTR)                                0.046      0.387 r
  U6449/Y (NOR2X1MTR)                                    0.053      0.440 f
  U467/Y (OAI21X2MTR)                                    0.112      0.552 r
  U7629/Y (AOI21X4MTR)                                   0.089      0.641 f
  U15833/Y (OAI21X2MTR)                                  0.089      0.729 r
  U7641/Y (XNOR2X1MTR)                                   0.088      0.817 r
  U6519/Y (NOR2BX4MTR)                                   0.130      0.948 r
  U5875/Y (NOR2X2MTR)                                    0.050      0.998 f
  U2258/Y (INVX1MTR)                                     0.041      1.039 r
  U7217/Y (NAND2X2MTR)                                   0.044      1.082 f
  U7667/Y (XOR2X2MTR)                                    0.077      1.159 f
  U7643/Y (NOR4X1MTR)                                    0.147      1.306 r
  U15484/Y (NAND2X2MTR)                                  0.076      1.382 f
  U14938/Y (NOR2X1MTR)                                   0.062      1.444 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/D (DFFRHQX1MTR)
                                                         0.000      1.444 r
  data arrival time                                                 1.444

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/CK (DFFRHQX1MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.145      1.455
  data required time                                                1.455
  --------------------------------------------------------------------------
  data required time                                                1.455
  data arrival time                                                -1.444
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U1026/Y (INVX12MTR)                                    0.031      0.144 r
  U10636/Y (CLKNAND2X16MTR)                              0.044      0.188 f
  U15348/Y (CLKNAND2X16MTR)                              0.054      0.242 r
  U15347/Y (INVX12MTR)                                   0.041      0.282 f
  U1220/Y (INVX12MTR)                                    0.039      0.322 r
  U10448/Y (INVX3MTR)                                    0.039      0.360 f
  U10427/Y (INVX1MTR)                                    0.070      0.430 r
  U8681/Y (CLKNAND2X2MTR)                                0.065      0.495 f
  U12315/Y (NOR2X2MTR)                                   0.089      0.584 r
  U6718/Y (OAI21X2MTR)                                   0.075      0.660 f
  U6000/Y (AOI21X2MTR)                                   0.076      0.735 r
  U17027/Y (OAI21X1MTR)                                  0.080      0.816 f
  U7333/Y (XNOR2X1MTR)                                   0.073      0.888 r
  U17029/Y (NOR2BX2MTR)                                  0.156      1.044 r
  U8153/Y (NOR2X2MTR)                                    0.059      1.103 f
  U9349/Y (INVX2MTR)                                     0.054      1.157 r
  U17495/Y (CLKNAND2X2MTR)                               0.046      1.202 f
  U11604/Y (XNOR2X2MTR)                                  0.094      1.297 f
  U11567/Y (INVX3MTR)                                    0.051      1.348 r
  U10371/Y (NAND3BX4MTR)                                 0.060      1.409 f
  U6335/Y (NOR2X2MTR)                                    0.067      1.476 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/D (DFFRHQX8MTR)
                                                         0.000      1.476 r
  data arrival time                                                 1.476

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.113      1.487
  data required time                                                1.487
  --------------------------------------------------------------------------
  data required time                                                1.487
  data arrival time                                                -1.476
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_39_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.112      0.112 r
  U1944/Y (INVX4MTR)                                     0.040      0.152 f
  U2740/Y (NOR2X5MTR)                                    0.075      0.227 r
  U1218/Y (NAND3X8MTR)                                   0.103      0.330 f
  U9688/Y (NAND2X8MTR)                                   0.073      0.403 r
  U1882/Y (BUFX6MTR)                                     0.090      0.493 r
  U15257/Y (INVX4MTR)                                    0.041      0.534 f
  U15588/Y (OAI21X2MTR)                                  0.080      0.613 r
  U9469/Y (NOR2X3MTR)                                    0.067      0.680 f
  U9663/Y (NAND2X4MTR)                                   0.056      0.736 r
  U4391/Y (INVX2MTR)                                     0.036      0.772 f
  U8201/Y (CLKNAND2X4MTR)                                0.041      0.813 r
  U2864/Y (INVX1MTR)                                     0.041      0.853 f
  U17641/Y (NAND2X2MTR)                                  0.072      0.925 r
  U12302/Y (OAI21X1MTR)                                  0.097      1.023 f
  U17642/Y (NAND2X1MTR)                                  0.052      1.074 r
  U9160/Y (NAND4X1MTR)                                   0.116      1.190 f
  U127/Y (NOR4X1MTR)                                     0.198      1.388 r
  U15162/Y (NOR2X1MTR)                                   0.065      1.452 f
  PIM_result_reg_39_/D (DFFRQX2MTR)                      0.000      1.452 f
  data arrival time                                                 1.452

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_39_/CK (DFFRQX2MTR)                     0.000      1.600 r
  library setup time                                    -0.136      1.464
  data required time                                                1.464
  --------------------------------------------------------------------------
  data required time                                                1.464
  data arrival time                                                -1.452
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_167_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.112      0.112 r
  U1944/Y (INVX4MTR)                                     0.040      0.152 f
  U2740/Y (NOR2X5MTR)                                    0.075      0.227 r
  U1218/Y (NAND3X8MTR)                                   0.103      0.330 f
  U9688/Y (NAND2X8MTR)                                   0.073      0.403 r
  U1882/Y (BUFX6MTR)                                     0.090      0.493 r
  U15257/Y (INVX4MTR)                                    0.041      0.534 f
  U15588/Y (OAI21X2MTR)                                  0.080      0.613 r
  U9469/Y (NOR2X3MTR)                                    0.067      0.680 f
  U9663/Y (NAND2X4MTR)                                   0.056      0.736 r
  U4391/Y (INVX2MTR)                                     0.036      0.772 f
  U8201/Y (CLKNAND2X4MTR)                                0.041      0.813 r
  U2864/Y (INVX1MTR)                                     0.041      0.853 f
  U17641/Y (NAND2X2MTR)                                  0.072      0.925 r
  U12302/Y (OAI21X1MTR)                                  0.097      1.023 f
  U17642/Y (NAND2X1MTR)                                  0.052      1.074 r
  U9160/Y (NAND4X1MTR)                                   0.116      1.190 f
  U127/Y (NOR4X1MTR)                                     0.198      1.388 r
  U15109/Y (NOR2X1MTR)                                   0.065      1.452 f
  PIM_result_reg_167_/D (DFFRQX2MTR)                     0.000      1.452 f
  data arrival time                                                 1.452

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_167_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.136      1.464
  data required time                                                1.464
  --------------------------------------------------------------------------
  data required time                                                1.464
  data arrival time                                                -1.452
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_423_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.112      0.112 r
  U1944/Y (INVX4MTR)                                     0.040      0.152 f
  U2740/Y (NOR2X5MTR)                                    0.075      0.227 r
  U1218/Y (NAND3X8MTR)                                   0.103      0.330 f
  U9688/Y (NAND2X8MTR)                                   0.073      0.403 r
  U1882/Y (BUFX6MTR)                                     0.090      0.493 r
  U15257/Y (INVX4MTR)                                    0.041      0.534 f
  U15588/Y (OAI21X2MTR)                                  0.080      0.613 r
  U9469/Y (NOR2X3MTR)                                    0.067      0.680 f
  U9663/Y (NAND2X4MTR)                                   0.056      0.736 r
  U4391/Y (INVX2MTR)                                     0.036      0.772 f
  U8201/Y (CLKNAND2X4MTR)                                0.041      0.813 r
  U2864/Y (INVX1MTR)                                     0.041      0.853 f
  U17641/Y (NAND2X2MTR)                                  0.072      0.925 r
  U12302/Y (OAI21X1MTR)                                  0.097      1.023 f
  U17642/Y (NAND2X1MTR)                                  0.052      1.074 r
  U9160/Y (NAND4X1MTR)                                   0.116      1.190 f
  U127/Y (NOR4X1MTR)                                     0.198      1.388 r
  U15001/Y (NOR2X1MTR)                                   0.065      1.452 f
  PIM_result_reg_423_/D (DFFRQX2MTR)                     0.000      1.452 f
  data arrival time                                                 1.452

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_423_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.136      1.464
  data required time                                                1.464
  --------------------------------------------------------------------------
  data required time                                                1.464
  data arrival time                                                -1.452
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.133      0.133 r
  U8684/Y (INVX5MTR)                                     0.041      0.175 f
  U7425/Y (NAND2X1MTR)                                   0.038      0.213 r
  U1792/Y (INVX2MTR)                                     0.032      0.245 f
  U1794/Y (INVX2MTR)                                     0.054      0.298 r
  U13044/Y (OAI22X1MTR)                                  0.086      0.384 f
  U11951/Y (NOR2X1MTR)                                   0.072      0.457 r
  U11614/Y (CLKAND2X2MTR)                                0.103      0.559 r
  U1065/Y (NAND2X2MTR)                                   0.067      0.626 f
  U3048/Y (INVX2MTR)                                     0.046      0.672 r
  U2168/Y (NAND2X2MTR)                                   0.051      0.723 f
  U1662/Y (NAND2X2MTR)                                   0.043      0.767 r
  U11256/Y (NAND2X2MTR)                                  0.055      0.822 f
  U12006/Y (OAI2BB1X4MTR)                                0.101      0.922 f
  U11329/Y (NAND2X4MTR)                                  0.046      0.969 r
  U8047/Y (NAND2X6MTR)                                   0.060      1.029 f
  U10909/Y (AOI21X3MTR)                                  0.080      1.109 r
  U7994/Y (XNOR2X2MTR)                                   0.078      1.187 r
  U7986/Y (NOR2X2MTR)                                    0.050      1.237 f
  U9103/Y (BUFX2MTR)                                     0.098      1.335 f
  U124/Y (NOR2X4MTR)                                     0.075      1.410 r
  U8232/Y (OAI21BX1MTR)                                  0.074      1.484 f
  U0_BANK_TOP/vACC_1_reg_4__13_/D (DFFRHQX4MTR)          0.000      1.484 f
  data arrival time                                                 1.484

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_4__13_/CK (DFFRHQX4MTR)         0.000      1.600 r
  library setup time                                    -0.105      1.495
  data required time                                                1.495
  --------------------------------------------------------------------------
  data required time                                                1.495
  data arrival time                                                -1.484
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_199_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U10104/Y (NAND2X4MTR)                                  0.043      0.337 f
  U1154/Y (INVX4MTR)                                     0.048      0.385 r
  U17501/Y (INVX4MTR)                                    0.048      0.433 f
  U10986/Y (AOI22X2MTR)                                  0.080      0.513 r
  U15747/Y (OAI211X4MTR)                                 0.094      0.607 f
  U9812/Y (NOR2X4MTR)                                    0.093      0.699 r
  U1633/Y (NAND2X4MTR)                                   0.058      0.757 f
  U10290/Y (NOR2X4MTR)                                   0.064      0.821 r
  U2314/Y (NAND3X4MTR)                                   0.073      0.894 f
  U12039/Y (INVX4MTR)                                    0.045      0.939 r
  U11237/Y (NAND2X4MTR)                                  0.042      0.981 f
  U474/Y (INVX4MTR)                                      0.040      1.021 r
  U2232/Y (NAND3X8MTR)                                   0.062      1.083 f
  U12158/Y (NOR2X2MTR)                                   0.100      1.183 r
  U13818/Y (INVX2MTR)                                    0.047      1.230 f
  U14174/Y (NOR2X1MTR)                                   0.070      1.300 r
  U2779/Y (NOR4BX2MTR)                                   0.066      1.366 f
  U14466/Y (NOR2X1MTR)                                   0.055      1.421 r
  PIM_result_reg_199_/D (DFFRQX2MTR)                     0.000      1.421 r
  data arrival time                                                 1.421

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_199_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.167      1.433
  data required time                                                1.433
  --------------------------------------------------------------------------
  data required time                                                1.433
  data arrival time                                                -1.421
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1661/Y (NAND3X12MTR)                                  0.096      0.247 f
  U1726/Y (INVX12MTR)                                    0.059      0.306 r
  U1729/Y (INVX8MTR)                                     0.038      0.344 f
  U1243/Y (INVX4MTR)                                     0.050      0.394 r
  U3125/Y (NAND2X2MTR)                                   0.053      0.447 f
  U5142/Y (NOR2X1MTR)                                    0.057      0.504 r
  U3089/Y (NOR2X1MTR)                                    0.046      0.549 f
  U1771/Y (OAI21X2MTR)                                   0.042      0.592 r
  U5544/Y (NOR2X3MTR)                                    0.047      0.638 f
  U5029/Y (NAND2X4MTR)                                   0.043      0.682 r
  U4939/Y (INVX2MTR)                                     0.031      0.712 f
  U5962/Y (NAND2X2MTR)                                   0.043      0.755 r
  U746/Y (NAND2X2MTR)                                    0.065      0.820 f
  U1588/Y (NOR2X2MTR)                                    0.087      0.908 r
  U1342/Y (NAND2X3MTR)                                   0.069      0.976 f
  U11116/Y (NAND2X6MTR)                                  0.055      1.031 r
  U11130/Y (CLKNAND2X2MTR)                               0.046      1.077 f
  U3740/Y (NAND2BX2MTR)                                  0.044      1.121 r
  U11144/Y (XNOR2X2MTR)                                  0.074      1.195 r
  U11090/Y (OAI22X4MTR)                                  0.076      1.272 f
  U161/Y (NOR2X8MTR)                                     0.067      1.338 r
  U140/Y (NAND2X4MTR)                                    0.045      1.383 f
  U4231/Y (INVX2MTR)                                     0.043      1.426 r
  U15674/Y (OAI2BB2X2MTR)                                0.049      1.475 f
  U0_BANK_TOP/vACC_3_reg_7__2_/D (DFFRHQX2MTR)           0.000      1.475 f
  data arrival time                                                 1.475

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_7__2_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.113      1.487
  data required time                                                1.487
  --------------------------------------------------------------------------
  data required time                                                1.487
  data arrival time                                                -1.475
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1661/Y (NAND3X12MTR)                                  0.096      0.247 f
  U8911/Y (BUFX10MTR)                                    0.094      0.341 f
  U637/Y (BUFX6MTR)                                      0.071      0.412 f
  U563/Y (CLKOR2X4MTR)                                   0.078      0.489 f
  U1199/Y (OAI2B1X4MTR)                                  0.101      0.590 f
  U924/Y (OAI21X6MTR)                                    0.051      0.641 r
  U1592/Y (NAND2X2MTR)                                   0.069      0.710 f
  U716/Y (OAI21X2MTR)                                    0.103      0.813 r
  U7296/Y (NAND2X4MTR)                                   0.060      0.872 f
  U12465/Y (NAND2X6MTR)                                  0.051      0.924 r
  U12408/Y (NAND2X2MTR)                                  0.054      0.977 f
  U5828/Y (NAND2X4MTR)                                   0.050      1.027 r
  U6420/Y (NAND2X4MTR)                                   0.041      1.068 f
  U7142/Y (NAND2X4MTR)                                   0.041      1.108 r
  U5765/Y (NAND2X4MTR)                                   0.047      1.156 f
  U15349/Y (NAND3X8MTR)                                  0.050      1.206 r
  U3215/Y (NAND2X2MTR)                                   0.056      1.262 f
  U7913/Y (CLKNAND2X4MTR)                                0.044      1.306 r
  U5264/Y (INVX2MTR)                                     0.045      1.351 f
  U6997/Y (OAI21BX2MTR)                                  0.062      1.413 r
  U0_BANK_TOP/vACC_0_reg_2__21_/D (DFFRQX1MTR)           0.000      1.413 r
  data arrival time                                                 1.413

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_2__21_/CK (DFFRQX1MTR)          0.000      1.600 r
  library setup time                                    -0.176      1.424
  data required time                                                1.424
  --------------------------------------------------------------------------
  data required time                                                1.424
  data arrival time                                                -1.413
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_420_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.112      0.112 r
  U1944/Y (INVX4MTR)                                     0.040      0.152 f
  U2740/Y (NOR2X5MTR)                                    0.075      0.227 r
  U1218/Y (NAND3X8MTR)                                   0.103      0.330 f
  U9688/Y (NAND2X8MTR)                                   0.073      0.403 r
  U1882/Y (BUFX6MTR)                                     0.090      0.493 r
  U15257/Y (INVX4MTR)                                    0.041      0.534 f
  U15588/Y (OAI21X2MTR)                                  0.080      0.613 r
  U9469/Y (NOR2X3MTR)                                    0.067      0.680 f
  U9663/Y (NAND2X4MTR)                                   0.056      0.736 r
  U4391/Y (INVX2MTR)                                     0.036      0.772 f
  U8201/Y (CLKNAND2X4MTR)                                0.041      0.813 r
  U2864/Y (INVX1MTR)                                     0.041      0.853 f
  U17641/Y (NAND2X2MTR)                                  0.072      0.925 r
  U13760/Y (OAI21X1MTR)                                  0.084      1.009 f
  U13759/Y (AOI211X2MTR)                                 0.128      1.137 r
  U10678/Y (OAI211X2MTR)                                 0.089      1.226 f
  U14271/Y (AOI211X2MTR)                                 0.168      1.394 r
  U14948/Y (NOR2X1MTR)                                   0.061      1.455 f
  PIM_result_reg_420_/D (DFFRQX2MTR)                     0.000      1.455 f
  data arrival time                                                 1.455

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_420_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.133      1.467
  data required time                                                1.467
  --------------------------------------------------------------------------
  data required time                                                1.467
  data arrival time                                                -1.455
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_36_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.112      0.112 r
  U1944/Y (INVX4MTR)                                     0.040      0.152 f
  U2740/Y (NOR2X5MTR)                                    0.075      0.227 r
  U1218/Y (NAND3X8MTR)                                   0.103      0.330 f
  U9688/Y (NAND2X8MTR)                                   0.073      0.403 r
  U1882/Y (BUFX6MTR)                                     0.090      0.493 r
  U15257/Y (INVX4MTR)                                    0.041      0.534 f
  U15588/Y (OAI21X2MTR)                                  0.080      0.613 r
  U9469/Y (NOR2X3MTR)                                    0.067      0.680 f
  U9663/Y (NAND2X4MTR)                                   0.056      0.736 r
  U4391/Y (INVX2MTR)                                     0.036      0.772 f
  U8201/Y (CLKNAND2X4MTR)                                0.041      0.813 r
  U2864/Y (INVX1MTR)                                     0.041      0.853 f
  U17641/Y (NAND2X2MTR)                                  0.072      0.925 r
  U13760/Y (OAI21X1MTR)                                  0.084      1.009 f
  U13759/Y (AOI211X2MTR)                                 0.128      1.137 r
  U10678/Y (OAI211X2MTR)                                 0.089      1.226 f
  U14271/Y (AOI211X2MTR)                                 0.168      1.394 r
  U14963/Y (NOR2X1MTR)                                   0.061      1.455 f
  PIM_result_reg_36_/D (DFFRQX2MTR)                      0.000      1.455 f
  data arrival time                                                 1.455

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_36_/CK (DFFRQX2MTR)                     0.000      1.600 r
  library setup time                                    -0.133      1.467
  data required time                                                1.467
  --------------------------------------------------------------------------
  data required time                                                1.467
  data arrival time                                                -1.455
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_164_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.112      0.112 r
  U1944/Y (INVX4MTR)                                     0.040      0.152 f
  U2740/Y (NOR2X5MTR)                                    0.075      0.227 r
  U1218/Y (NAND3X8MTR)                                   0.103      0.330 f
  U9688/Y (NAND2X8MTR)                                   0.073      0.403 r
  U1882/Y (BUFX6MTR)                                     0.090      0.493 r
  U15257/Y (INVX4MTR)                                    0.041      0.534 f
  U15588/Y (OAI21X2MTR)                                  0.080      0.613 r
  U9469/Y (NOR2X3MTR)                                    0.067      0.680 f
  U9663/Y (NAND2X4MTR)                                   0.056      0.736 r
  U4391/Y (INVX2MTR)                                     0.036      0.772 f
  U8201/Y (CLKNAND2X4MTR)                                0.041      0.813 r
  U2864/Y (INVX1MTR)                                     0.041      0.853 f
  U17641/Y (NAND2X2MTR)                                  0.072      0.925 r
  U13760/Y (OAI21X1MTR)                                  0.084      1.009 f
  U13759/Y (AOI211X2MTR)                                 0.128      1.137 r
  U10678/Y (OAI211X2MTR)                                 0.089      1.226 f
  U14271/Y (AOI211X2MTR)                                 0.168      1.394 r
  U14958/Y (NOR2X1MTR)                                   0.061      1.455 f
  PIM_result_reg_164_/D (DFFRQX2MTR)                     0.000      1.455 f
  data arrival time                                                 1.455

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_164_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.133      1.467
  data required time                                                1.467
  --------------------------------------------------------------------------
  data required time                                                1.467
  data arrival time                                                -1.455
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_292_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.112      0.112 r
  U1944/Y (INVX4MTR)                                     0.040      0.152 f
  U2740/Y (NOR2X5MTR)                                    0.075      0.227 r
  U1218/Y (NAND3X8MTR)                                   0.103      0.330 f
  U9688/Y (NAND2X8MTR)                                   0.073      0.403 r
  U1882/Y (BUFX6MTR)                                     0.090      0.493 r
  U15257/Y (INVX4MTR)                                    0.041      0.534 f
  U15588/Y (OAI21X2MTR)                                  0.080      0.613 r
  U9469/Y (NOR2X3MTR)                                    0.067      0.680 f
  U9663/Y (NAND2X4MTR)                                   0.056      0.736 r
  U4391/Y (INVX2MTR)                                     0.036      0.772 f
  U8201/Y (CLKNAND2X4MTR)                                0.041      0.813 r
  U2864/Y (INVX1MTR)                                     0.041      0.853 f
  U17641/Y (NAND2X2MTR)                                  0.072      0.925 r
  U13760/Y (OAI21X1MTR)                                  0.084      1.009 f
  U13759/Y (AOI211X2MTR)                                 0.128      1.137 r
  U10678/Y (OAI211X2MTR)                                 0.089      1.226 f
  U14271/Y (AOI211X2MTR)                                 0.168      1.394 r
  U14953/Y (NOR2X1MTR)                                   0.061      1.455 f
  PIM_result_reg_292_/D (DFFRQX2MTR)                     0.000      1.455 f
  data arrival time                                                 1.455

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_292_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.133      1.467
  data required time                                                1.467
  --------------------------------------------------------------------------
  data required time                                                1.467
  data arrival time                                                -1.455
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1661/Y (NAND3X12MTR)                                  0.096      0.247 f
  U1726/Y (INVX12MTR)                                    0.059      0.306 r
  U1729/Y (INVX8MTR)                                     0.038      0.344 f
  U1243/Y (INVX4MTR)                                     0.050      0.394 r
  U3125/Y (NAND2X2MTR)                                   0.053      0.447 f
  U5142/Y (NOR2X1MTR)                                    0.057      0.504 r
  U3089/Y (NOR2X1MTR)                                    0.046      0.549 f
  U1771/Y (OAI21X2MTR)                                   0.042      0.592 r
  U5544/Y (NOR2X3MTR)                                    0.047      0.638 f
  U5029/Y (NAND2X4MTR)                                   0.043      0.682 r
  U4939/Y (INVX2MTR)                                     0.031      0.712 f
  U5962/Y (NAND2X2MTR)                                   0.043      0.755 r
  U746/Y (NAND2X2MTR)                                    0.065      0.820 f
  U1588/Y (NOR2X2MTR)                                    0.087      0.908 r
  U1342/Y (NAND2X3MTR)                                   0.069      0.976 f
  U11116/Y (NAND2X6MTR)                                  0.055      1.031 r
  U11130/Y (CLKNAND2X2MTR)                               0.046      1.077 f
  U3740/Y (NAND2BX2MTR)                                  0.044      1.121 r
  U11144/Y (XNOR2X2MTR)                                  0.074      1.195 r
  U11090/Y (OAI22X4MTR)                                  0.076      1.272 f
  U161/Y (NOR2X8MTR)                                     0.067      1.338 r
  U140/Y (NAND2X4MTR)                                    0.045      1.383 f
  U4231/Y (INVX2MTR)                                     0.043      1.426 r
  U14786/Y (OAI2BB2X2MTR)                                0.049      1.475 f
  U0_BANK_TOP/vACC_0_reg_7__2_/D (DFFRHQX2MTR)           0.000      1.475 f
  data arrival time                                                 1.475

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_7__2_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.113      1.487
  data required time                                                1.487
  --------------------------------------------------------------------------
  data required time                                                1.487
  data arrival time                                                -1.475
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_50_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U1237/Y (CLKNAND2X12MTR)                               0.034      0.297 r
  U8896/Y (NAND2X8MTR)                                   0.038      0.335 f
  U1095/Y (BUFX6MTR)                                     0.080      0.415 f
  U1053/Y (BUFX4MTR)                                     0.089      0.504 f
  U10474/Y (AOI22X2MTR)                                  0.104      0.608 r
  U17457/Y (OAI211X4MTR)                                 0.110      0.719 f
  U376/Y (NOR2BX2MTR)                                    0.110      0.829 r
  U11298/Y (NAND3BX4MTR)                                 0.095      0.923 f
  U16259/Y (NOR2X8MTR)                                   0.078      1.002 r
  U17817/Y (NAND2X2MTR)                                  0.080      1.082 f
  U266/Y (NOR2X4MTR)                                     0.082      1.164 r
  U6457/Y (NAND2X2MTR)                                   0.053      1.217 f
  U6407/Y (OAI211X2MTR)                                  0.046      1.263 r
  U7966/Y (AOI211X1MTR)                                  0.081      1.344 f
  U14397/Y (NOR2X1MTR)                                   0.072      1.416 r
  PIM_result_reg_50_/D (DFFRQX2MTR)                      0.000      1.416 r
  data arrival time                                                 1.416

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_50_/CK (DFFRQX2MTR)                     0.000      1.600 r
  library setup time                                    -0.172      1.428
  data required time                                                1.428
  --------------------------------------------------------------------------
  data required time                                                1.428
  data arrival time                                                -1.416
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_306_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U1237/Y (CLKNAND2X12MTR)                               0.034      0.297 r
  U8896/Y (NAND2X8MTR)                                   0.038      0.335 f
  U1095/Y (BUFX6MTR)                                     0.080      0.415 f
  U1053/Y (BUFX4MTR)                                     0.089      0.504 f
  U10474/Y (AOI22X2MTR)                                  0.104      0.608 r
  U17457/Y (OAI211X4MTR)                                 0.110      0.719 f
  U376/Y (NOR2BX2MTR)                                    0.110      0.829 r
  U11298/Y (NAND3BX4MTR)                                 0.095      0.923 f
  U16259/Y (NOR2X8MTR)                                   0.078      1.002 r
  U17817/Y (NAND2X2MTR)                                  0.080      1.082 f
  U266/Y (NOR2X4MTR)                                     0.082      1.164 r
  U6457/Y (NAND2X2MTR)                                   0.053      1.217 f
  U6407/Y (OAI211X2MTR)                                  0.046      1.263 r
  U7966/Y (AOI211X1MTR)                                  0.081      1.344 f
  U14395/Y (NOR2X1MTR)                                   0.072      1.416 r
  PIM_result_reg_306_/D (DFFRQX2MTR)                     0.000      1.416 r
  data arrival time                                                 1.416

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_306_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.172      1.428
  data required time                                                1.428
  --------------------------------------------------------------------------
  data required time                                                1.428
  data arrival time                                                -1.416
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1710/Y (NAND3X8MTR)                                   0.112      0.263 f
  U1746/Y (BUFX10MTR)                                    0.102      0.365 f
  U1324/Y (INVX4MTR)                                     0.050      0.415 r
  U2308/Y (NAND2X1MTR)                                   0.061      0.477 f
  U6147/Y (CLKNAND2X2MTR)                                0.046      0.523 r
  U8184/Y (INVX2MTR)                                     0.033      0.556 f
  U15363/Y (NAND3X4MTR)                                  0.036      0.592 r
  U1063/Y (NAND2X4MTR)                                   0.043      0.636 f
  U979/Y (NAND2X3MTR)                                    0.045      0.680 r
  U787/Y (NAND2BX4MTR)                                   0.076      0.757 r
  U8142/Y (NAND2X2MTR)                                   0.047      0.804 f
  U6535/Y (INVX2MTR)                                     0.050      0.854 r
  U8190/Y (NAND2X4MTR)                                   0.061      0.915 f
  U10471/Y (OAI2B1X8MTR)                                 0.106      1.021 r
  U412/Y (NAND2X4MTR)                                    0.060      1.081 f
  U348/Y (NAND2X6MTR)                                    0.052      1.133 r
  U1699/Y (NAND2X8MTR)                                   0.055      1.189 f
  U1689/Y (INVX6MTR)                                     0.069      1.257 r
  U5738/Y (NAND2X2MTR)                                   0.060      1.317 f
  U9068/Y (OAI2BB2X4MTR)                                 0.086      1.403 r
  U8627/Y (OAI22X1MTR)                                   0.078      1.481 f
  U0_BANK_TOP/vACC_0_reg_7__3_/D (DFFRHQX4MTR)           0.000      1.481 f
  data arrival time                                                 1.481

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_7__3_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.108      1.492
  data required time                                                1.492
  --------------------------------------------------------------------------
  data required time                                                1.492
  data arrival time                                                -1.481
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.125      0.125 r
  U968/Y (INVX6MTR)                                      0.034      0.159 f
  U10325/Y (INVX4MTR)                                    0.048      0.207 r
  U10800/Y (NOR2BX4MTR)                                  0.045      0.252 f
  U4647/Y (INVX2MTR)                                     0.033      0.284 r
  U6925/Y (AOI2BB2X1MTR)                                 0.092      0.376 r
  U7658/Y (NAND3BX2MTR)                                  0.076      0.452 f
  U6132/Y (AOI21X2MTR)                                   0.085      0.537 r
  U6799/Y (NAND3X4MTR)                                   0.077      0.615 f
  U6064/Y (INVX4MTR)                                     0.054      0.668 r
  U771/Y (NOR2X4MTR)                                     0.045      0.714 f
  U2406/Y (NOR2X2MTR)                                    0.107      0.821 r
  U10557/Y (AOI21X6MTR)                                  0.073      0.893 f
  U10798/Y (OAI21X6MTR)                                  0.088      0.981 r
  U1577/Y (BUFX10MTR)                                    0.086      1.067 r
  U8054/Y (AOI21X3MTR)                                   0.051      1.118 f
  U234/Y (XNOR2X2MTR)                                    0.074      1.192 f
  U7145/Y (NAND2X2MTR)                                   0.050      1.242 r
  U7078/Y (OAI211X4MTR)                                  0.085      1.326 f
  U7061/Y (OAI2B1X4MTR)                                  0.100      1.426 r
  U11588/Y (OAI22X2MTR)                                  0.059      1.486 f
  U0_BANK_TOP/vACC_2_reg_2__6_/D (DFFRHQX4MTR)           0.000      1.486 f
  data arrival time                                                 1.486

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_2__6_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.103      1.497
  data required time                                                1.497
  --------------------------------------------------------------------------
  data required time                                                1.497
  data arrival time                                                -1.486
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.133      0.133 r
  U8684/Y (INVX5MTR)                                     0.041      0.175 f
  U7425/Y (NAND2X1MTR)                                   0.038      0.213 r
  U1792/Y (INVX2MTR)                                     0.032      0.245 f
  U1794/Y (INVX2MTR)                                     0.054      0.298 r
  U13044/Y (OAI22X1MTR)                                  0.086      0.384 f
  U11951/Y (NOR2X1MTR)                                   0.072      0.457 r
  U11614/Y (CLKAND2X2MTR)                                0.103      0.559 r
  U1065/Y (NAND2X2MTR)                                   0.067      0.626 f
  U3048/Y (INVX2MTR)                                     0.046      0.672 r
  U2168/Y (NAND2X2MTR)                                   0.051      0.723 f
  U1662/Y (NAND2X2MTR)                                   0.043      0.767 r
  U11256/Y (NAND2X2MTR)                                  0.055      0.822 f
  U12006/Y (OAI2BB1X4MTR)                                0.101      0.922 f
  U10530/Y (NAND2BX2MTR)                                 0.106      1.028 f
  U444/Y (AOI21X4MTR)                                    0.092      1.120 r
  U283/Y (NAND2X6MTR)                                    0.063      1.183 f
  U14669/Y (NAND2X12MTR)                                 0.052      1.235 r
  U10924/Y (INVX6MTR)                                    0.036      1.272 f
  U10479/Y (OAI21X8MTR)                                  0.081      1.352 r
  U15684/Y (NAND3BX4MTR)                                 0.068      1.421 f
  U10947/Y (NAND3BX2MTR)                                 0.047      1.467 r
  U0_BANK_TOP/vACC_1_reg_4__16_/D (DFFRHQX2MTR)          0.000      1.467 r
  data arrival time                                                 1.467

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_4__16_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.121      1.479
  data required time                                                1.479
  --------------------------------------------------------------------------
  data required time                                                1.479
  data arrival time                                                -1.467
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U12245/Y (NAND3X12MTR)                                 0.098      0.249 f
  U8230/Y (INVX2MTR)                                     0.091      0.339 r
  U8779/Y (BUFX2MTR)                                     0.104      0.444 r
  U756/Y (NAND2X1MTR)                                    0.084      0.528 f
  U10424/Y (NAND3BX4MTR)                                 0.067      0.594 r
  U5025/Y (NAND2X6MTR)                                   0.046      0.641 f
  U15437/Y (NAND2X8MTR)                                  0.046      0.687 r
  U9565/Y (CLKNAND2X4MTR)                                0.039      0.726 f
  U9458/Y (INVX2MTR)                                     0.038      0.764 r
  U821/Y (INVX2MTR)                                      0.041      0.806 f
  U4835/Y (NAND3X4MTR)                                   0.045      0.851 r
  U4812/Y (NAND2X4MTR)                                   0.047      0.898 f
  U1571/Y (NAND2X4MTR)                                   0.044      0.942 r
  U311/Y (NAND2X2MTR)                                    0.054      0.996 f
  U10522/Y (INVX2MTR)                                    0.061      1.057 r
  U1460/Y (XNOR2X1MTR)                                   0.077      1.134 r
  U9115/Y (AOI22X2MTR)                                   0.059      1.192 f
  U9110/Y (OAI2BB1X2MTR)                                 0.068      1.261 r
  U3216/Y (MXI2X2MTR)                                    0.083      1.343 f
  U9073/Y (OAI22X2MTR)                                   0.066      1.409 r
  U0_BANK_TOP/vACC_0_reg_3__0_/D (DFFRQX2MTR)            0.000      1.409 r
  data arrival time                                                 1.409

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_3__0_/CK (DFFRQX2MTR)           0.000      1.600 r
  library setup time                                    -0.179      1.421
  data required time                                                1.421
  --------------------------------------------------------------------------
  data required time                                                1.421
  data arrival time                                                -1.409
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_0_/CK (DFFRQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_0_/Q (DFFRQX1MTR)
                                                         0.230      0.230 f
  U16419/Y (CLKNAND2X2MTR)                               0.051      0.281 r
  U3160/Y (INVX1MTR)                                     0.057      0.337 f
  U7709/Y (AOI22X2MTR)                                   0.091      0.428 r
  U3095/Y (AND2X2MTR)                                    0.116      0.544 r
  U6138/Y (NAND3X4MTR)                                   0.089      0.634 f
  U4563/Y (INVX2MTR)                                     0.058      0.692 r
  U5491/Y (NAND2X3MTR)                                   0.061      0.752 f
  U4405/Y (INVX2MTR)                                     0.040      0.792 r
  U4890/Y (AOI21X2MTR)                                   0.063      0.854 f
  U9191/Y (OAI21X6MTR)                                   0.053      0.907 r
  U586/Y (NAND2X4MTR)                                    0.055      0.963 f
  U11260/Y (NAND2X6MTR)                                  0.054      1.017 r
  U11250/Y (OAI2BB1X4MTR)                                0.102      1.118 r
  U15429/Y (OAI2B1X8MTR)                                 0.048      1.166 f
  U15422/Y (INVX8MTR)                                    0.036      1.202 r
  U14669/Y (NAND2X12MTR)                                 0.040      1.242 f
  U10535/Y (NAND2X4MTR)                                  0.041      1.283 r
  U11117/Y (INVX3MTR)                                    0.034      1.317 f
  U11319/Y (NOR2X1MTR)                                   0.049      1.366 r
  U6481/Y (NAND2X1MTR)                                   0.064      1.430 f
  U11275/Y (CLKNAND2X2MTR)                               0.041      1.471 r
  U0_BANK_TOP/vACC_0_reg_4__17_/D (DFFRHQX2MTR)          0.000      1.471 r
  data arrival time                                                 1.471

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_4__17_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.118      1.482
  data required time                                                1.482
  --------------------------------------------------------------------------
  data required time                                                1.482
  data arrival time                                                -1.471
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 r
  U1363/Y (INVX4MTR)                                     0.042      0.171 f
  U7801/Y (INVX3MTR)                                     0.039      0.210 r
  U1333/Y (NAND2BX4MTR)                                  0.079      0.289 r
  U11450/Y (NAND2BX1MTR)                                 0.069      0.358 r
  U16439/Y (CLKNAND2X2MTR)                               0.042      0.400 f
  U10433/Y (NOR2X2MTR)                                   0.065      0.465 r
  U16440/Y (NAND4X4MTR)                                  0.095      0.561 f
  U3049/Y (INVX1MTR)                                     0.056      0.617 r
  U7904/Y (CLKNAND2X2MTR)                                0.057      0.674 f
  U4965/Y (NOR2X4MTR)                                    0.080      0.754 r
  U642/Y (OAI21X6MTR)                                    0.064      0.818 f
  U11184/Y (AOI21X4MTR)                                  0.093      0.911 r
  U1462/Y (OAI21X8MTR)                                   0.078      0.988 f
  U9389/Y (BUFX8MTR)                                     0.088      1.076 f
  U11436/Y (AOI21X2MTR)                                  0.076      1.153 r
  U2242/Y (XNOR2X2MTR)                                   0.092      1.244 r
  U2815/Y (OAI22X4MTR)                                   0.090      1.334 f
  U4708/Y (OAI22X4MTR)                                   0.089      1.423 r
  U15695/Y (OAI22X2MTR)                                  0.064      1.486 f
  U0_BANK_TOP/vACC_2_reg_4__2_/D (DFFRHQX4MTR)           0.000      1.486 f
  data arrival time                                                 1.486

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_4__2_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.102      1.498
  data required time                                                1.498
  --------------------------------------------------------------------------
  data required time                                                1.498
  data arrival time                                                -1.486
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U12245/Y (NAND3X12MTR)                                 0.098      0.249 f
  U8230/Y (INVX2MTR)                                     0.091      0.339 r
  U8779/Y (BUFX2MTR)                                     0.104      0.444 r
  U756/Y (NAND2X1MTR)                                    0.084      0.528 f
  U10424/Y (NAND3BX4MTR)                                 0.067      0.594 r
  U5025/Y (NAND2X6MTR)                                   0.046      0.641 f
  U15437/Y (NAND2X8MTR)                                  0.046      0.687 r
  U9565/Y (CLKNAND2X4MTR)                                0.039      0.726 f
  U9458/Y (INVX2MTR)                                     0.038      0.764 r
  U821/Y (INVX2MTR)                                      0.041      0.806 f
  U4835/Y (NAND3X4MTR)                                   0.045      0.851 r
  U4812/Y (NAND2X4MTR)                                   0.047      0.898 f
  U1571/Y (NAND2X4MTR)                                   0.044      0.942 r
  U9593/Y (NAND2X4MTR)                                   0.066      1.008 f
  U10525/Y (OAI2BB1X2MTR)                                0.104      1.112 f
  U5757/Y (XNOR2X1MTR)                                   0.074      1.185 f
  U5741/Y (NAND2BX4MTR)                                  0.106      1.292 f
  U1971/Y (NAND2X4MTR)                                   0.053      1.344 r
  U7488/Y (NAND2BX1MTR)                                  0.062      1.407 f
  U9000/Y (CLKNAND2X2MTR)                                0.042      1.449 r
  U0_BANK_TOP/vACC_3_reg_3__14_/D (DFFRHQX1MTR)          0.000      1.449 r
  data arrival time                                                 1.449

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_3__14_/CK (DFFRHQX1MTR)         0.000      1.600 r
  library setup time                                    -0.140      1.460
  data required time                                                1.460
  --------------------------------------------------------------------------
  data required time                                                1.460
  data arrival time                                                -1.449
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.112      0.112 f
  U1389/Y (BUFX8MTR)                                     0.069      0.181 f
  U11975/Y (AND2X2MTR)                                   0.098      0.279 f
  U13002/Y (AOI22X1MTR)                                  0.097      0.376 r
  U11467/Y (NOR3BX4MTR)                                  0.126      0.502 r
  U11466/Y (NAND3BX4MTR)                                 0.087      0.589 f
  U931/Y (NAND3X2MTR)                                    0.067      0.656 r
  U8430/Y (INVX2MTR)                                     0.045      0.702 f
  U11474/Y (OAI21X6MTR)                                  0.066      0.768 r
  U7326/Y (NAND3X2MTR)                                   0.080      0.848 f
  U5350/Y (NAND2X4MTR)                                   0.067      0.915 r
  U531/Y (NAND2X4MTR)                                    0.052      0.967 f
  U5816/Y (NAND2X6MTR)                                   0.059      1.026 r
  U4748/Y (INVX3MTR)                                     0.043      1.068 f
  U5310/Y (XNOR2X1MTR)                                   0.071      1.139 f
  U5756/Y (NAND2X2MTR)                                   0.056      1.195 r
  U149/Y (NAND3X4MTR)                                    0.069      1.264 f
  U4234/Y (MXI2X2MTR)                                    0.105      1.368 r
  U7008/Y (OAI22X1MTR)                                   0.088      1.456 f
  U0_BANK_TOP/vACC_1_reg_5__0_/D (DFFRHQX1MTR)           0.000      1.456 f
  data arrival time                                                 1.456

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_5__0_/CK (DFFRHQX1MTR)          0.000      1.600 r
  library setup time                                    -0.133      1.467
  data required time                                                1.467
  --------------------------------------------------------------------------
  data required time                                                1.467
  data arrival time                                                -1.456
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.133      0.133 r
  U8684/Y (INVX5MTR)                                     0.041      0.175 f
  U7425/Y (NAND2X1MTR)                                   0.038      0.213 r
  U1792/Y (INVX2MTR)                                     0.032      0.245 f
  U1794/Y (INVX2MTR)                                     0.054      0.298 r
  U13044/Y (OAI22X1MTR)                                  0.086      0.384 f
  U11951/Y (NOR2X1MTR)                                   0.072      0.457 r
  U11614/Y (CLKAND2X2MTR)                                0.103      0.559 r
  U1065/Y (NAND2X2MTR)                                   0.067      0.626 f
  U3048/Y (INVX2MTR)                                     0.046      0.672 r
  U2168/Y (NAND2X2MTR)                                   0.051      0.723 f
  U1662/Y (NAND2X2MTR)                                   0.043      0.767 r
  U11256/Y (NAND2X2MTR)                                  0.055      0.822 f
  U12006/Y (OAI2BB1X4MTR)                                0.101      0.922 f
  U10530/Y (NAND2BX2MTR)                                 0.106      1.028 f
  U444/Y (AOI21X4MTR)                                    0.092      1.120 r
  U283/Y (NAND2X6MTR)                                    0.063      1.183 f
  U14669/Y (NAND2X12MTR)                                 0.052      1.235 r
  U10535/Y (NAND2X4MTR)                                  0.045      1.281 f
  U6269/Y (AND2X1MTR)                                    0.105      1.386 f
  U15682/Y (CLKNAND2X2MTR)                               0.039      1.425 r
  U15741/Y (NAND3BX2MTR)                                 0.062      1.487 f
  U0_BANK_TOP/vACC_3_reg_4__17_/D (DFFRHQX4MTR)          0.000      1.487 f
  data arrival time                                                 1.487

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_4__17_/CK (DFFRHQX4MTR)         0.000      1.600 r
  library setup time                                    -0.102      1.498
  data required time                                                1.498
  --------------------------------------------------------------------------
  data required time                                                1.498
  data arrival time                                                -1.487
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.142      0.142 r
  U9359/Y (NAND2X6MTR)                                   0.064      0.206 f
  U11079/Y (INVX12MTR)                                   0.054      0.260 r
  U8612/Y (NAND2X8MTR)                                   0.048      0.308 f
  U1358/Y (INVX6MTR)                                     0.041      0.350 r
  U1325/Y (INVX4MTR)                                     0.040      0.389 f
  U6169/Y (NOR2X2MTR)                                    0.068      0.457 r
  U9252/Y (NAND2X2MTR)                                   0.056      0.513 f
  U15309/Y (OAI21X2MTR)                                  0.046      0.559 r
  U9256/Y (NOR2X2MTR)                                    0.047      0.606 f
  U10062/Y (OAI211X4MTR)                                 0.053      0.659 r
  U4445/Y (NOR2X3MTR)                                    0.057      0.716 f
  U4910/Y (NOR2X4MTR)                                    0.066      0.783 r
  U11692/Y (AND2X4MTR)                                   0.108      0.891 r
  U3743/Y (NAND2X4MTR)                                   0.049      0.940 f
  U340/Y (NAND2X4MTR)                                    0.051      0.991 r
  U11141/Y (OAI2BB1X2MTR)                                0.103      1.093 r
  U5285/Y (XNOR2X1MTR)                                   0.070      1.163 r
  U5739/Y (NAND2X2MTR)                                   0.059      1.222 f
  U5728/Y (OAI21X2MTR)                                   0.048      1.271 r
  U4704/Y (NOR2X3MTR)                                    0.041      1.312 f
  U9019/Y (BUFX3MTR)                                     0.085      1.396 f
  U9159/Y (OAI21X2MTR)                                   0.066      1.462 r
  U0_BANK_TOP/vACC_3_reg_1__13_/D (DFFRHQX2MTR)          0.000      1.462 r
  data arrival time                                                 1.462

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_1__13_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.126      1.474
  data required time                                                1.474
  --------------------------------------------------------------------------
  data required time                                                1.474
  data arrival time                                                -1.462
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U12245/Y (NAND3X12MTR)                                 0.098      0.249 f
  U12144/Y (INVX20MTR)                                   0.054      0.302 r
  U1723/Y (INVX12MTR)                                    0.031      0.333 f
  U598/Y (INVX8MTR)                                      0.036      0.369 r
  U1291/Y (BUFX8MTR)                                     0.072      0.442 r
  U1888/Y (CLKNAND2X2MTR)                                0.051      0.493 f
  U2643/Y (NAND4X4MTR)                                   0.046      0.538 r
  U918/Y (AND2X4MTR)                                     0.106      0.645 r
  U8724/Y (NOR2X1MTR)                                    0.066      0.710 f
  U3948/Y (NOR2X2MTR)                                    0.108      0.818 r
  U2904/Y (NAND2X2MTR)                                   0.094      0.912 f
  U493/Y (NOR2X2MTR)                                     0.082      0.994 r
  U6441/Y (CLKNAND2X2MTR)                                0.058      1.052 f
  U7162/Y (NAND2X4MTR)                                   0.052      1.104 r
  U2223/Y (NAND2X4MTR)                                   0.049      1.154 f
  U1608/Y (NAND3X6MTR)                                   0.062      1.216 r
  U6342/Y (INVX4MTR)                                     0.044      1.260 f
  U7370/Y (NOR2X6MTR)                                    0.067      1.327 r
  U11610/Y (NOR2X4MTR)                                   0.040      1.367 f
  U7347/Y (OAI31X1MTR)                                   0.089      1.456 r
  U0_BANK_TOP/vACC_1_reg_6__17_/D (DFFRHQX2MTR)          0.000      1.456 r
  data arrival time                                                 1.456

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_6__17_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.132      1.468
  data required time                                                1.468
  --------------------------------------------------------------------------
  data required time                                                1.468
  data arrival time                                                -1.456
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U12245/Y (NAND3X12MTR)                                 0.098      0.249 f
  U12144/Y (INVX20MTR)                                   0.054      0.302 r
  U1723/Y (INVX12MTR)                                    0.031      0.333 f
  U598/Y (INVX8MTR)                                      0.036      0.369 r
  U1291/Y (BUFX8MTR)                                     0.072      0.442 r
  U1888/Y (CLKNAND2X2MTR)                                0.051      0.493 f
  U2643/Y (NAND4X4MTR)                                   0.046      0.538 r
  U918/Y (AND2X4MTR)                                     0.106      0.645 r
  U8724/Y (NOR2X1MTR)                                    0.066      0.710 f
  U3948/Y (NOR2X2MTR)                                    0.108      0.818 r
  U2904/Y (NAND2X2MTR)                                   0.094      0.912 f
  U493/Y (NOR2X2MTR)                                     0.082      0.994 r
  U6441/Y (CLKNAND2X2MTR)                                0.058      1.052 f
  U7162/Y (NAND2X4MTR)                                   0.052      1.104 r
  U2223/Y (NAND2X4MTR)                                   0.049      1.154 f
  U1608/Y (NAND3X6MTR)                                   0.062      1.216 r
  U6342/Y (INVX4MTR)                                     0.044      1.260 f
  U7370/Y (NOR2X6MTR)                                    0.067      1.327 r
  U11610/Y (NOR2X4MTR)                                   0.040      1.367 f
  U14671/Y (OAI31X1MTR)                                  0.089      1.456 r
  U0_BANK_TOP/vACC_3_reg_6__17_/D (DFFRHQX2MTR)          0.000      1.456 r
  data arrival time                                                 1.456

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_6__17_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.132      1.468
  data required time                                                1.468
  --------------------------------------------------------------------------
  data required time                                                1.468
  data arrival time                                                -1.456
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U12245/Y (NAND3X12MTR)                                 0.098      0.249 f
  U12144/Y (INVX20MTR)                                   0.054      0.302 r
  U1723/Y (INVX12MTR)                                    0.031      0.333 f
  U598/Y (INVX8MTR)                                      0.036      0.369 r
  U1291/Y (BUFX8MTR)                                     0.072      0.442 r
  U1888/Y (CLKNAND2X2MTR)                                0.051      0.493 f
  U2643/Y (NAND4X4MTR)                                   0.046      0.538 r
  U918/Y (AND2X4MTR)                                     0.106      0.645 r
  U8724/Y (NOR2X1MTR)                                    0.066      0.710 f
  U3948/Y (NOR2X2MTR)                                    0.108      0.818 r
  U2904/Y (NAND2X2MTR)                                   0.094      0.912 f
  U493/Y (NOR2X2MTR)                                     0.082      0.994 r
  U6441/Y (CLKNAND2X2MTR)                                0.058      1.052 f
  U7162/Y (NAND2X4MTR)                                   0.052      1.104 r
  U2223/Y (NAND2X4MTR)                                   0.049      1.154 f
  U1608/Y (NAND3X6MTR)                                   0.062      1.216 r
  U6342/Y (INVX4MTR)                                     0.044      1.260 f
  U7370/Y (NOR2X6MTR)                                    0.067      1.327 r
  U11610/Y (NOR2X4MTR)                                   0.040      1.367 f
  U14667/Y (OAI31X1MTR)                                  0.089      1.456 r
  U0_BANK_TOP/vACC_2_reg_6__17_/D (DFFRHQX2MTR)          0.000      1.456 r
  data arrival time                                                 1.456

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_6__17_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.132      1.468
  data required time                                                1.468
  --------------------------------------------------------------------------
  data required time                                                1.468
  data arrival time                                                -1.456
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U1666/Y (INVX12MTR)                                    0.037      0.174 f
  U1661/Y (NAND3X12MTR)                                  0.045      0.220 r
  U1726/Y (INVX12MTR)                                    0.041      0.260 f
  U9753/Y (INVX6MTR)                                     0.037      0.298 r
  U9752/Y (INVX1MTR)                                     0.044      0.341 f
  U6875/Y (CLKNAND2X2MTR)                                0.037      0.378 r
  U14925/Y (NOR2BX4MTR)                                  0.079      0.457 r
  U560/Y (NAND3BX2MTR)                                   0.082      0.539 f
  U10685/Y (OAI2BB1X4MTR)                                0.110      0.649 f
  U971/Y (INVX3MTR)                                      0.046      0.695 r
  U7036/Y (NAND2X4MTR)                                   0.047      0.742 f
  U7026/Y (INVX4MTR)                                     0.034      0.775 r
  U3914/Y (OAI21X3MTR)                                   0.058      0.834 f
  U3868/Y (INVX2MTR)                                     0.047      0.881 r
  U4316/Y (NAND2X3MTR)                                   0.049      0.930 f
  U9375/Y (INVX3MTR)                                     0.049      0.980 r
  U11262/Y (NAND2X3MTR)                                  0.045      1.024 f
  U9413/Y (AOI21X2MTR)                                   0.079      1.103 r
  U3037/Y (XNOR2X1MTR)                                   0.085      1.188 r
  U5750/Y (NOR2X2MTR)                                    0.057      1.245 f
  U11483/Y (AOI2BB1X4MTR)                                0.073      1.318 r
  U11482/Y (NOR2BX4MTR)                                  0.111      1.429 r
  U7003/Y (OAI21BX2MTR)                                  0.062      1.491 f
  U0_BANK_TOP/vACC_2_reg_0__9_/D (DFFRHQX4MTR)           0.000      1.491 f
  data arrival time                                                 1.491

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_0__9_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.098      1.502
  data required time                                                1.502
  --------------------------------------------------------------------------
  data required time                                                1.502
  data arrival time                                                -1.491
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 r
  U1363/Y (INVX4MTR)                                     0.042      0.171 f
  U7801/Y (INVX3MTR)                                     0.039      0.210 r
  U1333/Y (NAND2BX4MTR)                                  0.079      0.289 r
  U11450/Y (NAND2BX1MTR)                                 0.069      0.358 r
  U16439/Y (CLKNAND2X2MTR)                               0.042      0.400 f
  U10433/Y (NOR2X2MTR)                                   0.065      0.465 r
  U16440/Y (NAND4X4MTR)                                  0.095      0.561 f
  U3049/Y (INVX1MTR)                                     0.056      0.617 r
  U7904/Y (CLKNAND2X2MTR)                                0.057      0.674 f
  U4965/Y (NOR2X4MTR)                                    0.080      0.754 r
  U642/Y (OAI21X6MTR)                                    0.064      0.818 f
  U11184/Y (AOI21X4MTR)                                  0.093      0.911 r
  U1462/Y (OAI21X8MTR)                                   0.078      0.988 f
  U9389/Y (BUFX8MTR)                                     0.088      1.076 f
  U11436/Y (AOI21X2MTR)                                  0.076      1.153 r
  U2242/Y (XNOR2X2MTR)                                   0.092      1.244 r
  U2815/Y (OAI22X4MTR)                                   0.090      1.334 f
  U4708/Y (OAI22X4MTR)                                   0.089      1.423 r
  U11137/Y (OAI22X2MTR)                                  0.064      1.486 f
  U0_BANK_TOP/vACC_0_reg_4__2_/D (DFFRHQX4MTR)           0.000      1.486 f
  data arrival time                                                 1.486

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_4__2_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.102      1.498
  data required time                                                1.498
  --------------------------------------------------------------------------
  data required time                                                1.498
  data arrival time                                                -1.486
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_exp_align_reg_6_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/Q (DFFRHQX1MTR)
                                                         0.145      0.145 f
  U16482/Y (INVX1MTR)                                    0.043      0.189 r
  U16483/Y (NOR2X2MTR)                                   0.044      0.232 f
  U7800/Y (INVX2MTR)                                     0.050      0.282 r
  U8861/Y (INVX4MTR)                                     0.043      0.325 f
  U10156/Y (CLKNAND2X2MTR)                               0.038      0.364 r
  U11384/Y (CLKNAND2X2MTR)                               0.041      0.404 f
  U5125/Y (NAND3BX2MTR)                                  0.114      0.518 f
  U8682/Y (OR3X4MTR)                                     0.116      0.633 f
  U6090/Y (NOR2X2MTR)                                    0.057      0.691 r
  U11364/Y (AND2X4MTR)                                   0.111      0.801 r
  U4926/Y (NOR2X4MTR)                                    0.035      0.837 f
  U10925/Y (AOI21X4MTR)                                  0.108      0.945 r
  U10471/Y (OAI2B1X8MTR)                                 0.082      1.027 f
  U9172/Y (AOI21X6MTR)                                   0.079      1.106 r
  U1601/Y (XNOR2X2MTR)                                   0.079      1.185 r
  U6352/Y (OAI2BB2X4MTR)                                 0.129      1.314 r
  U7073/Y (NOR2X4MTR)                                    0.049      1.363 f
  U9061/Y (OAI21BX2MTR)                                  0.077      1.440 r
  U0_BANK_TOP/vACC_2_reg_7__11_/D (DFFRHQX1MTR)          0.000      1.440 r
  data arrival time                                                 1.440

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_7__11_/CK (DFFRHQX1MTR)         0.000      1.600 r
  library setup time                                    -0.148      1.452
  data required time                                                1.452
  --------------------------------------------------------------------------
  data required time                                                1.452
  data arrival time                                                -1.440
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 r
  U1363/Y (INVX4MTR)                                     0.042      0.171 f
  U7801/Y (INVX3MTR)                                     0.039      0.210 r
  U1333/Y (NAND2BX4MTR)                                  0.079      0.289 r
  U11450/Y (NAND2BX1MTR)                                 0.069      0.358 r
  U16439/Y (CLKNAND2X2MTR)                               0.042      0.400 f
  U10433/Y (NOR2X2MTR)                                   0.065      0.465 r
  U16440/Y (NAND4X4MTR)                                  0.095      0.561 f
  U3049/Y (INVX1MTR)                                     0.056      0.617 r
  U7904/Y (CLKNAND2X2MTR)                                0.057      0.674 f
  U4965/Y (NOR2X4MTR)                                    0.080      0.754 r
  U642/Y (OAI21X6MTR)                                    0.064      0.818 f
  U11184/Y (AOI21X4MTR)                                  0.093      0.911 r
  U1462/Y (OAI21X8MTR)                                   0.078      0.988 f
  U9389/Y (BUFX8MTR)                                     0.088      1.076 f
  U11436/Y (AOI21X2MTR)                                  0.076      1.153 r
  U2242/Y (XNOR2X2MTR)                                   0.092      1.244 r
  U2815/Y (OAI22X4MTR)                                   0.090      1.334 f
  U4708/Y (OAI22X4MTR)                                   0.089      1.423 r
  U4230/Y (OAI22X2MTR)                                   0.064      1.486 f
  U0_BANK_TOP/vACC_1_reg_4__2_/D (DFFRHQX4MTR)           0.000      1.486 f
  data arrival time                                                 1.486

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_4__2_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.102      1.498
  data required time                                                1.498
  --------------------------------------------------------------------------
  data required time                                                1.498
  data arrival time                                                -1.486
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U1666/Y (INVX12MTR)                                    0.037      0.174 f
  U1661/Y (NAND3X12MTR)                                  0.045      0.220 r
  U1726/Y (INVX12MTR)                                    0.041      0.260 f
  U9753/Y (INVX6MTR)                                     0.037      0.298 r
  U9752/Y (INVX1MTR)                                     0.044      0.341 f
  U6875/Y (CLKNAND2X2MTR)                                0.037      0.378 r
  U14925/Y (NOR2BX4MTR)                                  0.079      0.457 r
  U560/Y (NAND3BX2MTR)                                   0.082      0.539 f
  U10685/Y (OAI2BB1X4MTR)                                0.110      0.649 f
  U971/Y (INVX3MTR)                                      0.046      0.695 r
  U7036/Y (NAND2X4MTR)                                   0.047      0.742 f
  U7026/Y (INVX4MTR)                                     0.034      0.775 r
  U3914/Y (OAI21X3MTR)                                   0.058      0.834 f
  U3868/Y (INVX2MTR)                                     0.047      0.881 r
  U4316/Y (NAND2X3MTR)                                   0.049      0.930 f
  U9375/Y (INVX3MTR)                                     0.049      0.980 r
  U11262/Y (NAND2X3MTR)                                  0.045      1.024 f
  U9413/Y (AOI21X2MTR)                                   0.079      1.103 r
  U3037/Y (XNOR2X1MTR)                                   0.085      1.188 r
  U5750/Y (NOR2X2MTR)                                    0.057      1.245 f
  U11483/Y (AOI2BB1X4MTR)                                0.073      1.318 r
  U11482/Y (NOR2BX4MTR)                                  0.111      1.429 r
  U10500/Y (OAI21BX2MTR)                                 0.062      1.491 f
  U0_BANK_TOP/vACC_3_reg_0__9_/D (DFFRHQX4MTR)           0.000      1.491 f
  data arrival time                                                 1.491

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_0__9_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.098      1.502
  data required time                                                1.502
  --------------------------------------------------------------------------
  data required time                                                1.502
  data arrival time                                                -1.491
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/detect_pos_edge_reg_3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U1666/Y (INVX12MTR)                                    0.037      0.174 f
  U1661/Y (NAND3X12MTR)                                  0.045      0.220 r
  U11998/Y (INVX10MTR)                                   0.038      0.258 f
  U1620/Y (INVX12MTR)                                    0.036      0.294 r
  U1352/Y (INVX6MTR)                                     0.032      0.326 f
  U10863/Y (AOI22X1MTR)                                  0.080      0.405 r
  U1185/Y (NAND3X2MTR)                                   0.082      0.487 f
  U5586/Y (CLKNAND2X2MTR)                                0.051      0.539 r
  U5546/Y (NAND2X2MTR)                                   0.072      0.611 f
  U6043/Y (INVX2MTR)                                     0.057      0.667 r
  U6007/Y (NAND2X4MTR)                                   0.050      0.717 f
  U5442/Y (CLKNAND2X2MTR)                                0.042      0.759 r
  U778/Y (NAND2X2MTR)                                    0.047      0.807 f
  U5374/Y (NAND2X2MTR)                                   0.049      0.856 r
  U14104/Y (NAND2X4MTR)                                  0.049      0.905 f
  U13732/Y (NAND2X4MTR)                                  0.046      0.951 r
  U9168/Y (NAND2X2MTR)                                   0.063      1.014 f
  U7151/Y (NAND2X2MTR)                                   0.056      1.070 r
  U6374/Y (NAND3X4MTR)                                   0.086      1.156 f
  U10572/Y (NAND3X12MTR)                                 0.066      1.222 r
  U7079/Y (NAND2X2MTR)                                   0.054      1.276 f
  U7062/Y (CLKNAND2X4MTR)                                0.048      1.323 r
  U7022/Y (CLKAND2X2MTR)                                 0.098      1.422 r
  U0_BANK_TOP/detect_pos_edge_reg_3_/D (DFFRQX4MTR)      0.000      1.422 r
  data arrival time                                                 1.422

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/detect_pos_edge_reg_3_/CK (DFFRQX4MTR)     0.000      1.600 r
  library setup time                                    -0.166      1.434
  data required time                                                1.434
  --------------------------------------------------------------------------
  data required time                                                1.434
  data arrival time                                                -1.422
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U12245/Y (NAND3X12MTR)                                 0.098      0.249 f
  U12144/Y (INVX20MTR)                                   0.054      0.302 r
  U1723/Y (INVX12MTR)                                    0.031      0.333 f
  U598/Y (INVX8MTR)                                      0.036      0.369 r
  U1239/Y (INVX4MTR)                                     0.039      0.409 f
  U1942/Y (AOI2BB2X2MTR)                                 0.111      0.519 f
  U773/Y (OAI2B11X2MTR)                                  0.043      0.563 r
  U8677/Y (NAND2BX2MTR)                                  0.087      0.649 f
  U2132/Y (XNOR2X1MTR)                                   0.118      0.767 f
  U6316/Y (AND2X2MTR)                                    0.146      0.913 f
  U455/Y (INVX2MTR)                                      0.076      0.989 r
  U3912/Y (INVX2MTR)                                     0.064      1.053 f
  U10830/Y (AOI21X2MTR)                                  0.072      1.125 r
  U323/Y (OAI2B11X2MTR)                                  0.095      1.220 f
  U267/Y (OAI2B1X4MTR)                                   0.056      1.277 r
  U1474/Y (NOR2X6MTR)                                    0.047      1.323 f
  U7039/Y (NAND2X4MTR)                                   0.042      1.365 r
  U7886/Y (NAND2X4MTR)                                   0.041      1.406 f
  U9020/Y (OAI22X2MTR)                                   0.054      1.460 r
  U0_BANK_TOP/vACC_2_reg_2__5_/D (DFFRHQX4MTR)           0.000      1.460 r
  data arrival time                                                 1.460

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_2__5_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.128      1.472
  data required time                                                1.472
  --------------------------------------------------------------------------
  data required time                                                1.472
  data arrival time                                                -1.460
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U12245/Y (NAND3X12MTR)                                 0.098      0.249 f
  U8230/Y (INVX2MTR)                                     0.091      0.339 r
  U8779/Y (BUFX2MTR)                                     0.104      0.444 r
  U756/Y (NAND2X1MTR)                                    0.084      0.528 f
  U10424/Y (NAND3BX4MTR)                                 0.067      0.594 r
  U5025/Y (NAND2X6MTR)                                   0.046      0.641 f
  U15437/Y (NAND2X8MTR)                                  0.046      0.687 r
  U9565/Y (CLKNAND2X4MTR)                                0.039      0.726 f
  U9458/Y (INVX2MTR)                                     0.038      0.764 r
  U821/Y (INVX2MTR)                                      0.041      0.806 f
  U4835/Y (NAND3X4MTR)                                   0.045      0.851 r
  U4812/Y (NAND2X4MTR)                                   0.047      0.898 f
  U1571/Y (NAND2X4MTR)                                   0.044      0.942 r
  U9593/Y (NAND2X4MTR)                                   0.066      1.008 f
  U10525/Y (OAI2BB1X2MTR)                                0.104      1.112 f
  U5757/Y (XNOR2X1MTR)                                   0.074      1.185 f
  U5741/Y (NAND2BX4MTR)                                  0.106      1.292 f
  U1971/Y (NAND2X4MTR)                                   0.053      1.344 r
  U7479/Y (NAND2X1MTR)                                   0.059      1.404 f
  U9015/Y (NAND2BX2MTR)                                  0.044      1.448 r
  U0_BANK_TOP/vACC_0_reg_3__14_/D (DFFRHQX1MTR)          0.000      1.448 r
  data arrival time                                                 1.448

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_3__14_/CK (DFFRHQX1MTR)         0.000      1.600 r
  library setup time                                    -0.140      1.460
  data required time                                                1.460
  --------------------------------------------------------------------------
  data required time                                                1.460
  data arrival time                                                -1.448
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U1666/Y (INVX12MTR)                                    0.037      0.174 f
  U1661/Y (NAND3X12MTR)                                  0.045      0.220 r
  U1726/Y (INVX12MTR)                                    0.041      0.260 f
  U9753/Y (INVX6MTR)                                     0.037      0.298 r
  U9752/Y (INVX1MTR)                                     0.044      0.341 f
  U6875/Y (CLKNAND2X2MTR)                                0.037      0.378 r
  U14925/Y (NOR2BX4MTR)                                  0.079      0.457 r
  U560/Y (NAND3BX2MTR)                                   0.082      0.539 f
  U10685/Y (OAI2BB1X4MTR)                                0.110      0.649 f
  U971/Y (INVX3MTR)                                      0.046      0.695 r
  U7036/Y (NAND2X4MTR)                                   0.047      0.742 f
  U7026/Y (INVX4MTR)                                     0.034      0.775 r
  U3914/Y (OAI21X3MTR)                                   0.058      0.834 f
  U3868/Y (INVX2MTR)                                     0.047      0.881 r
  U4316/Y (NAND2X3MTR)                                   0.049      0.930 f
  U9375/Y (INVX3MTR)                                     0.049      0.980 r
  U11262/Y (NAND2X3MTR)                                  0.045      1.024 f
  U9413/Y (AOI21X2MTR)                                   0.079      1.103 r
  U3037/Y (XNOR2X1MTR)                                   0.085      1.188 r
  U5750/Y (NOR2X2MTR)                                    0.057      1.245 f
  U11483/Y (AOI2BB1X4MTR)                                0.073      1.318 r
  U11482/Y (NOR2BX4MTR)                                  0.111      1.429 r
  U11219/Y (OAI21BX2MTR)                                 0.062      1.491 f
  U0_BANK_TOP/vACC_0_reg_0__9_/D (DFFRHQX4MTR)           0.000      1.491 f
  data arrival time                                                 1.491

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_0__9_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.097      1.503
  data required time                                                1.503
  --------------------------------------------------------------------------
  data required time                                                1.503
  data arrival time                                                -1.491
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_71_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U10104/Y (NAND2X4MTR)                                  0.043      0.337 f
  U1154/Y (INVX4MTR)                                     0.048      0.385 r
  U17501/Y (INVX4MTR)                                    0.048      0.433 f
  U10986/Y (AOI22X2MTR)                                  0.080      0.513 r
  U15747/Y (OAI211X4MTR)                                 0.094      0.607 f
  U9812/Y (NOR2X4MTR)                                    0.093      0.699 r
  U1633/Y (NAND2X4MTR)                                   0.058      0.757 f
  U10290/Y (NOR2X4MTR)                                   0.064      0.821 r
  U2314/Y (NAND3X4MTR)                                   0.073      0.894 f
  U12039/Y (INVX4MTR)                                    0.045      0.939 r
  U11237/Y (NAND2X4MTR)                                  0.042      0.981 f
  U474/Y (INVX4MTR)                                      0.040      1.021 r
  U2232/Y (NAND3X8MTR)                                   0.062      1.083 f
  U12158/Y (NOR2X2MTR)                                   0.100      1.183 r
  U13818/Y (INVX2MTR)                                    0.047      1.230 f
  U14174/Y (NOR2X1MTR)                                   0.070      1.300 r
  U2779/Y (NOR4BX2MTR)                                   0.066      1.366 f
  U14467/Y (NOR2X1MTR)                                   0.055      1.421 r
  PIM_result_reg_71_/D (DFFRQX2MTR)                      0.000      1.421 r
  data arrival time                                                 1.421

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_71_/CK (DFFRQX2MTR)                     0.000      1.600 r
  library setup time                                    -0.167      1.433
  data required time                                                1.433
  --------------------------------------------------------------------------
  data required time                                                1.433
  data arrival time                                                -1.421
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_327_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U10104/Y (NAND2X4MTR)                                  0.043      0.337 f
  U1154/Y (INVX4MTR)                                     0.048      0.385 r
  U17501/Y (INVX4MTR)                                    0.048      0.433 f
  U10986/Y (AOI22X2MTR)                                  0.080      0.513 r
  U15747/Y (OAI211X4MTR)                                 0.094      0.607 f
  U9812/Y (NOR2X4MTR)                                    0.093      0.699 r
  U1633/Y (NAND2X4MTR)                                   0.058      0.757 f
  U10290/Y (NOR2X4MTR)                                   0.064      0.821 r
  U2314/Y (NAND3X4MTR)                                   0.073      0.894 f
  U12039/Y (INVX4MTR)                                    0.045      0.939 r
  U11237/Y (NAND2X4MTR)                                  0.042      0.981 f
  U474/Y (INVX4MTR)                                      0.040      1.021 r
  U2232/Y (NAND3X8MTR)                                   0.062      1.083 f
  U12158/Y (NOR2X2MTR)                                   0.100      1.183 r
  U13818/Y (INVX2MTR)                                    0.047      1.230 f
  U14174/Y (NOR2X1MTR)                                   0.070      1.300 r
  U2779/Y (NOR4BX2MTR)                                   0.066      1.366 f
  U14465/Y (NOR2X1MTR)                                   0.055      1.421 r
  PIM_result_reg_327_/D (DFFRQX2MTR)                     0.000      1.421 r
  data arrival time                                                 1.421

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_327_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.167      1.433
  data required time                                                1.433
  --------------------------------------------------------------------------
  data required time                                                1.433
  data arrival time                                                -1.421
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_455_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U10104/Y (NAND2X4MTR)                                  0.043      0.337 f
  U1154/Y (INVX4MTR)                                     0.048      0.385 r
  U17501/Y (INVX4MTR)                                    0.048      0.433 f
  U10986/Y (AOI22X2MTR)                                  0.080      0.513 r
  U15747/Y (OAI211X4MTR)                                 0.094      0.607 f
  U9812/Y (NOR2X4MTR)                                    0.093      0.699 r
  U1633/Y (NAND2X4MTR)                                   0.058      0.757 f
  U10290/Y (NOR2X4MTR)                                   0.064      0.821 r
  U2314/Y (NAND3X4MTR)                                   0.073      0.894 f
  U12039/Y (INVX4MTR)                                    0.045      0.939 r
  U11237/Y (NAND2X4MTR)                                  0.042      0.981 f
  U474/Y (INVX4MTR)                                      0.040      1.021 r
  U2232/Y (NAND3X8MTR)                                   0.062      1.083 f
  U12158/Y (NOR2X2MTR)                                   0.100      1.183 r
  U13818/Y (INVX2MTR)                                    0.047      1.230 f
  U14174/Y (NOR2X1MTR)                                   0.070      1.300 r
  U2779/Y (NOR4BX2MTR)                                   0.066      1.366 f
  U14464/Y (NOR2X1MTR)                                   0.055      1.421 r
  PIM_result_reg_455_/D (DFFRQX2MTR)                     0.000      1.421 r
  data arrival time                                                 1.421

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_455_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.167      1.433
  data required time                                                1.433
  --------------------------------------------------------------------------
  data required time                                                1.433
  data arrival time                                                -1.421
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U12245/Y (NAND3X12MTR)                                 0.098      0.249 f
  U12144/Y (INVX20MTR)                                   0.054      0.302 r
  U1723/Y (INVX12MTR)                                    0.031      0.333 f
  U598/Y (INVX8MTR)                                      0.036      0.369 r
  U1239/Y (INVX4MTR)                                     0.039      0.409 f
  U1942/Y (AOI2BB2X2MTR)                                 0.111      0.519 f
  U773/Y (OAI2B11X2MTR)                                  0.043      0.563 r
  U8677/Y (NAND2BX2MTR)                                  0.087      0.649 f
  U2132/Y (XNOR2X1MTR)                                   0.118      0.767 f
  U6316/Y (AND2X2MTR)                                    0.146      0.913 f
  U455/Y (INVX2MTR)                                      0.076      0.989 r
  U3912/Y (INVX2MTR)                                     0.064      1.053 f
  U10830/Y (AOI21X2MTR)                                  0.072      1.125 r
  U323/Y (OAI2B11X2MTR)                                  0.095      1.220 f
  U267/Y (OAI2B1X4MTR)                                   0.056      1.277 r
  U1474/Y (NOR2X6MTR)                                    0.047      1.323 f
  U7039/Y (NAND2X4MTR)                                   0.042      1.365 r
  U7886/Y (NAND2X4MTR)                                   0.041      1.406 f
  U9016/Y (OAI22X2MTR)                                   0.054      1.460 r
  U0_BANK_TOP/vACC_3_reg_2__5_/D (DFFRHQX4MTR)           0.000      1.460 r
  data arrival time                                                 1.460

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_2__5_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.128      1.472
  data required time                                                1.472
  --------------------------------------------------------------------------
  data required time                                                1.472
  data arrival time                                                -1.460
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.133      0.133 r
  U8684/Y (INVX5MTR)                                     0.041      0.175 f
  U7425/Y (NAND2X1MTR)                                   0.038      0.213 r
  U1792/Y (INVX2MTR)                                     0.032      0.245 f
  U1794/Y (INVX2MTR)                                     0.054      0.298 r
  U13044/Y (OAI22X1MTR)                                  0.086      0.384 f
  U11951/Y (NOR2X1MTR)                                   0.072      0.457 r
  U11614/Y (CLKAND2X2MTR)                                0.103      0.559 r
  U1065/Y (NAND2X2MTR)                                   0.067      0.626 f
  U3048/Y (INVX2MTR)                                     0.046      0.672 r
  U2168/Y (NAND2X2MTR)                                   0.051      0.723 f
  U1662/Y (NAND2X2MTR)                                   0.043      0.767 r
  U11256/Y (NAND2X2MTR)                                  0.055      0.822 f
  U12006/Y (OAI2BB1X4MTR)                                0.101      0.922 f
  U10530/Y (NAND2BX2MTR)                                 0.106      1.028 f
  U444/Y (AOI21X4MTR)                                    0.092      1.120 r
  U283/Y (NAND2X6MTR)                                    0.063      1.183 f
  U14669/Y (NAND2X12MTR)                                 0.052      1.235 r
  U173/Y (NAND2X6MTR)                                    0.044      1.279 f
  U11486/Y (INVX2MTR)                                    0.053      1.333 r
  U15685/Y (NAND3BX4MTR)                                 0.074      1.406 r
  U3201/Y (NAND3BX2MTR)                                  0.064      1.470 f
  U0_BANK_TOP/vACC_0_reg_4__16_/D (DFFRHQX2MTR)          0.000      1.470 f
  data arrival time                                                 1.470

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_4__16_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.118      1.482
  data required time                                                1.482
  --------------------------------------------------------------------------
  data required time                                                1.482
  data arrival time                                                -1.470
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 r
  U1363/Y (INVX4MTR)                                     0.042      0.171 f
  U7801/Y (INVX3MTR)                                     0.039      0.210 r
  U1333/Y (NAND2BX4MTR)                                  0.079      0.289 r
  U11450/Y (NAND2BX1MTR)                                 0.069      0.358 r
  U16439/Y (CLKNAND2X2MTR)                               0.042      0.400 f
  U10433/Y (NOR2X2MTR)                                   0.065      0.465 r
  U16440/Y (NAND4X4MTR)                                  0.095      0.561 f
  U3049/Y (INVX1MTR)                                     0.056      0.617 r
  U7904/Y (CLKNAND2X2MTR)                                0.057      0.674 f
  U4965/Y (NOR2X4MTR)                                    0.080      0.754 r
  U642/Y (OAI21X6MTR)                                    0.064      0.818 f
  U11184/Y (AOI21X4MTR)                                  0.093      0.911 r
  U1462/Y (OAI21X8MTR)                                   0.078      0.988 f
  U9389/Y (BUFX8MTR)                                     0.088      1.076 f
  U11436/Y (AOI21X2MTR)                                  0.076      1.153 r
  U2242/Y (XNOR2X2MTR)                                   0.092      1.244 r
  U2815/Y (OAI22X4MTR)                                   0.090      1.334 f
  U4708/Y (OAI22X4MTR)                                   0.089      1.423 r
  U14410/Y (OAI22X2MTR)                                  0.064      1.486 f
  U0_BANK_TOP/vACC_3_reg_4__2_/D (DFFRHQX4MTR)           0.000      1.486 f
  data arrival time                                                 1.486

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_4__2_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.102      1.498
  data required time                                                1.498
  --------------------------------------------------------------------------
  data required time                                                1.498
  data arrival time                                                -1.486
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1661/Y (NAND3X12MTR)                                  0.096      0.247 f
  U11998/Y (INVX10MTR)                                   0.056      0.303 r
  U1620/Y (INVX12MTR)                                    0.033      0.336 f
  U1264/Y (INVX5MTR)                                     0.032      0.368 r
  U1228/Y (INVX4MTR)                                     0.034      0.402 f
  U5198/Y (OR2X2MTR)                                     0.091      0.494 f
  U1134/Y (NAND3X2MTR)                                   0.048      0.542 r
  U1088/Y (NAND2X2MTR)                                   0.045      0.587 f
  U5531/Y (NAND2X2MTR)                                   0.060      0.647 r
  U4964/Y (INVX2MTR)                                     0.035      0.682 f
  U5443/Y (NAND2X2MTR)                                   0.044      0.726 r
  U5430/Y (INVX2MTR)                                     0.037      0.763 f
  U7290/Y (AOI21X2MTR)                                   0.084      0.847 r
  U10926/Y (OAI2BB1X4MTR)                                0.072      0.918 f
  U1419/Y (NAND2X2MTR)                                   0.051      0.969 r
  U5817/Y (NAND2X4MTR)                                   0.052      1.021 f
  U5777/Y (CLKNAND2X2MTR)                                0.040      1.062 r
  U1524/Y (NAND2X2MTR)                                   0.046      1.107 f
  U6343/Y (XNOR2X2MTR)                                   0.069      1.177 f
  U6336/Y (NOR2X2MTR)                                    0.079      1.255 r
  U6311/Y (NOR2X4MTR)                                    0.046      1.301 f
  U9047/Y (BUFX2MTR)                                     0.094      1.395 f
  U3689/Y (OAI21BX2MTR)                                  0.067      1.463 r
  U0_BANK_TOP/vACC_0_reg_5__9_/D (DFFRHQX2MTR)           0.000      1.463 r
  data arrival time                                                 1.463

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_5__9_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.125      1.475
  data required time                                                1.475
  --------------------------------------------------------------------------
  data required time                                                1.475
  data arrival time                                                -1.463
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.125      0.125 r
  U968/Y (INVX6MTR)                                      0.034      0.159 f
  U10325/Y (INVX4MTR)                                    0.048      0.207 r
  U10800/Y (NOR2BX4MTR)                                  0.045      0.252 f
  U4647/Y (INVX2MTR)                                     0.033      0.284 r
  U6925/Y (AOI2BB2X1MTR)                                 0.092      0.376 r
  U7658/Y (NAND3BX2MTR)                                  0.076      0.452 f
  U6132/Y (AOI21X2MTR)                                   0.085      0.537 r
  U6799/Y (NAND3X4MTR)                                   0.077      0.615 f
  U6064/Y (INVX4MTR)                                     0.054      0.668 r
  U771/Y (NOR2X4MTR)                                     0.045      0.714 f
  U2406/Y (NOR2X2MTR)                                    0.107      0.821 r
  U10557/Y (AOI21X6MTR)                                  0.073      0.893 f
  U10798/Y (OAI21X6MTR)                                  0.088      0.981 r
  U1577/Y (BUFX10MTR)                                    0.086      1.067 r
  U330/Y (AOI2B1X2MTR)                                   0.051      1.118 f
  U3257/Y (XNOR2X1MTR)                                   0.090      1.208 f
  U3723/Y (AOI2B1X4MTR)                                  0.093      1.301 r
  U4243/Y (NAND2X2MTR)                                   0.060      1.361 f
  U3208/Y (INVX2MTR)                                     0.055      1.416 r
  U6690/Y (OAI21BX1MTR)                                  0.067      1.483 f
  U0_BANK_TOP/vACC_2_reg_2__9_/D (DFFRHQX4MTR)           0.000      1.483 f
  data arrival time                                                 1.483

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_2__9_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.105      1.495
  data required time                                                1.495
  --------------------------------------------------------------------------
  data required time                                                1.495
  data arrival time                                                -1.483
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_316_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U1237/Y (CLKNAND2X12MTR)                               0.034      0.297 r
  U8896/Y (NAND2X8MTR)                                   0.038      0.335 f
  U1095/Y (BUFX6MTR)                                     0.080      0.415 f
  U1053/Y (BUFX4MTR)                                     0.089      0.504 f
  U10474/Y (AOI22X2MTR)                                  0.104      0.608 r
  U17457/Y (OAI211X4MTR)                                 0.110      0.719 f
  U376/Y (NOR2BX2MTR)                                    0.110      0.829 r
  U11298/Y (NAND3BX4MTR)                                 0.095      0.923 f
  U16259/Y (NOR2X8MTR)                                   0.078      1.002 r
  U8146/Y (CLKNAND2X4MTR)                                0.057      1.058 f
  U9231/Y (NOR2X4MTR)                                    0.074      1.132 r
  U18024/Y (AOI31X4MTR)                                  0.103      1.235 f
  U18025/Y (NOR2X2MTR)                                   0.096      1.331 r
  U18027/Y (AOI211X4MTR)                                 0.049      1.379 f
  U18028/Y (NOR2X2MTR)                                   0.063      1.443 r
  PIM_result_reg_316_/D (DFFRHQX1MTR)                    0.000      1.443 r
  data arrival time                                                 1.443

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_316_/CK (DFFRHQX1MTR)                   0.000      1.600 r
  library setup time                                    -0.145      1.455
  data required time                                                1.455
  --------------------------------------------------------------------------
  data required time                                                1.455
  data arrival time                                                -1.443
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1661/Y (NAND3X12MTR)                                  0.096      0.247 f
  U1726/Y (INVX12MTR)                                    0.059      0.306 r
  U9753/Y (INVX6MTR)                                     0.035      0.341 f
  U9744/Y (INVX2MTR)                                     0.076      0.417 r
  U7657/Y (CLKNAND2X2MTR)                                0.057      0.475 f
  U6779/Y (NAND3X2MTR)                                   0.060      0.534 r
  U714/Y (AND2X4MTR)                                     0.112      0.647 r
  U2996/Y (NOR2X2MTR)                                    0.059      0.706 f
  U4452/Y (NOR2X2MTR)                                    0.085      0.791 r
  U3364/Y (INVX2MTR)                                     0.049      0.840 f
  U10827/Y (NAND2BX2MTR)                                 0.101      0.940 f
  U3774/Y (NOR2X1MTR)                                    0.063      1.003 r
  U1382/Y (OAI2BB1X2MTR)                                 0.126      1.129 r
  U15349/Y (NAND3X8MTR)                                  0.093      1.222 f
  U1975/Y (NOR2BX2MTR)                                   0.106      1.327 f
  U17725/Y (NOR2X3MTR)                                   0.074      1.401 r
  U17738/Y (OAI22X1MTR)                                  0.077      1.478 f
  U0_BANK_TOP/vACC_2_reg_2__20_/D (DFFRHQX4MTR)          0.000      1.478 f
  data arrival time                                                 1.478

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_2__20_/CK (DFFRHQX4MTR)         0.000      1.600 r
  library setup time                                    -0.110      1.490
  data required time                                                1.490
  --------------------------------------------------------------------------
  data required time                                                1.490
  data arrival time                                                -1.478
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_3_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_3_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_3_/Q (DFFRHQX1MTR)
                                                         0.164      0.164 f
  U6947/Y (AND2X4MTR)                                    0.107      0.271 f
  U6259/Y (INVX3MTR)                                     0.050      0.321 r
  U13186/Y (OAI22X1MTR)                                  0.065      0.387 f
  U11233/Y (OR2X2MTR)                                    0.108      0.495 f
  U3093/Y (NOR2X2MTR)                                    0.077      0.571 r
  U14696/Y (OAI2BB1X4MTR)                                0.063      0.635 f
  U3995/Y (INVX3MTR)                                     0.047      0.682 r
  U6679/Y (NAND2X2MTR)                                   0.063      0.746 f
  U5968/Y (AOI21X4MTR)                                   0.098      0.844 r
  U1480/Y (OAI21X4MTR)                                   0.068      0.912 f
  U5865/Y (NAND2X4MTR)                                   0.044      0.956 r
  U8582/Y (NAND2X2MTR)                                   0.066      1.022 f
  U1541/Y (CLKNAND2X2MTR)                                0.056      1.078 r
  U6421/Y (AOI21X2MTR)                                   0.051      1.129 f
  U3253/Y (AOI21X2MTR)                                   0.082      1.211 r
  U7956/Y (OAI2B1X4MTR)                                  0.062      1.273 f
  U1552/Y (NOR2X4MTR)                                    0.074      1.348 r
  U19064/Y (OAI222X2MTR)                                 0.116      1.464 f
  U0_BANK_TOP/vACC_3_reg_6__12_/D (DFFRHQX4MTR)          0.000      1.464 f
  data arrival time                                                 1.464

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_6__12_/CK (DFFRHQX4MTR)         0.000      1.600 r
  library setup time                                    -0.124      1.476
  data required time                                                1.476
  --------------------------------------------------------------------------
  data required time                                                1.476
  data arrival time                                                -1.464
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 r
  U1363/Y (INVX4MTR)                                     0.042      0.171 f
  U7801/Y (INVX3MTR)                                     0.039      0.210 r
  U1333/Y (NAND2BX4MTR)                                  0.079      0.289 r
  U11450/Y (NAND2BX1MTR)                                 0.069      0.358 r
  U16439/Y (CLKNAND2X2MTR)                               0.042      0.400 f
  U10433/Y (NOR2X2MTR)                                   0.065      0.465 r
  U16440/Y (NAND4X4MTR)                                  0.095      0.561 f
  U3049/Y (INVX1MTR)                                     0.056      0.617 r
  U7904/Y (CLKNAND2X2MTR)                                0.057      0.674 f
  U4965/Y (NOR2X4MTR)                                    0.080      0.754 r
  U642/Y (OAI21X6MTR)                                    0.064      0.818 f
  U11184/Y (AOI21X4MTR)                                  0.093      0.911 r
  U1462/Y (OAI21X8MTR)                                   0.078      0.988 f
  U3791/Y (AOI2B1X2MTR)                                  0.091      1.079 r
  U9232/Y (XNOR2X1MTR)                                   0.081      1.160 r
  U5296/Y (OAI2BB1X2MTR)                                 0.122      1.283 r
  U5755/Y (NOR2X4MTR)                                    0.034      1.316 f
  U4717/Y (INVX2MTR)                                     0.034      1.351 r
  U85/Y (INVX2MTR)                                       0.037      1.388 f
  U7893/Y (OAI21BX2MTR)                                  0.074      1.462 r
  U0_BANK_TOP/vACC_2_reg_4__11_/D (DFFRHQX2MTR)          0.000      1.462 r
  data arrival time                                                 1.462

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_4__11_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.126      1.474
  data required time                                                1.474
  --------------------------------------------------------------------------
  data required time                                                1.474
  data arrival time                                                -1.462
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1661/Y (NAND3X12MTR)                                  0.096      0.247 f
  U8911/Y (BUFX10MTR)                                    0.094      0.341 f
  U637/Y (BUFX6MTR)                                      0.071      0.412 f
  U563/Y (CLKOR2X4MTR)                                   0.078      0.489 f
  U1199/Y (OAI2B1X4MTR)                                  0.101      0.590 f
  U924/Y (OAI21X6MTR)                                    0.051      0.641 r
  U1592/Y (NAND2X2MTR)                                   0.069      0.710 f
  U716/Y (OAI21X2MTR)                                    0.103      0.813 r
  U7296/Y (NAND2X4MTR)                                   0.060      0.872 f
  U12465/Y (NAND2X6MTR)                                  0.051      0.924 r
  U3789/Y (NAND2X3MTR)                                   0.050      0.974 f
  U3766/Y (NAND2X6MTR)                                   0.055      1.028 r
  U11112/Y (OAI2BB1X2MTR)                                0.103      1.131 r
  U10809/Y (XNOR2X1MTR)                                  0.071      1.202 r
  U1595/Y (AOI22X2MTR)                                   0.078      1.280 f
  U9096/Y (NOR2BX4MTR)                                   0.100      1.380 f
  U6317/Y (OAI22X2MTR)                                   0.055      1.436 r
  U0_BANK_TOP/vACC_0_reg_2__15_/D (DFFRHQX1MTR)          0.000      1.436 r
  data arrival time                                                 1.436

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_2__15_/CK (DFFRHQX1MTR)         0.000      1.600 r
  library setup time                                    -0.152      1.448
  data required time                                                1.448
  --------------------------------------------------------------------------
  data required time                                                1.448
  data arrival time                                                -1.436
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_6_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/Q (DFFRHQX4MTR)
                                                         0.126      0.126 r
  U16355/Y (INVX1MTR)                                    0.033      0.159 f
  U13074/Y (OR2X1MTR)                                    0.121      0.281 f
  U1879/Y (INVX2MTR)                                     0.084      0.365 r
  U9713/Y (AOI22X1MTR)                                   0.071      0.436 f
  U1004/Y (AND4X2MTR)                                    0.170      0.606 f
  U4485/Y (NOR2X3MTR)                                    0.082      0.687 r
  U1605/Y (AOI21BX8MTR)                                  0.157      0.844 f
  U561/Y (OAI21X4MTR)                                    0.092      0.936 r
  U8131/Y (NAND2X2MTR)                                   0.066      1.002 f
  U471/Y (INVX2MTR)                                      0.042      1.044 r
  U7194/Y (AOI2B1X2MTR)                                  0.044      1.088 f
  U1423/Y (NOR2BX2MTR)                                   0.091      1.179 f
  U10594/Y (NAND3X2MTR)                                  0.038      1.217 r
  U15331/Y (NAND2X2MTR)                                  0.052      1.269 f
  U15316/Y (NOR2X4MTR)                                   0.081      1.351 r
  U1258/Y (OA22X1MTR)                                    0.118      1.468 r
  U0_BANK_TOP/vACC_0_reg_0__15_/D (DFFSX1MTR)            0.000      1.468 r
  data arrival time                                                 1.468

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_0__15_/CK (DFFSX1MTR)           0.000      1.600 r
  library setup time                                    -0.119      1.481
  data required time                                                1.481
  --------------------------------------------------------------------------
  data required time                                                1.481
  data arrival time                                                -1.468
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1710/Y (NAND3X8MTR)                                   0.112      0.263 f
  U1670/Y (INVX12MTR)                                    0.069      0.332 r
  U1403/Y (INVX8MTR)                                     0.041      0.373 f
  U1329/Y (INVX6MTR)                                     0.040      0.413 r
  U8706/Y (INVX1MTR)                                     0.043      0.456 f
  U949/Y (CLKOR2X1MTR)                                   0.114      0.570 f
  U865/Y (NAND3X2MTR)                                    0.057      0.627 r
  U1706/Y (NAND2X2MTR)                                   0.084      0.711 f
  U600/Y (INVX2MTR)                                      0.096      0.807 r
  U2929/Y (NAND2X1MTR)                                   0.068      0.875 f
  U4828/Y (NAND3BX2MTR)                                  0.136      1.010 f
  U369/Y (NOR2BX4MTR)                                    0.076      1.086 r
  U2817/Y (OAI21X4MTR)                                   0.056      1.142 f
  U3212/Y (NAND3X8MTR)                                   0.059      1.202 r
  U3692/Y (CLKNAND2X4MTR)                                0.051      1.253 f
  U1488/Y (NAND2X2MTR)                                   0.054      1.307 r
  U98/Y (INVX2MTR)                                       0.040      1.347 f
  U7846/Y (OAI21X2MTR)                                   0.069      1.416 r
  U0_BANK_TOP/vACC_0_reg_1__17_/D (DFFRQX2MTR)           0.000      1.416 r
  data arrival time                                                 1.416

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_1__17_/CK (DFFRQX2MTR)          0.000      1.600 r
  library setup time                                    -0.171      1.429
  data required time                                                1.429
  --------------------------------------------------------------------------
  data required time                                                1.429
  data arrival time                                                -1.416
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U12245/Y (NAND3X12MTR)                                 0.098      0.249 f
  U8230/Y (INVX2MTR)                                     0.091      0.339 r
  U8779/Y (BUFX2MTR)                                     0.104      0.444 r
  U756/Y (NAND2X1MTR)                                    0.084      0.528 f
  U10424/Y (NAND3BX4MTR)                                 0.067      0.594 r
  U5025/Y (NAND2X6MTR)                                   0.046      0.641 f
  U15437/Y (NAND2X8MTR)                                  0.046      0.687 r
  U9565/Y (CLKNAND2X4MTR)                                0.039      0.726 f
  U9458/Y (INVX2MTR)                                     0.038      0.764 r
  U821/Y (INVX2MTR)                                      0.041      0.806 f
  U4835/Y (NAND3X4MTR)                                   0.045      0.851 r
  U4812/Y (NAND2X4MTR)                                   0.047      0.898 f
  U1571/Y (NAND2X4MTR)                                   0.044      0.942 r
  U311/Y (NAND2X2MTR)                                    0.054      0.996 f
  U10522/Y (INVX2MTR)                                    0.061      1.057 r
  U1460/Y (XNOR2X1MTR)                                   0.077      1.134 r
  U9115/Y (AOI22X2MTR)                                   0.059      1.192 f
  U9110/Y (OAI2BB1X2MTR)                                 0.068      1.261 r
  U3216/Y (MXI2X2MTR)                                    0.083      1.343 f
  U17550/Y (OAI22X2MTR)                                  0.066      1.409 r
  U0_BANK_TOP/vACC_1_reg_3__0_/D (DFFRQX2MTR)            0.000      1.409 r
  data arrival time                                                 1.409

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_3__0_/CK (DFFRQX2MTR)           0.000      1.600 r
  library setup time                                    -0.178      1.422
  data required time                                                1.422
  --------------------------------------------------------------------------
  data required time                                                1.422
  data arrival time                                                -1.409
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.125      0.125 r
  U968/Y (INVX6MTR)                                      0.034      0.159 f
  U10325/Y (INVX4MTR)                                    0.048      0.207 r
  U10800/Y (NOR2BX4MTR)                                  0.045      0.252 f
  U4647/Y (INVX2MTR)                                     0.033      0.284 r
  U6925/Y (AOI2BB2X1MTR)                                 0.092      0.376 r
  U7658/Y (NAND3BX2MTR)                                  0.076      0.452 f
  U6132/Y (AOI21X2MTR)                                   0.085      0.537 r
  U6799/Y (NAND3X4MTR)                                   0.077      0.615 f
  U6064/Y (INVX4MTR)                                     0.054      0.668 r
  U771/Y (NOR2X4MTR)                                     0.045      0.714 f
  U2406/Y (NOR2X2MTR)                                    0.107      0.821 r
  U10557/Y (AOI21X6MTR)                                  0.073      0.893 f
  U10798/Y (OAI21X6MTR)                                  0.088      0.981 r
  U1577/Y (BUFX10MTR)                                    0.086      1.067 r
  U8054/Y (AOI21X3MTR)                                   0.051      1.118 f
  U234/Y (XNOR2X2MTR)                                    0.074      1.192 f
  U7145/Y (NAND2X2MTR)                                   0.050      1.242 r
  U7078/Y (OAI211X4MTR)                                  0.085      1.326 f
  U7061/Y (OAI2B1X4MTR)                                  0.100      1.426 r
  U11589/Y (OAI22X2MTR)                                  0.059      1.486 f
  U0_BANK_TOP/vACC_1_reg_2__6_/D (DFFRHQX4MTR)           0.000      1.486 f
  data arrival time                                                 1.486

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_2__6_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.102      1.498
  data required time                                                1.498
  --------------------------------------------------------------------------
  data required time                                                1.498
  data arrival time                                                -1.486
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 r
  U9975/Y (INVX6MTR)                                     0.041      0.169 f
  U9980/Y (CLKNAND2X2MTR)                                0.064      0.233 r
  U9972/Y (BUFX2MTR)                                     0.101      0.334 r
  U8846/Y (OAI22X2MTR)                                   0.057      0.391 f
  U11973/Y (AOI21X2MTR)                                  0.084      0.475 r
  U13520/Y (NAND3BX4MTR)                                 0.081      0.556 f
  U3568/Y (INVX2MTR)                                     0.063      0.618 r
  U4522/Y (NAND2X2MTR)                                   0.050      0.668 f
  U2463/Y (INVX2MTR)                                     0.051      0.719 r
  U1033/Y (OAI21X2MTR)                                   0.070      0.789 f
  U544/Y (AOI21X4MTR)                                    0.106      0.895 r
  U8139/Y (NOR2X2MTR)                                    0.057      0.952 f
  U7263/Y (NOR2X4MTR)                                    0.067      1.019 r
  U7162/Y (NAND2X4MTR)                                   0.061      1.081 f
  U2223/Y (NAND2X4MTR)                                   0.048      1.129 r
  U1608/Y (NAND3X6MTR)                                   0.090      1.219 f
  U7938/Y (NAND2X2MTR)                                   0.056      1.275 r
  U11156/Y (AOI22X2MTR)                                  0.062      1.336 f
  U17846/Y (OAI22X1MTR)                                  0.065      1.401 r
  U0_BANK_TOP/vACC_0_reg_6__20_/D (DFFRQX4MTR)           0.000      1.401 r
  data arrival time                                                 1.401

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_6__20_/CK (DFFRQX4MTR)          0.000      1.600 r
  library setup time                                    -0.186      1.414
  data required time                                                1.414
  --------------------------------------------------------------------------
  data required time                                                1.414
  data arrival time                                                -1.401
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_80_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.112      0.112 r
  U1944/Y (INVX4MTR)                                     0.040      0.152 f
  U2740/Y (NOR2X5MTR)                                    0.075      0.227 r
  U1218/Y (NAND3X8MTR)                                   0.103      0.330 f
  U9688/Y (NAND2X8MTR)                                   0.073      0.403 r
  U1882/Y (BUFX6MTR)                                     0.090      0.493 r
  U15257/Y (INVX4MTR)                                    0.041      0.534 f
  U12095/Y (OAI21X2MTR)                                  0.086      0.620 r
  U15614/Y (NOR2X4MTR)                                   0.060      0.680 f
  U17892/Y (INVX2MTR)                                    0.076      0.756 r
  U482/Y (INVX2MTR)                                      0.070      0.825 f
  U17310/Y (NAND2X2MTR)                                  0.069      0.895 r
  U5344/Y (NOR2X1MTR)                                    0.080      0.975 f
  U13816/Y (AOI22X1MTR)                                  0.107      1.082 r
  U6921/Y (OAI211X1MTR)                                  0.110      1.192 f
  U10620/Y (AOI211X1MTR)                                 0.199      1.391 r
  U15148/Y (NOR2X1MTR)                                   0.062      1.453 f
  PIM_result_reg_80_/D (DFFRQX2MTR)                      0.000      1.453 f
  data arrival time                                                 1.453

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_80_/CK (DFFRQX2MTR)                     0.000      1.600 r
  library setup time                                    -0.134      1.466
  data required time                                                1.466
  --------------------------------------------------------------------------
  data required time                                                1.466
  data arrival time                                                -1.453
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_208_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.112      0.112 r
  U1944/Y (INVX4MTR)                                     0.040      0.152 f
  U2740/Y (NOR2X5MTR)                                    0.075      0.227 r
  U1218/Y (NAND3X8MTR)                                   0.103      0.330 f
  U9688/Y (NAND2X8MTR)                                   0.073      0.403 r
  U1882/Y (BUFX6MTR)                                     0.090      0.493 r
  U15257/Y (INVX4MTR)                                    0.041      0.534 f
  U12095/Y (OAI21X2MTR)                                  0.086      0.620 r
  U15614/Y (NOR2X4MTR)                                   0.060      0.680 f
  U17892/Y (INVX2MTR)                                    0.076      0.756 r
  U482/Y (INVX2MTR)                                      0.070      0.825 f
  U17310/Y (NAND2X2MTR)                                  0.069      0.895 r
  U5344/Y (NOR2X1MTR)                                    0.080      0.975 f
  U13816/Y (AOI22X1MTR)                                  0.107      1.082 r
  U6921/Y (OAI211X1MTR)                                  0.110      1.192 f
  U10620/Y (AOI211X1MTR)                                 0.199      1.391 r
  U15095/Y (NOR2X1MTR)                                   0.062      1.453 f
  PIM_result_reg_208_/D (DFFRQX2MTR)                     0.000      1.453 f
  data arrival time                                                 1.453

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_208_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.134      1.466
  data required time                                                1.466
  --------------------------------------------------------------------------
  data required time                                                1.466
  data arrival time                                                -1.453
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_336_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.112      0.112 r
  U1944/Y (INVX4MTR)                                     0.040      0.152 f
  U2740/Y (NOR2X5MTR)                                    0.075      0.227 r
  U1218/Y (NAND3X8MTR)                                   0.103      0.330 f
  U9688/Y (NAND2X8MTR)                                   0.073      0.403 r
  U1882/Y (BUFX6MTR)                                     0.090      0.493 r
  U15257/Y (INVX4MTR)                                    0.041      0.534 f
  U12095/Y (OAI21X2MTR)                                  0.086      0.620 r
  U15614/Y (NOR2X4MTR)                                   0.060      0.680 f
  U17892/Y (INVX2MTR)                                    0.076      0.756 r
  U482/Y (INVX2MTR)                                      0.070      0.825 f
  U17310/Y (NAND2X2MTR)                                  0.069      0.895 r
  U5344/Y (NOR2X1MTR)                                    0.080      0.975 f
  U13816/Y (AOI22X1MTR)                                  0.107      1.082 r
  U6921/Y (OAI211X1MTR)                                  0.110      1.192 f
  U10620/Y (AOI211X1MTR)                                 0.199      1.391 r
  U15041/Y (NOR2X1MTR)                                   0.062      1.453 f
  PIM_result_reg_336_/D (DFFRQX2MTR)                     0.000      1.453 f
  data arrival time                                                 1.453

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_336_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.134      1.466
  data required time                                                1.466
  --------------------------------------------------------------------------
  data required time                                                1.466
  data arrival time                                                -1.453
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_464_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.112      0.112 r
  U1944/Y (INVX4MTR)                                     0.040      0.152 f
  U2740/Y (NOR2X5MTR)                                    0.075      0.227 r
  U1218/Y (NAND3X8MTR)                                   0.103      0.330 f
  U9688/Y (NAND2X8MTR)                                   0.073      0.403 r
  U1882/Y (BUFX6MTR)                                     0.090      0.493 r
  U15257/Y (INVX4MTR)                                    0.041      0.534 f
  U12095/Y (OAI21X2MTR)                                  0.086      0.620 r
  U15614/Y (NOR2X4MTR)                                   0.060      0.680 f
  U17892/Y (INVX2MTR)                                    0.076      0.756 r
  U482/Y (INVX2MTR)                                      0.070      0.825 f
  U17310/Y (NAND2X2MTR)                                  0.069      0.895 r
  U5344/Y (NOR2X1MTR)                                    0.080      0.975 f
  U13816/Y (AOI22X1MTR)                                  0.107      1.082 r
  U6921/Y (OAI211X1MTR)                                  0.110      1.192 f
  U10620/Y (AOI211X1MTR)                                 0.199      1.391 r
  U14984/Y (NOR2X1MTR)                                   0.062      1.453 f
  PIM_result_reg_464_/D (DFFRQX2MTR)                     0.000      1.453 f
  data arrival time                                                 1.453

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_464_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.134      1.466
  data required time                                                1.466
  --------------------------------------------------------------------------
  data required time                                                1.466
  data arrival time                                                -1.453
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_188_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U1237/Y (CLKNAND2X12MTR)                               0.034      0.297 r
  U8896/Y (NAND2X8MTR)                                   0.038      0.335 f
  U1095/Y (BUFX6MTR)                                     0.080      0.415 f
  U1053/Y (BUFX4MTR)                                     0.089      0.504 f
  U10474/Y (AOI22X2MTR)                                  0.104      0.608 r
  U17457/Y (OAI211X4MTR)                                 0.110      0.719 f
  U376/Y (NOR2BX2MTR)                                    0.110      0.829 r
  U11298/Y (NAND3BX4MTR)                                 0.095      0.923 f
  U16259/Y (NOR2X8MTR)                                   0.078      1.002 r
  U8146/Y (CLKNAND2X4MTR)                                0.057      1.058 f
  U9231/Y (NOR2X4MTR)                                    0.074      1.132 r
  U18024/Y (AOI31X4MTR)                                  0.103      1.235 f
  U18025/Y (NOR2X2MTR)                                   0.096      1.331 r
  U18027/Y (AOI211X4MTR)                                 0.049      1.379 f
  U18031/Y (NOR2X2MTR)                                   0.063      1.443 r
  PIM_result_reg_188_/D (DFFRHQX1MTR)                    0.000      1.443 r
  data arrival time                                                 1.443

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_188_/CK (DFFRHQX1MTR)                   0.000      1.600 r
  library setup time                                    -0.144      1.456
  data required time                                                1.456
  --------------------------------------------------------------------------
  data required time                                                1.456
  data arrival time                                                -1.443
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_3_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_3_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_3_/Q (DFFRHQX1MTR)
                                                         0.164      0.164 f
  U6947/Y (AND2X4MTR)                                    0.107      0.271 f
  U6259/Y (INVX3MTR)                                     0.050      0.321 r
  U13186/Y (OAI22X1MTR)                                  0.065      0.387 f
  U11233/Y (OR2X2MTR)                                    0.108      0.495 f
  U3093/Y (NOR2X2MTR)                                    0.077      0.571 r
  U14696/Y (OAI2BB1X4MTR)                                0.063      0.635 f
  U3995/Y (INVX3MTR)                                     0.047      0.682 r
  U6679/Y (NAND2X2MTR)                                   0.063      0.746 f
  U5968/Y (AOI21X4MTR)                                   0.098      0.844 r
  U1480/Y (OAI21X4MTR)                                   0.068      0.912 f
  U5865/Y (NAND2X4MTR)                                   0.044      0.956 r
  U8582/Y (NAND2X2MTR)                                   0.066      1.022 f
  U1540/Y (AOI21X2MTR)                                   0.093      1.115 r
  U8024/Y (XNOR2X2MTR)                                   0.082      1.197 r
  U7152/Y (NAND2X2MTR)                                   0.069      1.266 f
  U6382/Y (NAND3X4MTR)                                   0.057      1.324 r
  U6350/Y (MXI2X4MTR)                                    0.065      1.389 f
  U9067/Y (OAI22X2MTR)                                   0.067      1.456 r
  U0_BANK_TOP/vACC_3_reg_6__2_/D (DFFRHQX2MTR)           0.000      1.456 r
  data arrival time                                                 1.456

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_6__2_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.131      1.469
  data required time                                                1.469
  --------------------------------------------------------------------------
  data required time                                                1.469
  data arrival time                                                -1.456
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1661/Y (NAND3X12MTR)                                  0.096      0.247 f
  U8911/Y (BUFX10MTR)                                    0.094      0.341 f
  U637/Y (BUFX6MTR)                                      0.071      0.412 f
  U563/Y (CLKOR2X4MTR)                                   0.078      0.489 f
  U1199/Y (OAI2B1X4MTR)                                  0.101      0.590 f
  U924/Y (OAI21X6MTR)                                    0.051      0.641 r
  U1592/Y (NAND2X2MTR)                                   0.069      0.710 f
  U716/Y (OAI21X2MTR)                                    0.103      0.813 r
  U7296/Y (NAND2X4MTR)                                   0.060      0.872 f
  U12465/Y (NAND2X6MTR)                                  0.051      0.924 r
  U3789/Y (NAND2X3MTR)                                   0.050      0.974 f
  U3766/Y (NAND2X6MTR)                                   0.055      1.028 r
  U11112/Y (OAI2BB1X2MTR)                                0.103      1.131 r
  U10809/Y (XNOR2X1MTR)                                  0.071      1.202 r
  U1595/Y (AOI22X2MTR)                                   0.078      1.280 f
  U9096/Y (NOR2BX4MTR)                                   0.100      1.380 f
  U7047/Y (OAI22X2MTR)                                   0.055      1.436 r
  U0_BANK_TOP/vACC_1_reg_2__15_/D (DFFRHQX1MTR)          0.000      1.436 r
  data arrival time                                                 1.436

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_2__15_/CK (DFFRHQX1MTR)         0.000      1.600 r
  library setup time                                    -0.152      1.448
  data required time                                                1.448
  --------------------------------------------------------------------------
  data required time                                                1.448
  data arrival time                                                -1.436
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1661/Y (NAND3X12MTR)                                  0.096      0.247 f
  U8911/Y (BUFX10MTR)                                    0.094      0.341 f
  U637/Y (BUFX6MTR)                                      0.071      0.412 f
  U563/Y (CLKOR2X4MTR)                                   0.078      0.489 f
  U1199/Y (OAI2B1X4MTR)                                  0.101      0.590 f
  U924/Y (OAI21X6MTR)                                    0.051      0.641 r
  U1592/Y (NAND2X2MTR)                                   0.069      0.710 f
  U716/Y (OAI21X2MTR)                                    0.103      0.813 r
  U7296/Y (NAND2X4MTR)                                   0.060      0.872 f
  U12465/Y (NAND2X6MTR)                                  0.051      0.924 r
  U3789/Y (NAND2X3MTR)                                   0.050      0.974 f
  U3766/Y (NAND2X6MTR)                                   0.055      1.028 r
  U11112/Y (OAI2BB1X2MTR)                                0.103      1.131 r
  U10809/Y (XNOR2X1MTR)                                  0.071      1.202 r
  U1595/Y (AOI22X2MTR)                                   0.078      1.280 f
  U9096/Y (NOR2BX4MTR)                                   0.100      1.380 f
  U7044/Y (OAI22X2MTR)                                   0.055      1.436 r
  U0_BANK_TOP/vACC_2_reg_2__15_/D (DFFRHQX1MTR)          0.000      1.436 r
  data arrival time                                                 1.436

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_2__15_/CK (DFFRHQX1MTR)         0.000      1.600 r
  library setup time                                    -0.152      1.448
  data required time                                                1.448
  --------------------------------------------------------------------------
  data required time                                                1.448
  data arrival time                                                -1.436
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.115      0.115 f
  U1378/Y (INVX8MTR)                                     0.041      0.156 r
  U6954/Y (INVX6MTR)                                     0.039      0.195 f
  U1316/Y (NOR2X2MTR)                                    0.087      0.283 r
  U8450/Y (NAND2BX4MTR)                                  0.082      0.364 f
  U3124/Y (INVX2MTR)                                     0.060      0.425 r
  U4582/Y (AOI2BB1X2MTR)                                 0.114      0.538 r
  U5993/Y (NAND3X4MTR)                                   0.084      0.623 f
  U7944/Y (INVX2MTR)                                     0.045      0.668 r
  U7942/Y (NAND2X2MTR)                                   0.055      0.723 f
  U14281/Y (OAI2BB1X2MTR)                                0.109      0.833 f
  U5358/Y (NAND2X2MTR)                                   0.051      0.884 r
  U8051/Y (NAND2X4MTR)                                   0.045      0.929 f
  U4778/Y (NAND2X4MTR)                                   0.048      0.977 r
  U4267/Y (NAND2X8MTR)                                   0.053      1.031 f
  U7109/Y (NAND2BX4MTR)                                  0.043      1.074 r
  U9557/Y (NAND2X3MTR)                                   0.058      1.131 f
  U3703/Y (NAND3X8MTR)                                   0.064      1.195 r
  U180/Y (NAND2X4MTR)                                    0.062      1.257 f
  U2180/Y (AOI21X4MTR)                                   0.102      1.359 r
  U15537/Y (NAND2X2MTR)                                  0.055      1.415 f
  U16049/Y (OAI2B11X2MTR)                                0.043      1.458 r
  U0_BANK_TOP/vACC_2_reg_0__18_/D (DFFRHQX2MTR)          0.000      1.458 r
  data arrival time                                                 1.458

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_0__18_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.129      1.471
  data required time                                                1.471
  --------------------------------------------------------------------------
  data required time                                                1.471
  data arrival time                                                -1.458
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.115      0.115 f
  U1378/Y (INVX8MTR)                                     0.041      0.156 r
  U6954/Y (INVX6MTR)                                     0.039      0.195 f
  U1316/Y (NOR2X2MTR)                                    0.087      0.283 r
  U8450/Y (NAND2BX4MTR)                                  0.082      0.364 f
  U3124/Y (INVX2MTR)                                     0.060      0.425 r
  U4582/Y (AOI2BB1X2MTR)                                 0.114      0.538 r
  U5993/Y (NAND3X4MTR)                                   0.084      0.623 f
  U7944/Y (INVX2MTR)                                     0.045      0.668 r
  U7942/Y (NAND2X2MTR)                                   0.055      0.723 f
  U14281/Y (OAI2BB1X2MTR)                                0.109      0.833 f
  U5358/Y (NAND2X2MTR)                                   0.051      0.884 r
  U8051/Y (NAND2X4MTR)                                   0.045      0.929 f
  U4778/Y (NAND2X4MTR)                                   0.048      0.977 r
  U4267/Y (NAND2X8MTR)                                   0.053      1.031 f
  U7109/Y (NAND2BX4MTR)                                  0.043      1.074 r
  U9557/Y (NAND2X3MTR)                                   0.058      1.131 f
  U3703/Y (NAND3X8MTR)                                   0.064      1.195 r
  U180/Y (NAND2X4MTR)                                    0.062      1.257 f
  U2180/Y (AOI21X4MTR)                                   0.102      1.359 r
  U6995/Y (NAND2X2MTR)                                   0.055      1.415 f
  U15479/Y (OAI2B11X2MTR)                                0.043      1.458 r
  U0_BANK_TOP/vACC_1_reg_0__18_/D (DFFRHQX2MTR)          0.000      1.458 r
  data arrival time                                                 1.458

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_0__18_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.129      1.471
  data required time                                                1.471
  --------------------------------------------------------------------------
  data required time                                                1.471
  data arrival time                                                -1.458
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_182_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U1237/Y (CLKNAND2X12MTR)                               0.034      0.297 r
  U8896/Y (NAND2X8MTR)                                   0.038      0.335 f
  U1095/Y (BUFX6MTR)                                     0.080      0.415 f
  U1053/Y (BUFX4MTR)                                     0.089      0.504 f
  U10474/Y (AOI22X2MTR)                                  0.104      0.608 r
  U17457/Y (OAI211X4MTR)                                 0.110      0.719 f
  U376/Y (NOR2BX2MTR)                                    0.110      0.829 r
  U11298/Y (NAND3BX4MTR)                                 0.095      0.923 f
  U16259/Y (NOR2X8MTR)                                   0.078      1.002 r
  U8146/Y (CLKNAND2X4MTR)                                0.057      1.058 f
  U9231/Y (NOR2X4MTR)                                    0.074      1.132 r
  U17930/Y (NAND2X2MTR)                                  0.082      1.214 f
  U3255/Y (AOI21X1MTR)                                   0.095      1.309 r
  U10475/Y (NOR2X2MTR)                                   0.057      1.366 f
  U15103/Y (NOR2X1MTR)                                   0.051      1.417 r
  PIM_result_reg_182_/D (DFFRQX1MTR)                     0.000      1.417 r
  data arrival time                                                 1.417

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_182_/CK (DFFRQX1MTR)                    0.000      1.600 r
  library setup time                                    -0.170      1.430
  data required time                                                1.430
  --------------------------------------------------------------------------
  data required time                                                1.430
  data arrival time                                                -1.417
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1661/Y (NAND3X12MTR)                                  0.096      0.247 f
  U1726/Y (INVX12MTR)                                    0.059      0.306 r
  U1729/Y (INVX8MTR)                                     0.038      0.344 f
  U1243/Y (INVX4MTR)                                     0.050      0.394 r
  U3125/Y (NAND2X2MTR)                                   0.053      0.447 f
  U5142/Y (NOR2X1MTR)                                    0.057      0.504 r
  U3089/Y (NOR2X1MTR)                                    0.046      0.549 f
  U1771/Y (OAI21X2MTR)                                   0.042      0.592 r
  U5544/Y (NOR2X3MTR)                                    0.047      0.638 f
  U5029/Y (NAND2X4MTR)                                   0.043      0.682 r
  U4939/Y (INVX2MTR)                                     0.031      0.712 f
  U5962/Y (NAND2X2MTR)                                   0.043      0.755 r
  U746/Y (NAND2X2MTR)                                    0.065      0.820 f
  U1588/Y (NOR2X2MTR)                                    0.087      0.908 r
  U1342/Y (NAND2X3MTR)                                   0.069      0.976 f
  U11116/Y (NAND2X6MTR)                                  0.055      1.031 r
  U11130/Y (CLKNAND2X2MTR)                               0.046      1.077 f
  U3740/Y (NAND2BX2MTR)                                  0.044      1.121 r
  U11144/Y (XNOR2X2MTR)                                  0.074      1.195 r
  U11090/Y (OAI22X4MTR)                                  0.076      1.272 f
  U161/Y (NOR2X8MTR)                                     0.067      1.338 r
  U11670/Y (OAI222X2MTR)                                 0.111      1.450 f
  U0_BANK_TOP/vACC_3_reg_7__10_/D (DFFRHQX2MTR)          0.000      1.450 f
  data arrival time                                                 1.450

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_7__10_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.137      1.463
  data required time                                                1.463
  --------------------------------------------------------------------------
  data required time                                                1.463
  data arrival time                                                -1.450
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.115      0.115 f
  U1378/Y (INVX8MTR)                                     0.041      0.156 r
  U6954/Y (INVX6MTR)                                     0.039      0.195 f
  U1316/Y (NOR2X2MTR)                                    0.087      0.283 r
  U8450/Y (NAND2BX4MTR)                                  0.082      0.364 f
  U3124/Y (INVX2MTR)                                     0.060      0.425 r
  U4582/Y (AOI2BB1X2MTR)                                 0.114      0.538 r
  U5993/Y (NAND3X4MTR)                                   0.084      0.623 f
  U7944/Y (INVX2MTR)                                     0.045      0.668 r
  U7942/Y (NAND2X2MTR)                                   0.055      0.723 f
  U14281/Y (OAI2BB1X2MTR)                                0.109      0.833 f
  U5358/Y (NAND2X2MTR)                                   0.051      0.884 r
  U8051/Y (NAND2X4MTR)                                   0.045      0.929 f
  U4778/Y (NAND2X4MTR)                                   0.048      0.977 r
  U4267/Y (NAND2X8MTR)                                   0.053      1.031 f
  U7109/Y (NAND2BX4MTR)                                  0.043      1.074 r
  U9557/Y (NAND2X3MTR)                                   0.058      1.131 f
  U3703/Y (NAND3X8MTR)                                   0.064      1.195 r
  U180/Y (NAND2X4MTR)                                    0.062      1.257 f
  U2180/Y (AOI21X4MTR)                                   0.102      1.359 r
  U6998/Y (NAND2X2MTR)                                   0.055      1.415 f
  U8988/Y (OAI2B11X2MTR)                                 0.043      1.458 r
  U0_BANK_TOP/vACC_0_reg_0__18_/D (DFFRHQX2MTR)          0.000      1.458 r
  data arrival time                                                 1.458

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_0__18_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.129      1.471
  data required time                                                1.471
  --------------------------------------------------------------------------
  data required time                                                1.471
  data arrival time                                                -1.458
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U12245/Y (NAND3X12MTR)                                 0.098      0.249 f
  U8230/Y (INVX2MTR)                                     0.091      0.339 r
  U8779/Y (BUFX2MTR)                                     0.104      0.444 r
  U756/Y (NAND2X1MTR)                                    0.084      0.528 f
  U10424/Y (NAND3BX4MTR)                                 0.067      0.594 r
  U5025/Y (NAND2X6MTR)                                   0.046      0.641 f
  U15437/Y (NAND2X8MTR)                                  0.046      0.687 r
  U9565/Y (CLKNAND2X4MTR)                                0.039      0.726 f
  U9458/Y (INVX2MTR)                                     0.038      0.764 r
  U821/Y (INVX2MTR)                                      0.041      0.806 f
  U4835/Y (NAND3X4MTR)                                   0.045      0.851 r
  U4812/Y (NAND2X4MTR)                                   0.047      0.898 f
  U1571/Y (NAND2X4MTR)                                   0.044      0.942 r
  U9593/Y (NAND2X4MTR)                                   0.066      1.008 f
  U10426/Y (CLKNAND2X2MTR)                               0.047      1.055 r
  U7105/Y (NAND2X2MTR)                                   0.044      1.099 f
  U5105/Y (XNOR2X1MTR)                                   0.073      1.172 f
  U9201/Y (NAND2X2MTR)                                   0.055      1.227 r
  U7045/Y (NAND2X2MTR)                                   0.049      1.276 f
  U6305/Y (NOR2X2MTR)                                    0.109      1.386 r
  U8557/Y (OAI21BX1MTR)                                  0.083      1.469 f
  U0_BANK_TOP/vACC_0_reg_3__11_/D (DFFRQX4MTR)           0.000      1.469 f
  data arrival time                                                 1.469

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_3__11_/CK (DFFRQX4MTR)          0.000      1.600 r
  library setup time                                    -0.118      1.482
  data required time                                                1.482
  --------------------------------------------------------------------------
  data required time                                                1.482
  data arrival time                                                -1.469
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1661/Y (NAND3X12MTR)                                  0.096      0.247 f
  U8911/Y (BUFX10MTR)                                    0.094      0.341 f
  U637/Y (BUFX6MTR)                                      0.071      0.412 f
  U563/Y (CLKOR2X4MTR)                                   0.078      0.489 f
  U1199/Y (OAI2B1X4MTR)                                  0.101      0.590 f
  U924/Y (OAI21X6MTR)                                    0.051      0.641 r
  U1592/Y (NAND2X2MTR)                                   0.069      0.710 f
  U716/Y (OAI21X2MTR)                                    0.103      0.813 r
  U7296/Y (NAND2X4MTR)                                   0.060      0.872 f
  U12465/Y (NAND2X6MTR)                                  0.051      0.924 r
  U3789/Y (NAND2X3MTR)                                   0.050      0.974 f
  U3766/Y (NAND2X6MTR)                                   0.055      1.028 r
  U11112/Y (OAI2BB1X2MTR)                                0.103      1.131 r
  U10809/Y (XNOR2X1MTR)                                  0.071      1.202 r
  U1595/Y (AOI22X2MTR)                                   0.078      1.280 f
  U9096/Y (NOR2BX4MTR)                                   0.100      1.380 f
  U7046/Y (OAI22X2MTR)                                   0.055      1.436 r
  U0_BANK_TOP/vACC_3_reg_2__15_/D (DFFRHQX1MTR)          0.000      1.436 r
  data arrival time                                                 1.436

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_2__15_/CK (DFFRHQX1MTR)         0.000      1.600 r
  library setup time                                    -0.151      1.449
  data required time                                                1.449
  --------------------------------------------------------------------------
  data required time                                                1.449
  data arrival time                                                -1.436
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_55_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U1237/Y (CLKNAND2X12MTR)                               0.034      0.297 r
  U8896/Y (NAND2X8MTR)                                   0.038      0.335 f
  U1095/Y (BUFX6MTR)                                     0.080      0.415 f
  U1053/Y (BUFX4MTR)                                     0.089      0.504 f
  U10474/Y (AOI22X2MTR)                                  0.104      0.608 r
  U17457/Y (OAI211X4MTR)                                 0.110      0.719 f
  U376/Y (NOR2BX2MTR)                                    0.110      0.829 r
  U11298/Y (NAND3BX4MTR)                                 0.095      0.923 f
  U16259/Y (NOR2X8MTR)                                   0.078      1.002 r
  U8146/Y (CLKNAND2X4MTR)                                0.057      1.058 f
  U9231/Y (NOR2X4MTR)                                    0.074      1.132 r
  U17930/Y (NAND2X2MTR)                                  0.082      1.214 f
  U14301/Y (NOR2X1MTR)                                   0.069      1.283 r
  U17932/Y (NOR4X1MTR)                                   0.073      1.356 f
  U15155/Y (NOR2X1MTR)                                   0.063      1.418 r
  PIM_result_reg_55_/D (DFFRQX2MTR)                      0.000      1.418 r
  data arrival time                                                 1.418

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_55_/CK (DFFRQX2MTR)                     0.000      1.600 r
  library setup time                                    -0.169      1.431
  data required time                                                1.431
  --------------------------------------------------------------------------
  data required time                                                1.431
  data arrival time                                                -1.418
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_183_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U1237/Y (CLKNAND2X12MTR)                               0.034      0.297 r
  U8896/Y (NAND2X8MTR)                                   0.038      0.335 f
  U1095/Y (BUFX6MTR)                                     0.080      0.415 f
  U1053/Y (BUFX4MTR)                                     0.089      0.504 f
  U10474/Y (AOI22X2MTR)                                  0.104      0.608 r
  U17457/Y (OAI211X4MTR)                                 0.110      0.719 f
  U376/Y (NOR2BX2MTR)                                    0.110      0.829 r
  U11298/Y (NAND3BX4MTR)                                 0.095      0.923 f
  U16259/Y (NOR2X8MTR)                                   0.078      1.002 r
  U8146/Y (CLKNAND2X4MTR)                                0.057      1.058 f
  U9231/Y (NOR2X4MTR)                                    0.074      1.132 r
  U17930/Y (NAND2X2MTR)                                  0.082      1.214 f
  U14301/Y (NOR2X1MTR)                                   0.069      1.283 r
  U17932/Y (NOR4X1MTR)                                   0.073      1.356 f
  U15102/Y (NOR2X1MTR)                                   0.063      1.418 r
  PIM_result_reg_183_/D (DFFRQX2MTR)                     0.000      1.418 r
  data arrival time                                                 1.418

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_183_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.169      1.431
  data required time                                                1.431
  --------------------------------------------------------------------------
  data required time                                                1.431
  data arrival time                                                -1.418
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_311_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U1237/Y (CLKNAND2X12MTR)                               0.034      0.297 r
  U8896/Y (NAND2X8MTR)                                   0.038      0.335 f
  U1095/Y (BUFX6MTR)                                     0.080      0.415 f
  U1053/Y (BUFX4MTR)                                     0.089      0.504 f
  U10474/Y (AOI22X2MTR)                                  0.104      0.608 r
  U17457/Y (OAI211X4MTR)                                 0.110      0.719 f
  U376/Y (NOR2BX2MTR)                                    0.110      0.829 r
  U11298/Y (NAND3BX4MTR)                                 0.095      0.923 f
  U16259/Y (NOR2X8MTR)                                   0.078      1.002 r
  U8146/Y (CLKNAND2X4MTR)                                0.057      1.058 f
  U9231/Y (NOR2X4MTR)                                    0.074      1.132 r
  U17930/Y (NAND2X2MTR)                                  0.082      1.214 f
  U14301/Y (NOR2X1MTR)                                   0.069      1.283 r
  U17932/Y (NOR4X1MTR)                                   0.073      1.356 f
  U15048/Y (NOR2X1MTR)                                   0.063      1.418 r
  PIM_result_reg_311_/D (DFFRQX2MTR)                     0.000      1.418 r
  data arrival time                                                 1.418

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_311_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.169      1.431
  data required time                                                1.431
  --------------------------------------------------------------------------
  data required time                                                1.431
  data arrival time                                                -1.418
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_439_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U1237/Y (CLKNAND2X12MTR)                               0.034      0.297 r
  U8896/Y (NAND2X8MTR)                                   0.038      0.335 f
  U1095/Y (BUFX6MTR)                                     0.080      0.415 f
  U1053/Y (BUFX4MTR)                                     0.089      0.504 f
  U10474/Y (AOI22X2MTR)                                  0.104      0.608 r
  U17457/Y (OAI211X4MTR)                                 0.110      0.719 f
  U376/Y (NOR2BX2MTR)                                    0.110      0.829 r
  U11298/Y (NAND3BX4MTR)                                 0.095      0.923 f
  U16259/Y (NOR2X8MTR)                                   0.078      1.002 r
  U8146/Y (CLKNAND2X4MTR)                                0.057      1.058 f
  U9231/Y (NOR2X4MTR)                                    0.074      1.132 r
  U17930/Y (NAND2X2MTR)                                  0.082      1.214 f
  U14301/Y (NOR2X1MTR)                                   0.069      1.283 r
  U17932/Y (NOR4X1MTR)                                   0.073      1.356 f
  U14991/Y (NOR2X1MTR)                                   0.063      1.418 r
  PIM_result_reg_439_/D (DFFRQX2MTR)                     0.000      1.418 r
  data arrival time                                                 1.418

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_439_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.169      1.431
  data required time                                                1.431
  --------------------------------------------------------------------------
  data required time                                                1.431
  data arrival time                                                -1.418
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.125      0.125 r
  U968/Y (INVX6MTR)                                      0.034      0.159 f
  U10325/Y (INVX4MTR)                                    0.048      0.207 r
  U10800/Y (NOR2BX4MTR)                                  0.045      0.252 f
  U4647/Y (INVX2MTR)                                     0.033      0.284 r
  U6925/Y (AOI2BB2X1MTR)                                 0.092      0.376 r
  U7658/Y (NAND3BX2MTR)                                  0.076      0.452 f
  U6132/Y (AOI21X2MTR)                                   0.085      0.537 r
  U6799/Y (NAND3X4MTR)                                   0.077      0.615 f
  U6064/Y (INVX4MTR)                                     0.054      0.668 r
  U771/Y (NOR2X4MTR)                                     0.045      0.714 f
  U2406/Y (NOR2X2MTR)                                    0.107      0.821 r
  U10557/Y (AOI21X6MTR)                                  0.073      0.893 f
  U10798/Y (OAI21X6MTR)                                  0.088      0.981 r
  U1577/Y (BUFX10MTR)                                    0.086      1.067 r
  U8054/Y (AOI21X3MTR)                                   0.051      1.118 f
  U234/Y (XNOR2X2MTR)                                    0.074      1.192 f
  U7145/Y (NAND2X2MTR)                                   0.050      1.242 r
  U7078/Y (OAI211X4MTR)                                  0.085      1.326 f
  U7061/Y (OAI2B1X4MTR)                                  0.100      1.426 r
  U9049/Y (OAI22X2MTR)                                   0.059      1.486 f
  U0_BANK_TOP/vACC_0_reg_2__6_/D (DFFRHQX4MTR)           0.000      1.486 f
  data arrival time                                                 1.486

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_2__6_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.101      1.499
  data required time                                                1.499
  --------------------------------------------------------------------------
  data required time                                                1.499
  data arrival time                                                -1.486
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.133      0.133 r
  U8684/Y (INVX5MTR)                                     0.041      0.175 f
  U7425/Y (NAND2X1MTR)                                   0.038      0.213 r
  U1792/Y (INVX2MTR)                                     0.032      0.245 f
  U1794/Y (INVX2MTR)                                     0.054      0.298 r
  U13044/Y (OAI22X1MTR)                                  0.086      0.384 f
  U11951/Y (NOR2X1MTR)                                   0.072      0.457 r
  U11614/Y (CLKAND2X2MTR)                                0.103      0.559 r
  U1065/Y (NAND2X2MTR)                                   0.067      0.626 f
  U3048/Y (INVX2MTR)                                     0.046      0.672 r
  U2168/Y (NAND2X2MTR)                                   0.051      0.723 f
  U1662/Y (NAND2X2MTR)                                   0.043      0.767 r
  U11256/Y (NAND2X2MTR)                                  0.055      0.822 f
  U12006/Y (OAI2BB1X4MTR)                                0.101      0.922 f
  U10530/Y (NAND2BX2MTR)                                 0.106      1.028 f
  U444/Y (AOI21X4MTR)                                    0.092      1.120 r
  U283/Y (NAND2X6MTR)                                    0.063      1.183 f
  U14669/Y (NAND2X12MTR)                                 0.052      1.235 r
  U10924/Y (INVX6MTR)                                    0.036      1.272 f
  U10479/Y (OAI21X8MTR)                                  0.081      1.352 r
  U122/Y (NAND3BX4MTR)                                   0.068      1.421 f
  U16234/Y (NAND3BX2MTR)                                 0.047      1.467 r
  U0_BANK_TOP/vACC_2_reg_4__16_/D (DFFRHQX2MTR)          0.000      1.467 r
  data arrival time                                                 1.467

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_4__16_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.120      1.480
  data required time                                                1.480
  --------------------------------------------------------------------------
  data required time                                                1.480
  data arrival time                                                -1.467
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U1026/Y (INVX12MTR)                                    0.031      0.144 r
  U10636/Y (CLKNAND2X16MTR)                              0.044      0.188 f
  U15348/Y (CLKNAND2X16MTR)                              0.054      0.242 r
  U15347/Y (INVX12MTR)                                   0.041      0.282 f
  U1162/Y (INVX6MTR)                                     0.051      0.334 r
  U16661/Y (NAND2X2MTR)                                  0.070      0.403 f
  U10051/Y (NOR2X4MTR)                                   0.074      0.477 r
  U2598/Y (OAI21X2MTR)                                   0.079      0.556 f
  U11258/Y (AOI21X4MTR)                                  0.107      0.663 r
  U16907/Y (XOR2X2MTR)                                   0.134      0.797 r
  U17385/Y (NAND2X2MTR)                                  0.064      0.861 f
  U17387/Y (AOI21X2MTR)                                  0.102      0.963 r
  U10655/Y (OAI2BB1X4MTR)                                0.114      1.077 r
  U1428/Y (INVX1MTR)                                     0.041      1.118 f
  U17477/Y (AOI21X2MTR)                                  0.070      1.188 r
  U17479/Y (OAI211X2MTR)                                 0.082      1.270 f
  U17480/Y (NOR2X2MTR)                                   0.070      1.340 r
  U17481/Y (OAI21X2MTR)                                  0.063      1.403 f
  U15228/Y (NOR2X1MTR)                                   0.070      1.473 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/D (DFFRHQX8MTR)
                                                         0.000      1.473 r
  data arrival time                                                 1.473

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.114      1.486
  data required time                                                1.486
  --------------------------------------------------------------------------
  data required time                                                1.486
  data arrival time                                                -1.473
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U9364/Y (BUFX3MTR)                                     0.099      0.236 r
  U3173/Y (INVX4MTR)                                     0.032      0.269 f
  U11463/Y (OAI22X2MTR)                                  0.081      0.349 r
  U9091/Y (OAI2BB1X2MTR)                                 0.117      0.466 r
  U6163/Y (NAND2X4MTR)                                   0.046      0.512 f
  U4099/Y (NOR2X3MTR)                                    0.060      0.572 r
  U11750/Y (AOI21X4MTR)                                  0.042      0.613 f
  U11745/Y (NAND2BX2MTR)                                 0.053      0.666 r
  U8500/Y (NAND3X4MTR)                                   0.054      0.721 f
  U9794/Y (OAI2B1X4MTR)                                  0.041      0.762 r
  U1929/Y (NAND2X2MTR)                                   0.063      0.825 f
  U8221/Y (NAND2X4MTR)                                   0.054      0.878 r
  U8129/Y (INVX2MTR)                                     0.042      0.920 f
  U11408/Y (OAI31X2MTR)                                  0.126      1.046 r
  U11096/Y (AOI2BB1X2MTR)                                0.053      1.100 f
  U11145/Y (XNOR2X2MTR)                                  0.077      1.177 f
  U11090/Y (OAI22X4MTR)                                  0.106      1.282 r
  U161/Y (NOR2X8MTR)                                     0.044      1.327 f
  U4239/Y (INVX2MTR)                                     0.036      1.363 r
  U7890/Y (INVX2MTR)                                     0.030      1.392 f
  U15675/Y (OAI21BX2MTR)                                 0.069      1.461 r
  U0_BANK_TOP/vACC_2_reg_7__10_/D (DFFRHQX2MTR)          0.000      1.461 r
  data arrival time                                                 1.461

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_7__10_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.126      1.474
  data required time                                                1.474
  --------------------------------------------------------------------------
  data required time                                                1.474
  data arrival time                                                -1.461
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.142      0.142 r
  U9359/Y (NAND2X6MTR)                                   0.064      0.206 f
  U11079/Y (INVX12MTR)                                   0.054      0.260 r
  U8612/Y (NAND2X8MTR)                                   0.048      0.308 f
  U1358/Y (INVX6MTR)                                     0.041      0.350 r
  U1325/Y (INVX4MTR)                                     0.040      0.389 f
  U6169/Y (NOR2X2MTR)                                    0.068      0.457 r
  U9252/Y (NAND2X2MTR)                                   0.056      0.513 f
  U15309/Y (OAI21X2MTR)                                  0.046      0.559 r
  U9256/Y (NOR2X2MTR)                                    0.047      0.606 f
  U10062/Y (OAI211X4MTR)                                 0.053      0.659 r
  U4445/Y (NOR2X3MTR)                                    0.057      0.716 f
  U4910/Y (NOR2X4MTR)                                    0.066      0.783 r
  U11692/Y (AND2X4MTR)                                   0.108      0.891 r
  U3743/Y (NAND2X4MTR)                                   0.049      0.940 f
  U340/Y (NAND2X4MTR)                                    0.051      0.991 r
  U11141/Y (OAI2BB1X2MTR)                                0.103      1.093 r
  U5285/Y (XNOR2X1MTR)                                   0.070      1.163 r
  U5739/Y (NAND2X2MTR)                                   0.059      1.222 f
  U5728/Y (OAI21X2MTR)                                   0.048      1.271 r
  U4704/Y (NOR2X3MTR)                                    0.041      1.312 f
  U9019/Y (BUFX3MTR)                                     0.085      1.396 f
  U15303/Y (OAI21BX2MTR)                                 0.065      1.462 r
  U0_BANK_TOP/vACC_1_reg_1__13_/D (DFFRHQX2MTR)          0.000      1.462 r
  data arrival time                                                 1.462

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_1__13_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.125      1.475
  data required time                                                1.475
  --------------------------------------------------------------------------
  data required time                                                1.475
  data arrival time                                                -1.462
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U1666/Y (INVX12MTR)                                    0.037      0.174 f
  U1661/Y (NAND3X12MTR)                                  0.045      0.220 r
  U1726/Y (INVX12MTR)                                    0.041      0.260 f
  U9753/Y (INVX6MTR)                                     0.037      0.298 r
  U9752/Y (INVX1MTR)                                     0.044      0.341 f
  U6875/Y (CLKNAND2X2MTR)                                0.037      0.378 r
  U14925/Y (NOR2BX4MTR)                                  0.079      0.457 r
  U560/Y (NAND3BX2MTR)                                   0.082      0.539 f
  U10685/Y (OAI2BB1X4MTR)                                0.110      0.649 f
  U971/Y (INVX3MTR)                                      0.046      0.695 r
  U7036/Y (NAND2X4MTR)                                   0.047      0.742 f
  U7026/Y (INVX4MTR)                                     0.034      0.775 r
  U3914/Y (OAI21X3MTR)                                   0.058      0.834 f
  U3868/Y (INVX2MTR)                                     0.047      0.881 r
  U4316/Y (NAND2X3MTR)                                   0.049      0.930 f
  U9375/Y (INVX3MTR)                                     0.049      0.980 r
  U9605/Y (NAND2X6MTR)                                   0.056      1.035 f
  U11259/Y (AOI21X3MTR)                                  0.088      1.123 r
  U7113/Y (XNOR2X2MTR)                                   0.078      1.201 r
  U8314/Y (NOR2X2MTR)                                    0.054      1.255 f
  U7083/Y (AOI2BB1X4MTR)                                 0.066      1.321 r
  U6318/Y (INVX2MTR)                                     0.038      1.359 f
  U15281/Y (NOR2X4MTR)                                   0.068      1.427 r
  U14651/Y (OAI21BX2MTR)                                 0.062      1.488 f
  U0_BANK_TOP/vACC_1_reg_0__13_/D (DFFRHQX4MTR)          0.000      1.488 f
  data arrival time                                                 1.488

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_0__13_/CK (DFFRHQX4MTR)         0.000      1.600 r
  library setup time                                    -0.098      1.502
  data required time                                                1.502
  --------------------------------------------------------------------------
  data required time                                                1.502
  data arrival time                                                -1.488
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U1026/Y (INVX12MTR)                                    0.031      0.144 r
  U10636/Y (CLKNAND2X16MTR)                              0.044      0.188 f
  U15348/Y (CLKNAND2X16MTR)                              0.054      0.242 r
  U8457/Y (INVX8MTR)                                     0.046      0.288 f
  U5067/Y (NAND2BX1MTR)                                  0.130      0.418 f
  U13577/Y (NOR2X2MTR)                                   0.093      0.511 r
  U2564/Y (OAI21X2MTR)                                   0.088      0.599 f
  U8436/Y (AOI21X4MTR)                                   0.108      0.707 r
  U6628/Y (OAI21X2MTR)                                   0.069      0.776 f
  U572/Y (XNOR2X1MTR)                                    0.088      0.864 f
  U15640/Y (NOR2X4MTR)                                   0.090      0.954 r
  U462/Y (XNOR2X2MTR)                                    0.098      1.052 r
  U2845/Y (INVX2MTR)                                     0.047      1.099 f
  U4785/Y (MXI2X2MTR)                                    0.077      1.176 r
  U14326/Y (NOR3BX1MTR)                                  0.130      1.306 r
  U14324/Y (NAND3X2MTR)                                  0.085      1.391 f
  U2791/Y (INVX2MTR)                                     0.046      1.438 r
  U8696/Y (NOR2X1MTR)                                    0.043      1.481 f
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/D (DFFRHQX8MTR)
                                                         0.000      1.481 f
  data arrival time                                                 1.481

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.106      1.494
  data required time                                                1.494
  --------------------------------------------------------------------------
  data required time                                                1.494
  data arrival time                                                -1.481
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1710/Y (NAND3X8MTR)                                   0.112      0.263 f
  U1746/Y (BUFX10MTR)                                    0.102      0.365 f
  U1324/Y (INVX4MTR)                                     0.050      0.415 r
  U2308/Y (NAND2X1MTR)                                   0.061      0.477 f
  U6147/Y (CLKNAND2X2MTR)                                0.046      0.523 r
  U8184/Y (INVX2MTR)                                     0.033      0.556 f
  U15363/Y (NAND3X4MTR)                                  0.036      0.592 r
  U1063/Y (NAND2X4MTR)                                   0.043      0.636 f
  U979/Y (NAND2X3MTR)                                    0.045      0.680 r
  U787/Y (NAND2BX4MTR)                                   0.076      0.757 r
  U8142/Y (NAND2X2MTR)                                   0.047      0.804 f
  U6535/Y (INVX2MTR)                                     0.050      0.854 r
  U8190/Y (NAND2X4MTR)                                   0.061      0.915 f
  U10471/Y (OAI2B1X8MTR)                                 0.106      1.021 r
  U412/Y (NAND2X4MTR)                                    0.060      1.081 f
  U348/Y (NAND2X6MTR)                                    0.052      1.133 r
  U1699/Y (NAND2X8MTR)                                   0.055      1.189 f
  U1698/Y (BUFX8MTR)                                     0.091      1.280 f
  U4242/Y (MXI2X4MTR)                                    0.077      1.357 f
  U7909/Y (OAI2BB2X2MTR)                                 0.082      1.439 r
  U0_BANK_TOP/vACC_0_reg_7__0_/D (DFFRHQX1MTR)           0.000      1.439 r
  data arrival time                                                 1.439

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_7__0_/CK (DFFRHQX1MTR)          0.000      1.600 r
  library setup time                                    -0.148      1.452
  data required time                                                1.452
  --------------------------------------------------------------------------
  data required time                                                1.452
  data arrival time                                                -1.439
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 r
  U1363/Y (INVX4MTR)                                     0.042      0.171 f
  U7801/Y (INVX3MTR)                                     0.039      0.210 r
  U1333/Y (NAND2BX4MTR)                                  0.079      0.289 r
  U11450/Y (NAND2BX1MTR)                                 0.069      0.358 r
  U16439/Y (CLKNAND2X2MTR)                               0.042      0.400 f
  U10433/Y (NOR2X2MTR)                                   0.065      0.465 r
  U16440/Y (NAND4X4MTR)                                  0.095      0.561 f
  U3049/Y (INVX1MTR)                                     0.056      0.617 r
  U7904/Y (CLKNAND2X2MTR)                                0.057      0.674 f
  U4965/Y (NOR2X4MTR)                                    0.080      0.754 r
  U642/Y (OAI21X6MTR)                                    0.064      0.818 f
  U11184/Y (AOI21X4MTR)                                  0.093      0.911 r
  U1462/Y (OAI21X8MTR)                                   0.078      0.988 f
  U6476/Y (AOI21X2MTR)                                   0.099      1.087 r
  U5839/Y (XOR2X1MTR)                                    0.083      1.170 r
  U4246/Y (OAI2BB2X4MTR)                                 0.133      1.303 r
  U4238/Y (NOR2X4MTR)                                    0.047      1.350 f
  U6688/Y (OAI21BX1MTR)                                  0.060      1.410 r
  U0_BANK_TOP/vACC_1_reg_4__14_/D (DFFRQX4MTR)           0.000      1.410 r
  data arrival time                                                 1.410

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_4__14_/CK (DFFRQX4MTR)          0.000      1.600 r
  library setup time                                    -0.177      1.423
  data required time                                                1.423
  --------------------------------------------------------------------------
  data required time                                                1.423
  data arrival time                                                -1.410
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.121      0.121 r
  U1026/Y (INVX12MTR)                                    0.028      0.149 f
  U10636/Y (CLKNAND2X16MTR)                              0.034      0.183 r
  U11009/Y (CLKNAND2X16MTR)                              0.042      0.226 f
  U10222/Y (INVX4MTR)                                    0.064      0.289 r
  U8701/Y (INVX4MTR)                                     0.051      0.341 f
  U16753/Y (OAI2BB1X2MTR)                                0.046      0.387 r
  U6449/Y (NOR2X1MTR)                                    0.053      0.440 f
  U467/Y (OAI21X2MTR)                                    0.112      0.552 r
  U7629/Y (AOI21X4MTR)                                   0.089      0.641 f
  U15833/Y (OAI21X2MTR)                                  0.089      0.729 r
  U7641/Y (XNOR2X1MTR)                                   0.088      0.817 r
  U6519/Y (NOR2BX4MTR)                                   0.130      0.948 r
  U5875/Y (NOR2X2MTR)                                    0.050      0.998 f
  U4764/Y (OAI21X2MTR)                                   0.125      1.123 r
  U10286/Y (XNOR2X2MTR)                                  0.107      1.230 r
  U16208/Y (NAND4X2MTR)                                  0.105      1.335 f
  U1736/Y (NOR3X4MTR)                                    0.102      1.437 r
  U15252/Y (NOR2X2MTR)                                   0.045      1.482 f
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/D (DFFRHQX8MTR)
                                                         0.000      1.482 f
  data arrival time                                                 1.482

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.105      1.495
  data required time                                                1.495
  --------------------------------------------------------------------------
  data required time                                                1.495
  data arrival time                                                -1.482
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U12245/Y (NAND3X12MTR)                                 0.098      0.249 f
  U12144/Y (INVX20MTR)                                   0.054      0.302 r
  U1725/Y (INVX6MTR)                                     0.041      0.344 f
  U10229/Y (INVX3MTR)                                    0.054      0.397 r
  U1839/Y (AND2X1MTR)                                    0.091      0.488 r
  U8792/Y (AOI21X2MTR)                                   0.029      0.517 f
  U1069/Y (OAI21X2MTR)                                   0.084      0.601 r
  U776/Y (BUFX2MTR)                                      0.102      0.703 r
  U8748/Y (CLKNAND2X2MTR)                                0.137      0.840 f
  U5446/Y (INVX4MTR)                                     0.084      0.924 r
  U2390/Y (NAND2BX8MTR)                                  0.092      1.016 r
  U11416/Y (OR2X4MTR)                                    0.086      1.102 r
  U3767/Y (NOR2X8MTR)                                    0.036      1.139 f
  U133/Y (NAND2BX2MTR)                                   0.138      1.277 f
  U7995/Y (INVX1MTR)                                     0.052      1.329 r
  U5729/Y (OAI2BB1X2MTR)                                 0.091      1.420 r
  U0_BANK_TOP/vACC_0_reg_4__12_/D (DFFRQX4MTR)           0.000      1.420 r
  data arrival time                                                 1.420

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_4__12_/CK (DFFRQX4MTR)          0.000      1.600 r
  library setup time                                    -0.167      1.433
  data required time                                                1.433
  --------------------------------------------------------------------------
  data required time                                                1.433
  data arrival time                                                -1.420
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_181_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U1237/Y (CLKNAND2X12MTR)                               0.034      0.297 r
  U9688/Y (NAND2X8MTR)                                   0.053      0.350 f
  U10372/Y (INVX1MTR)                                    0.039      0.389 r
  U10405/Y (INVX1MTR)                                    0.050      0.439 f
  U3027/Y (AOI22X1MTR)                                   0.092      0.531 r
  U17454/Y (OAI211X2MTR)                                 0.112      0.643 f
  U584/Y (NOR2X2MTR)                                     0.114      0.757 r
  U4736/Y (NAND3X2MTR)                                   0.130      0.888 f
  U431/Y (NOR2X2MTR)                                     0.115      1.003 r
  U17731/Y (NAND2X2MTR)                                  0.108      1.111 f
  U13775/Y (OAI22X1MTR)                                  0.089      1.200 r
  U14282/Y (AOI21X1MTR)                                  0.055      1.256 f
  U10985/Y (NAND4BX2MTR)                                 0.073      1.328 r
  U9164/Y (INVX2MTR)                                     0.046      1.374 f
  U15104/Y (NOR2X1MTR)                                   0.046      1.421 r
  PIM_result_reg_181_/D (DFFRQX2MTR)                     0.000      1.421 r
  data arrival time                                                 1.421

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_181_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.166      1.434
  data required time                                                1.434
  --------------------------------------------------------------------------
  data required time                                                1.434
  data arrival time                                                -1.421
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U1666/Y (INVX12MTR)                                    0.037      0.174 f
  U1661/Y (NAND3X12MTR)                                  0.045      0.220 r
  U1726/Y (INVX12MTR)                                    0.041      0.260 f
  U9753/Y (INVX6MTR)                                     0.037      0.298 r
  U9752/Y (INVX1MTR)                                     0.044      0.341 f
  U6875/Y (CLKNAND2X2MTR)                                0.037      0.378 r
  U14925/Y (NOR2BX4MTR)                                  0.079      0.457 r
  U560/Y (NAND3BX2MTR)                                   0.082      0.539 f
  U10685/Y (OAI2BB1X4MTR)                                0.110      0.649 f
  U971/Y (INVX3MTR)                                      0.046      0.695 r
  U7036/Y (NAND2X4MTR)                                   0.047      0.742 f
  U7026/Y (INVX4MTR)                                     0.034      0.775 r
  U3914/Y (OAI21X3MTR)                                   0.058      0.834 f
  U3868/Y (INVX2MTR)                                     0.047      0.881 r
  U4316/Y (NAND2X3MTR)                                   0.049      0.930 f
  U9375/Y (INVX3MTR)                                     0.049      0.980 r
  U9605/Y (NAND2X6MTR)                                   0.056      1.035 f
  U11259/Y (AOI21X3MTR)                                  0.088      1.123 r
  U7113/Y (XNOR2X2MTR)                                   0.078      1.201 r
  U8314/Y (NOR2X2MTR)                                    0.054      1.255 f
  U7083/Y (AOI2BB1X4MTR)                                 0.066      1.321 r
  U6318/Y (INVX2MTR)                                     0.038      1.359 f
  U15281/Y (NOR2X4MTR)                                   0.068      1.427 r
  U9007/Y (OAI21BX2MTR)                                  0.062      1.488 f
  U0_BANK_TOP/vACC_2_reg_0__13_/D (DFFRHQX4MTR)          0.000      1.488 f
  data arrival time                                                 1.488

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_0__13_/CK (DFFRHQX4MTR)         0.000      1.600 r
  library setup time                                    -0.098      1.502
  data required time                                                1.502
  --------------------------------------------------------------------------
  data required time                                                1.502
  data arrival time                                                -1.488
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_3_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_3_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_3_/Q (DFFRHQX1MTR)
                                                         0.164      0.164 f
  U6947/Y (AND2X4MTR)                                    0.107      0.271 f
  U6259/Y (INVX3MTR)                                     0.050      0.321 r
  U13186/Y (OAI22X1MTR)                                  0.065      0.387 f
  U11233/Y (OR2X2MTR)                                    0.108      0.495 f
  U3093/Y (NOR2X2MTR)                                    0.077      0.571 r
  U14696/Y (OAI2BB1X4MTR)                                0.063      0.635 f
  U3995/Y (INVX3MTR)                                     0.047      0.682 r
  U6679/Y (NAND2X2MTR)                                   0.063      0.746 f
  U5968/Y (AOI21X4MTR)                                   0.098      0.844 r
  U1480/Y (OAI21X4MTR)                                   0.068      0.912 f
  U5865/Y (NAND2X4MTR)                                   0.044      0.956 r
  U8582/Y (NAND2X2MTR)                                   0.066      1.022 f
  U1540/Y (AOI21X2MTR)                                   0.093      1.115 r
  U8024/Y (XNOR2X2MTR)                                   0.082      1.197 r
  U7152/Y (NAND2X2MTR)                                   0.069      1.266 f
  U6382/Y (NAND3X4MTR)                                   0.057      1.324 r
  U6350/Y (MXI2X4MTR)                                    0.065      1.389 f
  U17927/Y (OAI22X2MTR)                                  0.067      1.456 r
  U0_BANK_TOP/vACC_1_reg_6__2_/D (DFFRHQX2MTR)           0.000      1.456 r
  data arrival time                                                 1.456

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_6__2_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.130      1.470
  data required time                                                1.470
  --------------------------------------------------------------------------
  data required time                                                1.470
  data arrival time                                                -1.456
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U12245/Y (NAND3X12MTR)                                 0.098      0.249 f
  U12144/Y (INVX20MTR)                                   0.054      0.302 r
  U755/Y (INVX6MTR)                                      0.039      0.341 f
  U1360/Y (INVX6MTR)                                     0.037      0.378 r
  U1724/Y (INVX4MTR)                                     0.037      0.415 f
  U11316/Y (NOR2BX2MTR)                                  0.062      0.477 r
  U10613/Y (INVX2MTR)                                    0.039      0.517 f
  U1195/Y (NAND3X4MTR)                                   0.036      0.552 r
  U11063/Y (NAND2X2MTR)                                  0.052      0.604 f
  U10992/Y (NAND2X4MTR)                                  0.061      0.665 r
  U10982/Y (INVX2MTR)                                    0.036      0.701 f
  U908/Y (NAND2X3MTR)                                    0.048      0.749 r
  U537/Y (NAND2X2MTR)                                    0.074      0.823 f
  U8162/Y (NOR2X3MTR)                                    0.101      0.924 r
  U9588/Y (AOI21X8MTR)                                   0.082      1.006 f
  U11166/Y (NOR2X3MTR)                                   0.070      1.076 r
  U1511/Y (AOI21X2MTR)                                   0.062      1.138 f
  U16478/Y (XNOR2X2MTR)                                  0.081      1.219 f
  U15540/Y (AOI2BB1X8MTR)                                0.111      1.330 f
  U11356/Y (OA22X1MTR)                                   0.161      1.491 f
  U0_BANK_TOP/vACC_2_reg_1__15_/D (DFFSX2MTR)            0.000      1.491 f
  data arrival time                                                 1.491

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_1__15_/CK (DFFSX2MTR)           0.000      1.600 r
  library setup time                                    -0.095      1.505
  data required time                                                1.505
  --------------------------------------------------------------------------
  data required time                                                1.505
  data arrival time                                                -1.491
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U12245/Y (NAND3X12MTR)                                 0.098      0.249 f
  U12144/Y (INVX20MTR)                                   0.054      0.302 r
  U755/Y (INVX6MTR)                                      0.039      0.341 f
  U1360/Y (INVX6MTR)                                     0.037      0.378 r
  U1724/Y (INVX4MTR)                                     0.037      0.415 f
  U11316/Y (NOR2BX2MTR)                                  0.062      0.477 r
  U10613/Y (INVX2MTR)                                    0.039      0.517 f
  U1195/Y (NAND3X4MTR)                                   0.036      0.552 r
  U11063/Y (NAND2X2MTR)                                  0.052      0.604 f
  U10992/Y (NAND2X4MTR)                                  0.061      0.665 r
  U10982/Y (INVX2MTR)                                    0.036      0.701 f
  U908/Y (NAND2X3MTR)                                    0.048      0.749 r
  U537/Y (NAND2X2MTR)                                    0.074      0.823 f
  U8162/Y (NOR2X3MTR)                                    0.101      0.924 r
  U9588/Y (AOI21X8MTR)                                   0.082      1.006 f
  U11166/Y (NOR2X3MTR)                                   0.070      1.076 r
  U1511/Y (AOI21X2MTR)                                   0.062      1.138 f
  U16478/Y (XNOR2X2MTR)                                  0.081      1.219 f
  U15540/Y (AOI2BB1X8MTR)                                0.111      1.330 f
  U14755/Y (OA22X1MTR)                                   0.161      1.491 f
  U0_BANK_TOP/vACC_1_reg_1__15_/D (DFFSX2MTR)            0.000      1.491 f
  data arrival time                                                 1.491

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_1__15_/CK (DFFSX2MTR)           0.000      1.600 r
  library setup time                                    -0.095      1.505
  data required time                                                1.505
  --------------------------------------------------------------------------
  data required time                                                1.505
  data arrival time                                                -1.491
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U1666/Y (INVX12MTR)                                    0.037      0.174 f
  U1661/Y (NAND3X12MTR)                                  0.045      0.220 r
  U1726/Y (INVX12MTR)                                    0.041      0.260 f
  U9753/Y (INVX6MTR)                                     0.037      0.298 r
  U9752/Y (INVX1MTR)                                     0.044      0.341 f
  U6875/Y (CLKNAND2X2MTR)                                0.037      0.378 r
  U14925/Y (NOR2BX4MTR)                                  0.079      0.457 r
  U560/Y (NAND3BX2MTR)                                   0.082      0.539 f
  U10685/Y (OAI2BB1X4MTR)                                0.110      0.649 f
  U971/Y (INVX3MTR)                                      0.046      0.695 r
  U7036/Y (NAND2X4MTR)                                   0.047      0.742 f
  U7026/Y (INVX4MTR)                                     0.034      0.775 r
  U3914/Y (OAI21X3MTR)                                   0.058      0.834 f
  U3868/Y (INVX2MTR)                                     0.047      0.881 r
  U4316/Y (NAND2X3MTR)                                   0.049      0.930 f
  U9375/Y (INVX3MTR)                                     0.049      0.980 r
  U9605/Y (NAND2X6MTR)                                   0.056      1.035 f
  U11259/Y (AOI21X3MTR)                                  0.088      1.123 r
  U7113/Y (XNOR2X2MTR)                                   0.078      1.201 r
  U8314/Y (NOR2X2MTR)                                    0.054      1.255 f
  U7083/Y (AOI2BB1X4MTR)                                 0.066      1.321 r
  U6318/Y (INVX2MTR)                                     0.038      1.359 f
  U15281/Y (NOR2X4MTR)                                   0.068      1.427 r
  U15270/Y (OAI21BX2MTR)                                 0.062      1.488 f
  U0_BANK_TOP/vACC_3_reg_0__13_/D (DFFRHQX4MTR)          0.000      1.488 f
  data arrival time                                                 1.488

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_0__13_/CK (DFFRHQX4MTR)         0.000      1.600 r
  library setup time                                    -0.098      1.502
  data required time                                                1.502
  --------------------------------------------------------------------------
  data required time                                                1.502
  data arrival time                                                -1.488
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.125      0.125 r
  U968/Y (INVX6MTR)                                      0.034      0.159 f
  U10325/Y (INVX4MTR)                                    0.048      0.207 r
  U10800/Y (NOR2BX4MTR)                                  0.045      0.252 f
  U4647/Y (INVX2MTR)                                     0.033      0.284 r
  U6925/Y (AOI2BB2X1MTR)                                 0.092      0.376 r
  U7658/Y (NAND3BX2MTR)                                  0.076      0.452 f
  U6132/Y (AOI21X2MTR)                                   0.085      0.537 r
  U6799/Y (NAND3X4MTR)                                   0.077      0.615 f
  U6064/Y (INVX4MTR)                                     0.054      0.668 r
  U771/Y (NOR2X4MTR)                                     0.045      0.714 f
  U2406/Y (NOR2X2MTR)                                    0.107      0.821 r
  U10557/Y (AOI21X6MTR)                                  0.073      0.893 f
  U10798/Y (OAI21X6MTR)                                  0.088      0.981 r
  U1577/Y (BUFX10MTR)                                    0.086      1.067 r
  U8054/Y (AOI21X3MTR)                                   0.051      1.118 f
  U234/Y (XNOR2X2MTR)                                    0.074      1.192 f
  U7145/Y (NAND2X2MTR)                                   0.050      1.242 r
  U7078/Y (OAI211X4MTR)                                  0.085      1.326 f
  U7061/Y (OAI2B1X4MTR)                                  0.100      1.426 r
  U9040/Y (OAI22X2MTR)                                   0.059      1.486 f
  U0_BANK_TOP/vACC_3_reg_2__6_/D (DFFRHQX4MTR)           0.000      1.486 f
  data arrival time                                                 1.486

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_2__6_/CK (DFFRHQX4MTR)          0.000      1.600 r
  library setup time                                    -0.100      1.500
  data required time                                                1.500
  --------------------------------------------------------------------------
  data required time                                                1.500
  data arrival time                                                -1.486
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_3_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_3_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_3_/Q (DFFRHQX1MTR)
                                                         0.164      0.164 f
  U6947/Y (AND2X4MTR)                                    0.107      0.271 f
  U6259/Y (INVX3MTR)                                     0.050      0.321 r
  U13186/Y (OAI22X1MTR)                                  0.065      0.387 f
  U11233/Y (OR2X2MTR)                                    0.108      0.495 f
  U3093/Y (NOR2X2MTR)                                    0.077      0.571 r
  U14696/Y (OAI2BB1X4MTR)                                0.063      0.635 f
  U3995/Y (INVX3MTR)                                     0.047      0.682 r
  U6679/Y (NAND2X2MTR)                                   0.063      0.746 f
  U5968/Y (AOI21X4MTR)                                   0.098      0.844 r
  U1480/Y (OAI21X4MTR)                                   0.068      0.912 f
  U5865/Y (NAND2X4MTR)                                   0.044      0.956 r
  U8582/Y (NAND2X2MTR)                                   0.066      1.022 f
  U1540/Y (AOI21X2MTR)                                   0.093      1.115 r
  U8024/Y (XNOR2X2MTR)                                   0.082      1.197 r
  U7152/Y (NAND2X2MTR)                                   0.069      1.266 f
  U6382/Y (NAND3X4MTR)                                   0.057      1.324 r
  U6350/Y (MXI2X4MTR)                                    0.065      1.389 f
  U17925/Y (OAI22X2MTR)                                  0.067      1.456 r
  U0_BANK_TOP/vACC_2_reg_6__2_/D (DFFRHQX2MTR)           0.000      1.456 r
  data arrival time                                                 1.456

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_6__2_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.129      1.471
  data required time                                                1.471
  --------------------------------------------------------------------------
  data required time                                                1.471
  data arrival time                                                -1.456
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_52_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U10440/Y (NOR2X8MTR)                                   0.058      0.248 r
  U15327/Y (NAND3X6MTR)                                  0.063      0.311 f
  U16513/Y (OAI2B1X8MTR)                                 0.046      0.358 r
  U1983/Y (INVX2MTR)                                     0.067      0.425 f
  U9883/Y (INVX3MTR)                                     0.068      0.493 r
  U9882/Y (BUFX2MTR)                                     0.112      0.605 r
  U17456/Y (CLKNAND2X2MTR)                               0.067      0.672 f
  U17457/Y (OAI211X4MTR)                                 0.070      0.742 r
  U376/Y (NOR2BX2MTR)                                    0.066      0.808 f
  U11298/Y (NAND3BX4MTR)                                 0.065      0.873 r
  U16259/Y (NOR2X8MTR)                                   0.038      0.912 f
  U9274/Y (NAND2X2MTR)                                   0.097      1.009 r
  U13546/Y (NOR2X1MTR)                                   0.053      1.062 f
  U4786/Y (AOI211X1MTR)                                  0.096      1.158 r
  U10990/Y (OAI211X2MTR)                                 0.087      1.245 f
  U5798/Y (AOI211X2MTR)                                  0.168      1.413 r
  U14647/Y (NOR2X1MTR)                                   0.066      1.480 f
  PIM_result_reg_52_/D (DFFRHQX4MTR)                     0.000      1.480 f
  data arrival time                                                 1.480

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_52_/CK (DFFRHQX4MTR)                    0.000      1.600 r
  library setup time                                    -0.106      1.494
  data required time                                                1.494
  --------------------------------------------------------------------------
  data required time                                                1.494
  data arrival time                                                -1.480
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_180_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U10440/Y (NOR2X8MTR)                                   0.058      0.248 r
  U15327/Y (NAND3X6MTR)                                  0.063      0.311 f
  U16513/Y (OAI2B1X8MTR)                                 0.046      0.358 r
  U1983/Y (INVX2MTR)                                     0.067      0.425 f
  U9883/Y (INVX3MTR)                                     0.068      0.493 r
  U9882/Y (BUFX2MTR)                                     0.112      0.605 r
  U17456/Y (CLKNAND2X2MTR)                               0.067      0.672 f
  U17457/Y (OAI211X4MTR)                                 0.070      0.742 r
  U376/Y (NOR2BX2MTR)                                    0.066      0.808 f
  U11298/Y (NAND3BX4MTR)                                 0.065      0.873 r
  U16259/Y (NOR2X8MTR)                                   0.038      0.912 f
  U9274/Y (NAND2X2MTR)                                   0.097      1.009 r
  U13546/Y (NOR2X1MTR)                                   0.053      1.062 f
  U4786/Y (AOI211X1MTR)                                  0.096      1.158 r
  U10990/Y (OAI211X2MTR)                                 0.087      1.245 f
  U5798/Y (AOI211X2MTR)                                  0.168      1.413 r
  U14646/Y (NOR2X1MTR)                                   0.066      1.480 f
  PIM_result_reg_180_/D (DFFRHQX4MTR)                    0.000      1.480 f
  data arrival time                                                 1.480

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_180_/CK (DFFRHQX4MTR)                   0.000      1.600 r
  library setup time                                    -0.106      1.494
  data required time                                                1.494
  --------------------------------------------------------------------------
  data required time                                                1.494
  data arrival time                                                -1.480
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_308_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U10440/Y (NOR2X8MTR)                                   0.058      0.248 r
  U15327/Y (NAND3X6MTR)                                  0.063      0.311 f
  U16513/Y (OAI2B1X8MTR)                                 0.046      0.358 r
  U1983/Y (INVX2MTR)                                     0.067      0.425 f
  U9883/Y (INVX3MTR)                                     0.068      0.493 r
  U9882/Y (BUFX2MTR)                                     0.112      0.605 r
  U17456/Y (CLKNAND2X2MTR)                               0.067      0.672 f
  U17457/Y (OAI211X4MTR)                                 0.070      0.742 r
  U376/Y (NOR2BX2MTR)                                    0.066      0.808 f
  U11298/Y (NAND3BX4MTR)                                 0.065      0.873 r
  U16259/Y (NOR2X8MTR)                                   0.038      0.912 f
  U9274/Y (NAND2X2MTR)                                   0.097      1.009 r
  U13546/Y (NOR2X1MTR)                                   0.053      1.062 f
  U4786/Y (AOI211X1MTR)                                  0.096      1.158 r
  U10990/Y (OAI211X2MTR)                                 0.087      1.245 f
  U5798/Y (AOI211X2MTR)                                  0.168      1.413 r
  U14645/Y (NOR2X1MTR)                                   0.066      1.480 f
  PIM_result_reg_308_/D (DFFRHQX4MTR)                    0.000      1.480 f
  data arrival time                                                 1.480

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_308_/CK (DFFRHQX4MTR)                   0.000      1.600 r
  library setup time                                    -0.106      1.494
  data required time                                                1.494
  --------------------------------------------------------------------------
  data required time                                                1.494
  data arrival time                                                -1.480
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_436_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U10440/Y (NOR2X8MTR)                                   0.058      0.248 r
  U15327/Y (NAND3X6MTR)                                  0.063      0.311 f
  U16513/Y (OAI2B1X8MTR)                                 0.046      0.358 r
  U1983/Y (INVX2MTR)                                     0.067      0.425 f
  U9883/Y (INVX3MTR)                                     0.068      0.493 r
  U9882/Y (BUFX2MTR)                                     0.112      0.605 r
  U17456/Y (CLKNAND2X2MTR)                               0.067      0.672 f
  U17457/Y (OAI211X4MTR)                                 0.070      0.742 r
  U376/Y (NOR2BX2MTR)                                    0.066      0.808 f
  U11298/Y (NAND3BX4MTR)                                 0.065      0.873 r
  U16259/Y (NOR2X8MTR)                                   0.038      0.912 f
  U9274/Y (NAND2X2MTR)                                   0.097      1.009 r
  U13546/Y (NOR2X1MTR)                                   0.053      1.062 f
  U4786/Y (AOI211X1MTR)                                  0.096      1.158 r
  U10990/Y (OAI211X2MTR)                                 0.087      1.245 f
  U5798/Y (AOI211X2MTR)                                  0.168      1.413 r
  U14644/Y (NOR2X1MTR)                                   0.066      1.480 f
  PIM_result_reg_436_/D (DFFRHQX4MTR)                    0.000      1.480 f
  data arrival time                                                 1.480

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_436_/CK (DFFRHQX4MTR)                   0.000      1.600 r
  library setup time                                    -0.106      1.494
  data required time                                                1.494
  --------------------------------------------------------------------------
  data required time                                                1.494
  data arrival time                                                -1.480
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_437_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U1237/Y (CLKNAND2X12MTR)                               0.034      0.297 r
  U9688/Y (NAND2X8MTR)                                   0.053      0.350 f
  U10372/Y (INVX1MTR)                                    0.039      0.389 r
  U10405/Y (INVX1MTR)                                    0.050      0.439 f
  U3027/Y (AOI22X1MTR)                                   0.092      0.531 r
  U17454/Y (OAI211X2MTR)                                 0.112      0.643 f
  U584/Y (NOR2X2MTR)                                     0.114      0.757 r
  U4736/Y (NAND3X2MTR)                                   0.130      0.888 f
  U431/Y (NOR2X2MTR)                                     0.115      1.003 r
  U17731/Y (NAND2X2MTR)                                  0.108      1.111 f
  U13775/Y (OAI22X1MTR)                                  0.089      1.200 r
  U14282/Y (AOI21X1MTR)                                  0.055      1.256 f
  U10985/Y (NAND4BX2MTR)                                 0.073      1.328 r
  U9164/Y (INVX2MTR)                                     0.046      1.374 f
  U14993/Y (NOR2X1MTR)                                   0.046      1.421 r
  PIM_result_reg_437_/D (DFFRQX2MTR)                     0.000      1.421 r
  data arrival time                                                 1.421

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_437_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.165      1.435
  data required time                                                1.435
  --------------------------------------------------------------------------
  data required time                                                1.435
  data arrival time                                                -1.421
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_53_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U1237/Y (CLKNAND2X12MTR)                               0.034      0.297 r
  U9688/Y (NAND2X8MTR)                                   0.053      0.350 f
  U10372/Y (INVX1MTR)                                    0.039      0.389 r
  U10405/Y (INVX1MTR)                                    0.050      0.439 f
  U3027/Y (AOI22X1MTR)                                   0.092      0.531 r
  U17454/Y (OAI211X2MTR)                                 0.112      0.643 f
  U584/Y (NOR2X2MTR)                                     0.114      0.757 r
  U4736/Y (NAND3X2MTR)                                   0.130      0.888 f
  U431/Y (NOR2X2MTR)                                     0.115      1.003 r
  U17731/Y (NAND2X2MTR)                                  0.108      1.111 f
  U13775/Y (OAI22X1MTR)                                  0.089      1.200 r
  U14282/Y (AOI21X1MTR)                                  0.055      1.256 f
  U10985/Y (NAND4BX2MTR)                                 0.073      1.328 r
  U9164/Y (INVX2MTR)                                     0.046      1.374 f
  U15157/Y (NOR2X1MTR)                                   0.046      1.421 r
  PIM_result_reg_53_/D (DFFRQX2MTR)                      0.000      1.421 r
  data arrival time                                                 1.421

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_53_/CK (DFFRQX2MTR)                     0.000      1.600 r
  library setup time                                    -0.165      1.435
  data required time                                                1.435
  --------------------------------------------------------------------------
  data required time                                                1.435
  data arrival time                                                -1.421
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U1026/Y (INVX12MTR)                                    0.031      0.144 r
  U10636/Y (CLKNAND2X16MTR)                              0.044      0.188 f
  U15348/Y (CLKNAND2X16MTR)                              0.054      0.242 r
  U15347/Y (INVX12MTR)                                   0.041      0.282 f
  U1162/Y (INVX6MTR)                                     0.051      0.334 r
  U16661/Y (NAND2X2MTR)                                  0.070      0.403 f
  U10051/Y (NOR2X4MTR)                                   0.074      0.477 r
  U2598/Y (OAI21X2MTR)                                   0.079      0.556 f
  U11258/Y (AOI21X4MTR)                                  0.107      0.663 r
  U16907/Y (XOR2X2MTR)                                   0.134      0.797 r
  U17385/Y (NAND2X2MTR)                                  0.064      0.861 f
  U17387/Y (AOI21X2MTR)                                  0.102      0.963 r
  U10655/Y (OAI2BB1X4MTR)                                0.114      1.077 r
  U3281/Y (NAND2X3MTR)                                   0.045      1.122 f
  U7269/Y (CLKNAND2X2MTR)                                0.049      1.170 r
  U8041/Y (XNOR2X2MTR)                                   0.096      1.267 r
  U10653/Y (OAI2B11X4MTR)                                0.109      1.375 f
  U7122/Y (NOR2X2MTR)                                    0.065      1.441 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/D (DFFRHQX1MTR)
                                                         0.000      1.441 r
  data arrival time                                                 1.441

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/CK (DFFRHQX1MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.145      1.455
  data required time                                                1.455
  --------------------------------------------------------------------------
  data required time                                                1.455
  data arrival time                                                -1.441
  --------------------------------------------------------------------------
  slack (MET)                                                       0.015


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U1026/Y (INVX12MTR)                                    0.031      0.144 r
  U10636/Y (CLKNAND2X16MTR)                              0.044      0.188 f
  U11009/Y (CLKNAND2X16MTR)                              0.039      0.227 r
  U10709/Y (NAND2X12MTR)                                 0.042      0.269 f
  U2141/Y (INVX20MTR)                                    0.047      0.316 r
  U10996/Y (INVX20MTR)                                   0.043      0.359 f
  U10462/Y (BUFX14MTR)                                   0.072      0.431 f
  U10997/Y (NOR2X12MTR)                                  0.048      0.479 r
  U743/Y (AND2X6MTR)                                     0.112      0.591 r
  U10632/Y (XNOR2X8MTR)                                  0.083      0.674 r
  U10631/Y (XNOR2X4MTR)                                  0.101      0.775 r
  U10451/Y (OAI21X3MTR)                                  0.068      0.843 f
  U15881/Y (OAI2BB1X4MTR)                                0.060      0.903 r
  U13615/Y (XNOR2X8MTR)                                  0.077      0.980 r
  U13566/Y (XNOR2X8MTR)                                  0.101      1.081 r
  U10995/Y (NAND2X8MTR)                                  0.058      1.139 f
  U15944/Y (AOI21X8MTR)                                  0.091      1.231 r
  U15370/Y (AOI21X8MTR)                                  0.059      1.290 f
  U16202/Y (OAI21BX4MTR)                                 0.068      1.358 r
  U9036/Y (XNOR2X1MTR)                                   0.077      1.435 r
  U16171/Y (NOR2X1MTR)                                   0.052      1.487 f
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_9_/D (DFFRHQX4MTR)
                                                         0.000      1.487 f
  data arrival time                                                 1.487

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.099      1.501
  data required time                                                1.501
  --------------------------------------------------------------------------
  data required time                                                1.501
  data arrival time                                                -1.487
  --------------------------------------------------------------------------
  slack (MET)                                                       0.015


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_295_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/CK (DFFRHQX8MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrr_reg/Q (DFFRHQX8MTR)       0.112      0.112 r
  U1944/Y (INVX4MTR)                                     0.040      0.152 f
  U2740/Y (NOR2X5MTR)                                    0.075      0.227 r
  U1218/Y (NAND3X8MTR)                                   0.103      0.330 f
  U9688/Y (NAND2X8MTR)                                   0.073      0.403 r
  U1882/Y (BUFX6MTR)                                     0.090      0.493 r
  U15257/Y (INVX4MTR)                                    0.041      0.534 f
  U15588/Y (OAI21X2MTR)                                  0.080      0.613 r
  U9469/Y (NOR2X3MTR)                                    0.067      0.680 f
  U9663/Y (NAND2X4MTR)                                   0.056      0.736 r
  U4391/Y (INVX2MTR)                                     0.036      0.772 f
  U8201/Y (CLKNAND2X4MTR)                                0.041      0.813 r
  U2864/Y (INVX1MTR)                                     0.041      0.853 f
  U17641/Y (NAND2X2MTR)                                  0.072      0.925 r
  U12302/Y (OAI21X1MTR)                                  0.097      1.023 f
  U17642/Y (NAND2X1MTR)                                  0.052      1.074 r
  U9160/Y (NAND4X1MTR)                                   0.116      1.190 f
  U127/Y (NOR4X1MTR)                                     0.198      1.388 r
  U15055/Y (NOR2X1MTR)                                   0.065      1.453 f
  PIM_result_reg_295_/D (DFFRQX1MTR)                     0.000      1.453 f
  data arrival time                                                 1.453

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_295_/CK (DFFRQX1MTR)                    0.000      1.600 r
  library setup time                                    -0.133      1.467
  data required time                                                1.467
  --------------------------------------------------------------------------
  data required time                                                1.467
  data arrival time                                                -1.453
  --------------------------------------------------------------------------
  slack (MET)                                                       0.015


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.121      0.121 r
  U1026/Y (INVX12MTR)                                    0.028      0.149 f
  U10636/Y (CLKNAND2X16MTR)                              0.034      0.183 r
  U11009/Y (CLKNAND2X16MTR)                              0.042      0.226 f
  U10222/Y (INVX4MTR)                                    0.064      0.289 r
  U1037/Y (BUFX4MTR)                                     0.085      0.375 r
  U6733/Y (OAI21X1MTR)                                   0.073      0.448 f
  U848/Y (NOR2X2MTR)                                     0.145      0.593 r
  U8577/Y (BUFX4MTR)                                     0.112      0.704 r
  U8462/Y (INVX2MTR)                                     0.035      0.740 f
  U16887/Y (NAND2BX2MTR)                                 0.097      0.837 f
  U16888/Y (INVX2MTR)                                    0.062      0.899 r
  U7316/Y (NAND2X2MTR)                                   0.064      0.963 f
  U11297/Y (OAI2BB1X4MTR)                                0.047      1.010 r
  U7237/Y (CLKNAND2X2MTR)                                0.043      1.052 f
  U5831/Y (NAND2X2MTR)                                   0.052      1.104 r
  U16157/Y (INVX2MTR)                                    0.036      1.141 f
  U17283/Y (XNOR2X2MTR)                                  0.088      1.228 r
  U11720/Y (NAND4X2MTR)                                  0.115      1.343 f
  U2782/Y (NOR2X2MTR)                                    0.099      1.442 r
  U11342/Y (AOI211X2MTR)                                 0.042      1.484 f
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/D (DFFRHQX4MTR)
                                                         0.000      1.484 f
  data arrival time                                                 1.484

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/CK (DFFRHQX4MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.101      1.499
  data required time                                                1.499
  --------------------------------------------------------------------------
  data required time                                                1.499
  data arrival time                                                -1.484
  --------------------------------------------------------------------------
  slack (MET)                                                       0.015


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_354_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U1156/Y (CLKNAND2X8MTR)                                0.061      0.355 f
  U4581/Y (INVX8MTR)                                     0.046      0.401 r
  U16565/Y (INVX4MTR)                                    0.043      0.443 f
  U2624/Y (NAND2X1MTR)                                   0.037      0.481 r
  U11053/Y (CLKNAND2X2MTR)                               0.042      0.523 f
  U4971/Y (NOR2X2MTR)                                    0.118      0.640 r
  U2409/Y (NAND2X2MTR)                                   0.090      0.730 f
  U591/Y (NOR2X2MTR)                                     0.108      0.838 r
  U5888/Y (NAND2X2MTR)                                   0.079      0.917 f
  U2276/Y (NOR2X4MTR)                                    0.082      0.999 r
  U2254/Y (NAND2X2MTR)                                   0.077      1.076 f
  U2243/Y (INVX2MTR)                                     0.050      1.126 r
  U17748/Y (NAND2X2MTR)                                  0.057      1.183 f
  U5886/Y (INVX1MTR)                                     0.050      1.233 r
  U7979/Y (CLKNAND2X2MTR)                                0.044      1.277 f
  U9113/Y (NAND4X2MTR)                                   0.054      1.331 r
  U15035/Y (AND2X1MTR)                                   0.089      1.420 r
  PIM_result_reg_354_/D (DFFRQX1MTR)                     0.000      1.420 r
  data arrival time                                                 1.420

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_354_/CK (DFFRQX1MTR)                    0.000      1.600 r
  library setup time                                    -0.165      1.435
  data required time                                                1.435
  --------------------------------------------------------------------------
  data required time                                                1.435
  data arrival time                                                -1.420
  --------------------------------------------------------------------------
  slack (MET)                                                       0.015


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_226_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U1156/Y (CLKNAND2X8MTR)                                0.061      0.355 f
  U4581/Y (INVX8MTR)                                     0.046      0.401 r
  U16565/Y (INVX4MTR)                                    0.043      0.443 f
  U2624/Y (NAND2X1MTR)                                   0.037      0.481 r
  U11053/Y (CLKNAND2X2MTR)                               0.042      0.523 f
  U4971/Y (NOR2X2MTR)                                    0.118      0.640 r
  U2409/Y (NAND2X2MTR)                                   0.090      0.730 f
  U591/Y (NOR2X2MTR)                                     0.108      0.838 r
  U5888/Y (NAND2X2MTR)                                   0.079      0.917 f
  U2276/Y (NOR2X4MTR)                                    0.082      0.999 r
  U2254/Y (NAND2X2MTR)                                   0.077      1.076 f
  U2243/Y (INVX2MTR)                                     0.050      1.126 r
  U17748/Y (NAND2X2MTR)                                  0.057      1.183 f
  U5886/Y (INVX1MTR)                                     0.050      1.233 r
  U7979/Y (CLKNAND2X2MTR)                                0.044      1.277 f
  U9113/Y (NAND4X2MTR)                                   0.054      1.331 r
  U15089/Y (AND2X1MTR)                                   0.089      1.420 r
  PIM_result_reg_226_/D (DFFRQX1MTR)                     0.000      1.420 r
  data arrival time                                                 1.420

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_226_/CK (DFFRQX1MTR)                    0.000      1.600 r
  library setup time                                    -0.165      1.435
  data required time                                                1.435
  --------------------------------------------------------------------------
  data required time                                                1.435
  data arrival time                                                -1.420
  --------------------------------------------------------------------------
  slack (MET)                                                       0.015


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_98_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U1156/Y (CLKNAND2X8MTR)                                0.061      0.355 f
  U4581/Y (INVX8MTR)                                     0.046      0.401 r
  U16565/Y (INVX4MTR)                                    0.043      0.443 f
  U2624/Y (NAND2X1MTR)                                   0.037      0.481 r
  U11053/Y (CLKNAND2X2MTR)                               0.042      0.523 f
  U4971/Y (NOR2X2MTR)                                    0.118      0.640 r
  U2409/Y (NAND2X2MTR)                                   0.090      0.730 f
  U591/Y (NOR2X2MTR)                                     0.108      0.838 r
  U5888/Y (NAND2X2MTR)                                   0.079      0.917 f
  U2276/Y (NOR2X4MTR)                                    0.082      0.999 r
  U2254/Y (NAND2X2MTR)                                   0.077      1.076 f
  U2243/Y (INVX2MTR)                                     0.050      1.126 r
  U17748/Y (NAND2X2MTR)                                  0.057      1.183 f
  U5886/Y (INVX1MTR)                                     0.050      1.233 r
  U7979/Y (CLKNAND2X2MTR)                                0.044      1.277 f
  U9113/Y (NAND4X2MTR)                                   0.054      1.331 r
  U15142/Y (AND2X1MTR)                                   0.089      1.420 r
  PIM_result_reg_98_/D (DFFRQX1MTR)                      0.000      1.420 r
  data arrival time                                                 1.420

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_98_/CK (DFFRQX1MTR)                     0.000      1.600 r
  library setup time                                    -0.165      1.435
  data required time                                                1.435
  --------------------------------------------------------------------------
  data required time                                                1.435
  data arrival time                                                -1.420
  --------------------------------------------------------------------------
  slack (MET)                                                       0.015


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_482_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U1156/Y (CLKNAND2X8MTR)                                0.061      0.355 f
  U4581/Y (INVX8MTR)                                     0.046      0.401 r
  U16565/Y (INVX4MTR)                                    0.043      0.443 f
  U2624/Y (NAND2X1MTR)                                   0.037      0.481 r
  U11053/Y (CLKNAND2X2MTR)                               0.042      0.523 f
  U4971/Y (NOR2X2MTR)                                    0.118      0.640 r
  U2409/Y (NAND2X2MTR)                                   0.090      0.730 f
  U591/Y (NOR2X2MTR)                                     0.108      0.838 r
  U5888/Y (NAND2X2MTR)                                   0.079      0.917 f
  U2276/Y (NOR2X4MTR)                                    0.082      0.999 r
  U2254/Y (NAND2X2MTR)                                   0.077      1.076 f
  U2243/Y (INVX2MTR)                                     0.050      1.126 r
  U17748/Y (NAND2X2MTR)                                  0.057      1.183 f
  U5886/Y (INVX1MTR)                                     0.050      1.233 r
  U7979/Y (CLKNAND2X2MTR)                                0.044      1.277 f
  U9113/Y (NAND4X2MTR)                                   0.054      1.331 r
  U14977/Y (AND2X1MTR)                                   0.089      1.420 r
  PIM_result_reg_482_/D (DFFRQX1MTR)                     0.000      1.420 r
  data arrival time                                                 1.420

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_482_/CK (DFFRQX1MTR)                    0.000      1.600 r
  library setup time                                    -0.165      1.435
  data required time                                                1.435
  --------------------------------------------------------------------------
  data required time                                                1.435
  data arrival time                                                -1.420
  --------------------------------------------------------------------------
  slack (MET)                                                       0.015


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.132      0.132 f
  U610/Y (BUFX14MTR)                                     0.088      0.220 f
  U1707/Y (CLKNAND2X16MTR)                               0.046      0.266 r
  U1290/Y (BUFX8MTR)                                     0.070      0.336 r
  U1268/Y (INVX4MTR)                                     0.040      0.375 f
  U11470/Y (AOI22X2MTR)                                  0.064      0.439 r
  U1126/Y (NAND3X2MTR)                                   0.080      0.519 f
  U721/Y (AND2X2MTR)                                     0.120      0.639 f
  U676/Y (NAND2X2MTR)                                    0.071      0.710 r
  U3188/Y (NAND2X1MTR)                                   0.082      0.792 f
  U7278/Y (NAND2BX1MTR)                                  0.134      0.926 f
  U7272/Y (INVX2MTR)                                     0.050      0.976 r
  U5830/Y (CLKNAND2X2MTR)                                0.053      1.029 f
  U11471/Y (OAI211X4MTR)                                 0.125      1.153 r
  U10572/Y (NAND3X12MTR)                                 0.081      1.234 f
  U10571/Y (INVX4MTR)                                    0.051      1.285 r
  U1995/Y (NOR2X2MTR)                                    0.044      1.329 f
  U17749/Y (OAI31X2MTR)                                  0.100      1.429 r
  U0_BANK_TOP/vACC_3_reg_3__16_/D (DFFRHQX1MTR)          0.000      1.429 r
  data arrival time                                                 1.429

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_3__16_/CK (DFFRHQX1MTR)         0.000      1.600 r
  library setup time                                    -0.156      1.444
  data required time                                                1.444
  --------------------------------------------------------------------------
  data required time                                                1.444
  data arrival time                                                -1.429
  --------------------------------------------------------------------------
  slack (MET)                                                       0.015


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.132      0.132 f
  U610/Y (BUFX14MTR)                                     0.088      0.220 f
  U1707/Y (CLKNAND2X16MTR)                               0.046      0.266 r
  U1290/Y (BUFX8MTR)                                     0.070      0.336 r
  U1268/Y (INVX4MTR)                                     0.040      0.375 f
  U11470/Y (AOI22X2MTR)                                  0.064      0.439 r
  U1126/Y (NAND3X2MTR)                                   0.080      0.519 f
  U721/Y (AND2X2MTR)                                     0.120      0.639 f
  U676/Y (NAND2X2MTR)                                    0.071      0.710 r
  U3188/Y (NAND2X1MTR)                                   0.082      0.792 f
  U7278/Y (NAND2BX1MTR)                                  0.134      0.926 f
  U7272/Y (INVX2MTR)                                     0.050      0.976 r
  U5830/Y (CLKNAND2X2MTR)                                0.053      1.029 f
  U11471/Y (OAI211X4MTR)                                 0.125      1.153 r
  U10572/Y (NAND3X12MTR)                                 0.081      1.234 f
  U10571/Y (INVX4MTR)                                    0.051      1.285 r
  U1995/Y (NOR2X2MTR)                                    0.044      1.329 f
  U17750/Y (OAI31X2MTR)                                  0.100      1.429 r
  U0_BANK_TOP/vACC_1_reg_3__16_/D (DFFRHQX1MTR)          0.000      1.429 r
  data arrival time                                                 1.429

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_3__16_/CK (DFFRHQX1MTR)         0.000      1.600 r
  library setup time                                    -0.156      1.444
  data required time                                                1.444
  --------------------------------------------------------------------------
  data required time                                                1.444
  data arrival time                                                -1.429
  --------------------------------------------------------------------------
  slack (MET)                                                       0.015


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.121      0.121 r
  U1026/Y (INVX12MTR)                                    0.028      0.149 f
  U10636/Y (CLKNAND2X16MTR)                              0.034      0.183 r
  U11009/Y (CLKNAND2X16MTR)                              0.042      0.226 f
  U10222/Y (INVX4MTR)                                    0.064      0.289 r
  U1037/Y (BUFX4MTR)                                     0.085      0.375 r
  U6733/Y (OAI21X1MTR)                                   0.073      0.448 f
  U848/Y (NOR2X2MTR)                                     0.145      0.593 r
  U8577/Y (BUFX4MTR)                                     0.112      0.704 r
  U8462/Y (INVX2MTR)                                     0.035      0.740 f
  U16887/Y (NAND2BX2MTR)                                 0.097      0.837 f
  U16888/Y (INVX2MTR)                                    0.062      0.899 r
  U7316/Y (NAND2X2MTR)                                   0.064      0.963 f
  U11297/Y (OAI2BB1X4MTR)                                0.047      1.010 r
  U7237/Y (CLKNAND2X2MTR)                                0.043      1.052 f
  U5831/Y (NAND2X2MTR)                                   0.052      1.104 r
  U16157/Y (INVX2MTR)                                    0.036      1.141 f
  U17283/Y (XNOR2X2MTR)                                  0.088      1.228 r
  U15219/Y (INVX1MTR)                                    0.063      1.291 f
  U17285/Y (NOR4BX1MTR)                                  0.137      1.428 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/D (DFFRHQX1MTR)
                                                         0.000      1.428 r
  data arrival time                                                 1.428

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/CK (DFFRHQX1MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.157      1.443
  data required time                                                1.443
  --------------------------------------------------------------------------
  data required time                                                1.443
  data arrival time                                                -1.428
  --------------------------------------------------------------------------
  slack (MET)                                                       0.015


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U1666/Y (INVX12MTR)                                    0.037      0.174 f
  U1661/Y (NAND3X12MTR)                                  0.045      0.220 r
  U11998/Y (INVX10MTR)                                   0.038      0.258 f
  U1620/Y (INVX12MTR)                                    0.036      0.294 r
  U1352/Y (INVX6MTR)                                     0.032      0.326 f
  U10863/Y (AOI22X1MTR)                                  0.080      0.405 r
  U1185/Y (NAND3X2MTR)                                   0.082      0.487 f
  U5586/Y (CLKNAND2X2MTR)                                0.051      0.539 r
  U5546/Y (NAND2X2MTR)                                   0.072      0.611 f
  U6043/Y (INVX2MTR)                                     0.057      0.667 r
  U6007/Y (NAND2X4MTR)                                   0.050      0.717 f
  U5442/Y (CLKNAND2X2MTR)                                0.042      0.759 r
  U778/Y (NAND2X2MTR)                                    0.047      0.807 f
  U5374/Y (NAND2X2MTR)                                   0.049      0.856 r
  U14104/Y (NAND2X4MTR)                                  0.049      0.905 f
  U13732/Y (NAND2X4MTR)                                  0.046      0.951 r
  U9168/Y (NAND2X2MTR)                                   0.063      1.014 f
  U7151/Y (NAND2X2MTR)                                   0.056      1.070 r
  U6374/Y (NAND3X4MTR)                                   0.086      1.156 f
  U10572/Y (NAND3X12MTR)                                 0.066      1.222 r
  U7941/Y (NAND2X4MTR)                                   0.048      1.269 f
  U5731/Y (NAND2X2MTR)                                   0.060      1.329 r
  U5719/Y (CLKNAND2X2MTR)                                0.051      1.380 f
  U11070/Y (OAI21X2MTR)                                  0.080      1.460 r
  U0_BANK_TOP/vACC_0_reg_3__18_/D (DFFRHQX2MTR)          0.000      1.460 r
  data arrival time                                                 1.460

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_3__18_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.125      1.475
  data required time                                                1.475
  --------------------------------------------------------------------------
  data required time                                                1.475
  data arrival time                                                -1.460
  --------------------------------------------------------------------------
  slack (MET)                                                       0.015


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U1666/Y (INVX12MTR)                                    0.037      0.174 f
  U1661/Y (NAND3X12MTR)                                  0.045      0.220 r
  U11998/Y (INVX10MTR)                                   0.038      0.258 f
  U1620/Y (INVX12MTR)                                    0.036      0.294 r
  U1352/Y (INVX6MTR)                                     0.032      0.326 f
  U10863/Y (AOI22X1MTR)                                  0.080      0.405 r
  U1185/Y (NAND3X2MTR)                                   0.082      0.487 f
  U5586/Y (CLKNAND2X2MTR)                                0.051      0.539 r
  U5546/Y (NAND2X2MTR)                                   0.072      0.611 f
  U6043/Y (INVX2MTR)                                     0.057      0.667 r
  U6007/Y (NAND2X4MTR)                                   0.050      0.717 f
  U5442/Y (CLKNAND2X2MTR)                                0.042      0.759 r
  U778/Y (NAND2X2MTR)                                    0.047      0.807 f
  U5374/Y (NAND2X2MTR)                                   0.049      0.856 r
  U14104/Y (NAND2X4MTR)                                  0.049      0.905 f
  U13732/Y (NAND2X4MTR)                                  0.046      0.951 r
  U9168/Y (NAND2X2MTR)                                   0.063      1.014 f
  U7151/Y (NAND2X2MTR)                                   0.056      1.070 r
  U6374/Y (NAND3X4MTR)                                   0.086      1.156 f
  U10572/Y (NAND3X12MTR)                                 0.066      1.222 r
  U7941/Y (NAND2X4MTR)                                   0.048      1.269 f
  U5731/Y (NAND2X2MTR)                                   0.060      1.329 r
  U5712/Y (CLKNAND2X2MTR)                                0.051      1.380 f
  U14486/Y (OAI21X2MTR)                                  0.080      1.460 r
  U0_BANK_TOP/vACC_3_reg_3__18_/D (DFFRHQX2MTR)          0.000      1.460 r
  data arrival time                                                 1.460

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_3__18_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.125      1.475
  data required time                                                1.475
  --------------------------------------------------------------------------
  data required time                                                1.475
  data arrival time                                                -1.460
  --------------------------------------------------------------------------
  slack (MET)                                                       0.015


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.116      0.116 f
  U9317/Y (INVX3MTR)                                     0.040      0.156 r
  U1221/Y (CLKNAND2X2MTR)                                0.052      0.207 f
  U5689/Y (INVX2MTR)                                     0.080      0.288 r
  U10774/Y (CLKNAND2X2MTR)                               0.052      0.340 f
  U1110/Y (NOR2BX2MTR)                                   0.088      0.428 f
  U6862/Y (OAI211X2MTR)                                  0.085      0.514 r
  U7640/Y (INVX2MTR)                                     0.047      0.560 f
  U3063/Y (NAND2X3MTR)                                   0.055      0.615 r
  U6737/Y (INVX3MTR)                                     0.045      0.660 f
  U8350/Y (NOR2X6MTR)                                    0.076      0.736 r
  U1491/Y (OAI21X4MTR)                                   0.071      0.807 f
  U10557/Y (AOI21X6MTR)                                  0.081      0.888 r
  U10798/Y (OAI21X6MTR)                                  0.064      0.953 f
  U1577/Y (BUFX10MTR)                                    0.083      1.035 f
  U330/Y (AOI2B1X2MTR)                                   0.075      1.111 r
  U3257/Y (XNOR2X1MTR)                                   0.100      1.210 r
  U3723/Y (AOI2B1X4MTR)                                  0.075      1.285 f
  U4243/Y (NAND2X2MTR)                                   0.055      1.340 r
  U7051/Y (CLKNAND2X2MTR)                                0.045      1.385 f
  U7900/Y (CLKNAND2X2MTR)                                0.032      1.417 r
  U0_BANK_TOP/vACC_1_reg_2__9_/D (DFFRQX4MTR)            0.000      1.417 r
  data arrival time                                                 1.417

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_2__9_/CK (DFFRQX4MTR)           0.000      1.600 r
  library setup time                                    -0.168      1.432
  data required time                                                1.432
  --------------------------------------------------------------------------
  data required time                                                1.432
  data arrival time                                                -1.417
  --------------------------------------------------------------------------
  slack (MET)                                                       0.015


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1710/Y (NAND3X8MTR)                                   0.112      0.263 f
  U1746/Y (BUFX10MTR)                                    0.102      0.365 f
  U1311/Y (BUFX8MTR)                                     0.070      0.435 f
  U6216/Y (NOR2X2MTR)                                    0.052      0.488 r
  U6189/Y (INVX2MTR)                                     0.032      0.520 f
  U1138/Y (CLKNAND2X2MTR)                                0.039      0.559 r
  U15463/Y (AND2X4MTR)                                   0.104      0.662 r
  U2046/Y (NOR2X2MTR)                                    0.053      0.715 f
  U5476/Y (NAND2BX4MTR)                                  0.096      0.810 f
  U8199/Y (NAND2BX4MTR)                                  0.092      0.903 f
  U4832/Y (INVX2MTR)                                     0.054      0.956 r
  U7233/Y (NAND2X2MTR)                                   0.044      1.001 f
  U7109/Y (NAND2BX4MTR)                                  0.084      1.084 f
  U9557/Y (NAND2X3MTR)                                   0.052      1.136 r
  U3703/Y (NAND3X8MTR)                                   0.084      1.220 f
  U2187/Y (NAND2X2MTR)                                   0.046      1.267 r
  U8634/Y (NAND2X1MTR)                                   0.083      1.349 f
  U3199/Y (INVX4MTR)                                     0.062      1.411 r
  U12460/Y (OAI21X2MTR)                                  0.049      1.461 f
  U0_BANK_TOP/vACC_2_reg_0__21_/D (DFFRQX2MTR)           0.000      1.461 f
  data arrival time                                                 1.461

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_0__21_/CK (DFFRQX2MTR)          0.000      1.600 r
  library setup time                                    -0.124      1.476
  data required time                                                1.476
  --------------------------------------------------------------------------
  data required time                                                1.476
  data arrival time                                                -1.461
  --------------------------------------------------------------------------
  slack (MET)                                                       0.015


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.133      0.133 r
  U8684/Y (INVX5MTR)                                     0.041      0.175 f
  U7425/Y (NAND2X1MTR)                                   0.038      0.213 r
  U1792/Y (INVX2MTR)                                     0.032      0.245 f
  U1794/Y (INVX2MTR)                                     0.054      0.298 r
  U13044/Y (OAI22X1MTR)                                  0.086      0.384 f
  U11951/Y (NOR2X1MTR)                                   0.072      0.457 r
  U11614/Y (CLKAND2X2MTR)                                0.103      0.559 r
  U1065/Y (NAND2X2MTR)                                   0.067      0.626 f
  U3048/Y (INVX2MTR)                                     0.046      0.672 r
  U2168/Y (NAND2X2MTR)                                   0.051      0.723 f
  U1662/Y (NAND2X2MTR)                                   0.043      0.767 r
  U11256/Y (NAND2X2MTR)                                  0.055      0.822 f
  U12006/Y (OAI2BB1X4MTR)                                0.101      0.922 f
  U10530/Y (NAND2BX2MTR)                                 0.106      1.028 f
  U444/Y (AOI21X4MTR)                                    0.092      1.120 r
  U283/Y (NAND2X6MTR)                                    0.063      1.183 f
  U148/Y (OAI2B1X2MTR)                                   0.099      1.282 r
  U2004/Y (INVX2MTR)                                     0.061      1.343 f
  U4240/Y (OAI21X2MTR)                                   0.069      1.412 r
  U0_BANK_TOP/vACC_3_reg_4__21_/D (DFFRQX2MTR)           0.000      1.412 r
  data arrival time                                                 1.412

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_4__21_/CK (DFFRQX2MTR)          0.000      1.600 r
  library setup time                                    -0.173      1.427
  data required time                                                1.427
  --------------------------------------------------------------------------
  data required time                                                1.427
  data arrival time                                                -1.412
  --------------------------------------------------------------------------
  slack (MET)                                                       0.015


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.142      0.142 r
  U8955/Y (INVX12MTR)                                    0.036      0.178 f
  U1710/Y (NAND3X8MTR)                                   0.053      0.231 r
  U1684/Y (INVX4MTR)                                     0.053      0.285 f
  U1683/Y (INVX6MTR)                                     0.049      0.333 r
  U1252/Y (NOR2X1MTR)                                    0.041      0.374 f
  U10855/Y (AOI21X2MTR)                                  0.065      0.439 r
  U1134/Y (NAND3X2MTR)                                   0.079      0.518 f
  U1088/Y (NAND2X2MTR)                                   0.052      0.570 r
  U5531/Y (NAND2X2MTR)                                   0.070      0.641 f
  U4963/Y (CLKNAND2X2MTR)                                0.071      0.711 r
  U2088/Y (CLKAND2X2MTR)                                 0.108      0.820 r
  U10926/Y (OAI2BB1X4MTR)                                0.102      0.922 r
  U15436/Y (NAND3X2MTR)                                  0.069      0.990 f
  U5328/Y (NAND2X2MTR)                                   0.067      1.057 r
  U3741/Y (NOR2X1MTR)                                    0.051      1.108 f
  U5305/Y (XNOR2X2MTR)                                   0.084      1.192 f
  U5287/Y (NOR2X2MTR)                                    0.077      1.270 r
  U7067/Y (NOR2X4MTR)                                    0.044      1.314 f
  U9065/Y (BUFX4MTR)                                     0.081      1.394 f
  U9026/Y (OAI21BX2MTR)                                  0.064      1.458 r
  U0_BANK_TOP/vACC_3_reg_5__12_/D (DFFRHQX2MTR)          0.000      1.458 r
  data arrival time                                                 1.458

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_5__12_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.126      1.474
  data required time                                                1.474
  --------------------------------------------------------------------------
  data required time                                                1.474
  data arrival time                                                -1.458
  --------------------------------------------------------------------------
  slack (MET)                                                       0.015


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1710/Y (NAND3X8MTR)                                   0.112      0.263 f
  U1746/Y (BUFX10MTR)                                    0.102      0.365 f
  U1311/Y (BUFX8MTR)                                     0.070      0.435 f
  U6216/Y (NOR2X2MTR)                                    0.052      0.488 r
  U6189/Y (INVX2MTR)                                     0.032      0.520 f
  U1138/Y (CLKNAND2X2MTR)                                0.039      0.559 r
  U15463/Y (AND2X4MTR)                                   0.104      0.662 r
  U2046/Y (NOR2X2MTR)                                    0.053      0.715 f
  U5476/Y (NAND2BX4MTR)                                  0.096      0.810 f
  U8199/Y (NAND2BX4MTR)                                  0.092      0.903 f
  U4832/Y (INVX2MTR)                                     0.054      0.956 r
  U7233/Y (NAND2X2MTR)                                   0.044      1.001 f
  U7109/Y (NAND2BX4MTR)                                  0.084      1.084 f
  U9557/Y (NAND2X3MTR)                                   0.052      1.136 r
  U3703/Y (NAND3X8MTR)                                   0.084      1.220 f
  U2187/Y (NAND2X2MTR)                                   0.046      1.267 r
  U8634/Y (NAND2X1MTR)                                   0.083      1.349 f
  U3199/Y (INVX4MTR)                                     0.062      1.411 r
  U12468/Y (OAI21X2MTR)                                  0.049      1.461 f
  U0_BANK_TOP/vACC_1_reg_0__21_/D (DFFRQX2MTR)           0.000      1.461 f
  data arrival time                                                 1.461

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_0__21_/CK (DFFRQX2MTR)          0.000      1.600 r
  library setup time                                    -0.124      1.476
  data required time                                                1.476
  --------------------------------------------------------------------------
  data required time                                                1.476
  data arrival time                                                -1.461
  --------------------------------------------------------------------------
  slack (MET)                                                       0.015


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U2049/Y (INVX4MTR)                                     0.051      0.242 r
  U1251/Y (INVX4MTR)                                     0.047      0.289 f
  U2066/Y (INVX2MTR)                                     0.073      0.362 r
  U2063/Y (INVX4MTR)                                     0.053      0.415 f
  U593/Y (CLKNAND2X2MTR)                                 0.042      0.457 r
  U10819/Y (OAI2B1X2MTR)                                 0.068      0.525 f
  U7860/Y (NAND2BX2MTR)                                  0.162      0.687 f
  U2072/Y (BUFX2MTR)                                     0.151      0.838 f
  U2000/Y (INVX2MTR)                                     0.098      0.936 r
  U2073/Y (INVX2MTR)                                     0.088      1.024 f
  U194/Y (INVX2MTR)                                      0.099      1.123 r
  U7831/Y (INVX1MTR)                                     0.116      1.240 f
  U11437/Y (NAND2BX2MTR)                                 0.126      1.365 f
  U16232/Y (OAI21X1MTR)                                  0.073      1.438 r
  U0_BANK_TOP/vACC_0_reg_3__19_/D (DFFRHQX1MTR)          0.000      1.438 r
  data arrival time                                                 1.438

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_3__19_/CK (DFFRHQX1MTR)         0.000      1.600 r
  library setup time                                    -0.146      1.454
  data required time                                                1.454
  --------------------------------------------------------------------------
  data required time                                                1.454
  data arrival time                                                -1.438
  --------------------------------------------------------------------------
  slack (MET)                                                       0.015


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_372_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U10440/Y (NOR2X8MTR)                                   0.058      0.248 r
  U15327/Y (NAND3X6MTR)                                  0.063      0.311 f
  U16513/Y (OAI2B1X8MTR)                                 0.046      0.358 r
  U1211/Y (INVX8MTR)                                     0.038      0.396 f
  U1111/Y (BUFX8MTR)                                     0.076      0.472 f
  U13429/Y (INVX4MTR)                                    0.046      0.518 r
  U17417/Y (NAND2X2MTR)                                  0.054      0.572 f
  U15559/Y (OAI211X4MTR)                                 0.056      0.628 r
  U465/Y (INVX2MTR)                                      0.085      0.713 f
  U9562/Y (INVX2MTR)                                     0.087      0.801 r
  U12092/Y (NOR2X1MTR)                                   0.091      0.892 f
  U12265/Y (AOI22X1MTR)                                  0.080      0.972 r
  U10658/Y (OAI211X2MTR)                                 0.080      1.051 f
  U12263/Y (AOI211X1MTR)                                 0.120      1.171 r
  U17832/Y (OAI211X2MTR)                                 0.097      1.268 f
  U10650/Y (AOI211X4MTR)                                 0.132      1.401 r
  U3223/Y (NOR2X1MTR)                                    0.055      1.456 f
  PIM_result_reg_372_/D (DFFRQX2MTR)                     0.000      1.456 f
  data arrival time                                                 1.456

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_372_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.129      1.471
  data required time                                                1.471
  --------------------------------------------------------------------------
  data required time                                                1.471
  data arrival time                                                -1.456
  --------------------------------------------------------------------------
  slack (MET)                                                       0.015


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_116_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U10440/Y (NOR2X8MTR)                                   0.058      0.248 r
  U15327/Y (NAND3X6MTR)                                  0.063      0.311 f
  U16513/Y (OAI2B1X8MTR)                                 0.046      0.358 r
  U1211/Y (INVX8MTR)                                     0.038      0.396 f
  U1111/Y (BUFX8MTR)                                     0.076      0.472 f
  U13429/Y (INVX4MTR)                                    0.046      0.518 r
  U17417/Y (NAND2X2MTR)                                  0.054      0.572 f
  U15559/Y (OAI211X4MTR)                                 0.056      0.628 r
  U465/Y (INVX2MTR)                                      0.085      0.713 f
  U9562/Y (INVX2MTR)                                     0.087      0.801 r
  U12092/Y (NOR2X1MTR)                                   0.091      0.892 f
  U12265/Y (AOI22X1MTR)                                  0.080      0.972 r
  U10658/Y (OAI211X2MTR)                                 0.080      1.051 f
  U12263/Y (AOI211X1MTR)                                 0.120      1.171 r
  U17832/Y (OAI211X2MTR)                                 0.097      1.268 f
  U10650/Y (AOI211X4MTR)                                 0.132      1.401 r
  U3713/Y (NOR2X1MTR)                                    0.055      1.456 f
  PIM_result_reg_116_/D (DFFRQX2MTR)                     0.000      1.456 f
  data arrival time                                                 1.456

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_116_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.129      1.471
  data required time                                                1.471
  --------------------------------------------------------------------------
  data required time                                                1.471
  data arrival time                                                -1.456
  --------------------------------------------------------------------------
  slack (MET)                                                       0.015


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_244_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U10440/Y (NOR2X8MTR)                                   0.058      0.248 r
  U15327/Y (NAND3X6MTR)                                  0.063      0.311 f
  U16513/Y (OAI2B1X8MTR)                                 0.046      0.358 r
  U1211/Y (INVX8MTR)                                     0.038      0.396 f
  U1111/Y (BUFX8MTR)                                     0.076      0.472 f
  U13429/Y (INVX4MTR)                                    0.046      0.518 r
  U17417/Y (NAND2X2MTR)                                  0.054      0.572 f
  U15559/Y (OAI211X4MTR)                                 0.056      0.628 r
  U465/Y (INVX2MTR)                                      0.085      0.713 f
  U9562/Y (INVX2MTR)                                     0.087      0.801 r
  U12092/Y (NOR2X1MTR)                                   0.091      0.892 f
  U12265/Y (AOI22X1MTR)                                  0.080      0.972 r
  U10658/Y (OAI211X2MTR)                                 0.080      1.051 f
  U12263/Y (AOI211X1MTR)                                 0.120      1.171 r
  U17832/Y (OAI211X2MTR)                                 0.097      1.268 f
  U10650/Y (AOI211X4MTR)                                 0.132      1.401 r
  U3712/Y (NOR2X1MTR)                                    0.055      1.456 f
  PIM_result_reg_244_/D (DFFRQX2MTR)                     0.000      1.456 f
  data arrival time                                                 1.456

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_244_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.129      1.471
  data required time                                                1.471
  --------------------------------------------------------------------------
  data required time                                                1.471
  data arrival time                                                -1.456
  --------------------------------------------------------------------------
  slack (MET)                                                       0.015


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1661/Y (NAND3X12MTR)                                  0.096      0.247 f
  U1726/Y (INVX12MTR)                                    0.059      0.306 r
  U1729/Y (INVX8MTR)                                     0.038      0.344 f
  U1243/Y (INVX4MTR)                                     0.050      0.394 r
  U3125/Y (NAND2X2MTR)                                   0.053      0.447 f
  U5142/Y (NOR2X1MTR)                                    0.057      0.504 r
  U3089/Y (NOR2X1MTR)                                    0.046      0.549 f
  U1771/Y (OAI21X2MTR)                                   0.042      0.592 r
  U5544/Y (NOR2X3MTR)                                    0.047      0.638 f
  U5029/Y (NAND2X4MTR)                                   0.043      0.682 r
  U4939/Y (INVX2MTR)                                     0.031      0.712 f
  U5962/Y (NAND2X2MTR)                                   0.043      0.755 r
  U746/Y (NAND2X2MTR)                                    0.065      0.820 f
  U1588/Y (NOR2X2MTR)                                    0.087      0.908 r
  U1342/Y (NAND2X3MTR)                                   0.069      0.976 f
  U11116/Y (NAND2X6MTR)                                  0.055      1.031 r
  U466/Y (INVX1MTR)                                      0.041      1.073 f
  U10971/Y (OAI2B1X2MTR)                                 0.078      1.150 r
  U11672/Y (XOR2X2MTR)                                   0.098      1.248 r
  U1582/Y (OAI21X4MTR)                                   0.080      1.328 f
  U11583/Y (NOR2X4MTR)                                   0.075      1.404 r
  U6697/Y (OAI21BX1MTR)                                  0.076      1.480 f
  U0_BANK_TOP/vACC_3_reg_7__13_/D (DFFRHQX4MTR)          0.000      1.480 f
  data arrival time                                                 1.480

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_7__13_/CK (DFFRHQX4MTR)         0.000      1.600 r
  library setup time                                    -0.105      1.495
  data required time                                                1.495
  --------------------------------------------------------------------------
  data required time                                                1.495
  data arrival time                                                -1.480
  --------------------------------------------------------------------------
  slack (MET)                                                       0.016


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1710/Y (NAND3X8MTR)                                   0.112      0.263 f
  U1670/Y (INVX12MTR)                                    0.069      0.332 r
  U1403/Y (INVX8MTR)                                     0.041      0.373 f
  U1329/Y (INVX6MTR)                                     0.040      0.413 r
  U8706/Y (INVX1MTR)                                     0.043      0.456 f
  U949/Y (CLKOR2X1MTR)                                   0.114      0.570 f
  U865/Y (NAND3X2MTR)                                    0.057      0.627 r
  U1706/Y (NAND2X2MTR)                                   0.084      0.711 f
  U600/Y (INVX2MTR)                                      0.096      0.807 r
  U2929/Y (NAND2X1MTR)                                   0.068      0.875 f
  U4828/Y (NAND3BX2MTR)                                  0.136      1.010 f
  U369/Y (NOR2BX4MTR)                                    0.076      1.086 r
  U2817/Y (OAI21X4MTR)                                   0.056      1.142 f
  U3212/Y (NAND3X8MTR)                                   0.059      1.202 r
  U3692/Y (CLKNAND2X4MTR)                                0.051      1.253 f
  U1488/Y (NAND2X2MTR)                                   0.054      1.307 r
  U98/Y (INVX2MTR)                                       0.040      1.347 f
  U14881/Y (OAI21X2MTR)                                  0.062      1.409 r
  U0_BANK_TOP/vACC_1_reg_1__17_/D (DFFRQX4MTR)           0.000      1.409 r
  data arrival time                                                 1.409

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_1__17_/CK (DFFRQX4MTR)          0.000      1.600 r
  library setup time                                    -0.175      1.425
  data required time                                                1.425
  --------------------------------------------------------------------------
  data required time                                                1.425
  data arrival time                                                -1.409
  --------------------------------------------------------------------------
  slack (MET)                                                       0.016


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U12245/Y (NAND3X12MTR)                                 0.098      0.249 f
  U12144/Y (INVX20MTR)                                   0.054      0.302 r
  U1723/Y (INVX12MTR)                                    0.031      0.333 f
  U598/Y (INVX8MTR)                                      0.036      0.369 r
  U1291/Y (BUFX8MTR)                                     0.072      0.442 r
  U1888/Y (CLKNAND2X2MTR)                                0.051      0.493 f
  U2643/Y (NAND4X4MTR)                                   0.046      0.538 r
  U918/Y (AND2X4MTR)                                     0.106      0.645 r
  U8724/Y (NOR2X1MTR)                                    0.066      0.710 f
  U3948/Y (NOR2X2MTR)                                    0.108      0.818 r
  U2904/Y (NAND2X2MTR)                                   0.094      0.912 f
  U493/Y (NOR2X2MTR)                                     0.082      0.994 r
  U6441/Y (CLKNAND2X2MTR)                                0.058      1.052 f
  U7162/Y (NAND2X4MTR)                                   0.052      1.104 r
  U2223/Y (NAND2X4MTR)                                   0.049      1.154 f
  U1608/Y (NAND3X6MTR)                                   0.062      1.216 r
  U5746/Y (NAND2X2MTR)                                   0.046      1.262 f
  U16225/Y (NAND2X2MTR)                                  0.045      1.307 r
  U7064/Y (INVX3MTR)                                     0.043      1.350 f
  U2179/Y (OAI21BX2MTR)                                  0.062      1.412 r
  U0_BANK_TOP/vACC_2_reg_6__21_/D (DFFRQX2MTR)           0.000      1.412 r
  data arrival time                                                 1.412

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_6__21_/CK (DFFRQX2MTR)          0.000      1.600 r
  library setup time                                    -0.172      1.428
  data required time                                                1.428
  --------------------------------------------------------------------------
  data required time                                                1.428
  data arrival time                                                -1.412
  --------------------------------------------------------------------------
  slack (MET)                                                       0.016


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_133_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U11700/Y (NOR2X6MTR)                                   0.030      0.266 f
  U1267/Y (INVX6MTR)                                     0.028      0.294 r
  U10431/Y (NAND2X8MTR)                                  0.045      0.339 f
  U15461/Y (INVX8MTR)                                    0.055      0.394 r
  U15597/Y (INVX4MTR)                                    0.043      0.436 f
  U876/Y (INVX4MTR)                                      0.065      0.502 r
  U16551/Y (OAI21X2MTR)                                  0.061      0.563 f
  U681/Y (NOR2X2MTR)                                     0.084      0.647 r
  U5464/Y (NAND2X2MTR)                                   0.072      0.719 f
  U540/Y (NOR2X2MTR)                                     0.090      0.809 r
  U16559/Y (NAND3X4MTR)                                  0.081      0.890 f
  U2275/Y (NOR2X2MTR)                                    0.100      0.990 r
  U227/Y (OAI21X2MTR)                                    0.081      1.071 f
  U17557/Y (NOR2X2MTR)                                   0.109      1.180 r
  U13781/Y (NAND2X1MTR)                                  0.081      1.262 f
  U5784/Y (NAND4X2MTR)                                   0.057      1.319 r
  U6354/Y (NOR2X2MTR)                                    0.049      1.368 f
  U15128/Y (NOR2X1MTR)                                   0.049      1.416 r
  PIM_result_reg_133_/D (DFFRQX2MTR)                     0.000      1.416 r
  data arrival time                                                 1.416

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_133_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.167      1.433
  data required time                                                1.433
  --------------------------------------------------------------------------
  data required time                                                1.433
  data arrival time                                                -1.416
  --------------------------------------------------------------------------
  slack (MET)                                                       0.016


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 r
  U9975/Y (INVX6MTR)                                     0.041      0.169 f
  U9980/Y (CLKNAND2X2MTR)                                0.064      0.233 r
  U9972/Y (BUFX2MTR)                                     0.101      0.334 r
  U8846/Y (OAI22X2MTR)                                   0.057      0.391 f
  U11973/Y (AOI21X2MTR)                                  0.084      0.475 r
  U13520/Y (NAND3BX4MTR)                                 0.081      0.556 f
  U3568/Y (INVX2MTR)                                     0.063      0.618 r
  U4522/Y (NAND2X2MTR)                                   0.050      0.668 f
  U2463/Y (INVX2MTR)                                     0.051      0.719 r
  U1033/Y (OAI21X2MTR)                                   0.070      0.789 f
  U544/Y (AOI21X4MTR)                                    0.106      0.895 r
  U8139/Y (NOR2X2MTR)                                    0.057      0.952 f
  U7263/Y (NOR2X4MTR)                                    0.067      1.019 r
  U7162/Y (NAND2X4MTR)                                   0.061      1.081 f
  U2223/Y (NAND2X4MTR)                                   0.048      1.129 r
  U1608/Y (NAND3X6MTR)                                   0.090      1.219 f
  U11156/Y (AOI22X2MTR)                                  0.148      1.367 r
  U8410/Y (OAI22X1MTR)                                   0.082      1.448 f
  U0_BANK_TOP/vACC_1_reg_6__20_/D (DFFRQX2MTR)           0.000      1.448 f
  data arrival time                                                 1.448

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_6__20_/CK (DFFRQX2MTR)          0.000      1.600 r
  library setup time                                    -0.135      1.465
  data required time                                                1.465
  --------------------------------------------------------------------------
  data required time                                                1.465
  data arrival time                                                -1.448
  --------------------------------------------------------------------------
  slack (MET)                                                       0.016


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U1026/Y (INVX12MTR)                                    0.031      0.144 r
  U10636/Y (CLKNAND2X16MTR)                              0.044      0.188 f
  U11009/Y (CLKNAND2X16MTR)                              0.039      0.227 r
  U10709/Y (NAND2X12MTR)                                 0.042      0.269 f
  U2141/Y (INVX20MTR)                                    0.047      0.316 r
  U10996/Y (INVX20MTR)                                   0.043      0.359 f
  U10737/Y (INVX32MTR)                                   0.038      0.398 r
  U12133/Y (NAND2X4MTR)                                  0.053      0.451 f
  U6067/Y (NOR2X3MTR)                                    0.085      0.536 r
  U634/Y (XNOR2X2MTR)                                    0.108      0.644 r
  U11247/Y (XNOR2X2MTR)                                  0.120      0.764 r
  U6164/Y (NAND2X1MTR)                                   0.093      0.856 f
  U3313/Y (INVX1MTR)                                     0.053      0.909 r
  U3795/Y (AOI21X2MTR)                                   0.037      0.946 f
  U11245/Y (OAI21X2MTR)                                  0.105      1.051 r
  U1436/Y (AOI21X4MTR)                                   0.082      1.134 f
  U10725/Y (OAI21X6MTR)                                  0.092      1.226 r
  U15433/Y (OAI2BB1X2MTR)                                0.114      1.340 r
  U7082/Y (XNOR2X1MTR)                                   0.068      1.408 r
  U5270/Y (NOR2X1MTR)                                    0.053      1.460 f
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_6_/D (DFFRHQX1MTR)
                                                         0.000      1.460 f
  data arrival time                                                 1.460

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_6_/CK (DFFRHQX1MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.123      1.477
  data required time                                                1.477
  --------------------------------------------------------------------------
  data required time                                                1.477
  data arrival time                                                -1.460
  --------------------------------------------------------------------------
  slack (MET)                                                       0.016


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.116      0.116 f
  U9271/Y (NOR2X2MTR)                                    0.050      0.166 r
  U9316/Y (AND2X2MTR)                                    0.112      0.277 r
  U8906/Y (INVX2MTR)                                     0.040      0.317 f
  U5212/Y (INVX4MTR)                                     0.048      0.365 r
  U6909/Y (NOR3X2MTR)                                    0.039      0.404 f
  U2256/Y (NOR2X1MTR)                                    0.055      0.459 r
  U6745/Y (OAI21X2MTR)                                   0.053      0.512 f
  U9323/Y (AOI21X2MTR)                                   0.079      0.591 r
  U9083/Y (CLKNAND2X4MTR)                                0.066      0.657 f
  U1478/Y (NOR2X1MTR)                                    0.112      0.769 r
  U661/Y (NOR2X4MTR)                                     0.049      0.818 f
  U569/Y (AND2X4MTR)                                     0.088      0.906 f
  U3789/Y (NAND2X3MTR)                                   0.043      0.949 r
  U3766/Y (NAND2X6MTR)                                   0.057      1.006 f
  U6425/Y (AOI21X2MTR)                                   0.090      1.096 r
  U1502/Y (XNOR2X2MTR)                                   0.084      1.180 r
  U7110/Y (OAI2B1X2MTR)                                  0.077      1.257 f
  U7094/Y (AOI21X4MTR)                                   0.077      1.335 r
  U7084/Y (BUFX4MTR)                                     0.087      1.421 r
  U10786/Y (OAI21BX2MTR)                                 0.048      1.469 f
  U0_BANK_TOP/vACC_2_reg_2__10_/D (DFFRHQX2MTR)          0.000      1.469 f
  data arrival time                                                 1.469

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_2__10_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.114      1.486
  data required time                                                1.486
  --------------------------------------------------------------------------
  data required time                                                1.486
  data arrival time                                                -1.469
  --------------------------------------------------------------------------
  slack (MET)                                                       0.016


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.133      0.133 r
  U8684/Y (INVX5MTR)                                     0.041      0.175 f
  U7425/Y (NAND2X1MTR)                                   0.038      0.213 r
  U1792/Y (INVX2MTR)                                     0.032      0.245 f
  U1794/Y (INVX2MTR)                                     0.054      0.298 r
  U13044/Y (OAI22X1MTR)                                  0.086      0.384 f
  U11951/Y (NOR2X1MTR)                                   0.072      0.457 r
  U11614/Y (CLKAND2X2MTR)                                0.103      0.559 r
  U1065/Y (NAND2X2MTR)                                   0.067      0.626 f
  U3048/Y (INVX2MTR)                                     0.046      0.672 r
  U2168/Y (NAND2X2MTR)                                   0.051      0.723 f
  U1662/Y (NAND2X2MTR)                                   0.043      0.767 r
  U11256/Y (NAND2X2MTR)                                  0.055      0.822 f
  U12006/Y (OAI2BB1X4MTR)                                0.101      0.922 f
  U10530/Y (NAND2BX2MTR)                                 0.106      1.028 f
  U444/Y (AOI21X4MTR)                                    0.092      1.120 r
  U283/Y (NAND2X6MTR)                                    0.063      1.183 f
  U148/Y (OAI2B1X2MTR)                                   0.099      1.282 r
  U2004/Y (INVX2MTR)                                     0.061      1.343 f
  U2184/Y (OAI21BX1MTR)                                  0.064      1.407 r
  U0_BANK_TOP/vACC_2_reg_4__21_/D (DFFRQX4MTR)           0.000      1.407 r
  data arrival time                                                 1.407

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_4__21_/CK (DFFRQX4MTR)          0.000      1.600 r
  library setup time                                    -0.177      1.423
  data required time                                                1.423
  --------------------------------------------------------------------------
  data required time                                                1.423
  data arrival time                                                -1.407
  --------------------------------------------------------------------------
  slack (MET)                                                       0.016


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1710/Y (NAND3X8MTR)                                   0.112      0.263 f
  U1670/Y (INVX12MTR)                                    0.069      0.332 r
  U1276/Y (BUFX6MTR)                                     0.081      0.412 r
  U710/Y (NAND2X1MTR)                                    0.059      0.471 f
  U1132/Y (OAI2B11X2MTR)                                 0.052      0.523 r
  U1068/Y (OAI2B1X2MTR)                                  0.066      0.590 f
  U1454/Y (NAND2X2MTR)                                   0.063      0.653 r
  U808/Y (NOR2X2MTR)                                     0.050      0.703 f
  U2949/Y (NOR2X2MTR)                                    0.087      0.791 r
  U11880/Y (AND2X4MTR)                                   0.116      0.907 r
  U13100/Y (NAND2X4MTR)                                  0.050      0.957 f
  U9617/Y (CLKNAND2X4MTR)                                0.056      1.013 r
  U442/Y (NAND2X4MTR)                                    0.043      1.056 f
  U9734/Y (CLKNAND2X4MTR)                                0.047      1.104 r
  U9728/Y (NAND2X3MTR)                                   0.088      1.192 f
  U6360/Y (INVX4MTR)                                     0.072      1.264 r
  U2781/Y (NOR2X3MTR)                                    0.050      1.314 f
  U19469/Y (OAI222X2MTR)                                 0.072      1.386 r
  U0_BANK_TOP/vACC_2_reg_3__8_/D (DFFRQX2MTR)            0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_3__8_/CK (DFFRQX2MTR)           0.000      1.600 r
  library setup time                                    -0.198      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.016


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U12245/Y (NAND3X12MTR)                                 0.098      0.249 f
  U8230/Y (INVX2MTR)                                     0.091      0.339 r
  U8779/Y (BUFX2MTR)                                     0.104      0.444 r
  U756/Y (NAND2X1MTR)                                    0.084      0.528 f
  U10424/Y (NAND3BX4MTR)                                 0.067      0.594 r
  U5025/Y (NAND2X6MTR)                                   0.046      0.641 f
  U15437/Y (NAND2X8MTR)                                  0.046      0.687 r
  U9565/Y (CLKNAND2X4MTR)                                0.039      0.726 f
  U9458/Y (INVX2MTR)                                     0.038      0.764 r
  U821/Y (INVX2MTR)                                      0.041      0.806 f
  U4835/Y (NAND3X4MTR)                                   0.045      0.851 r
  U4812/Y (NAND2X4MTR)                                   0.047      0.898 f
  U1571/Y (NAND2X4MTR)                                   0.044      0.942 r
  U311/Y (NAND2X2MTR)                                    0.054      0.996 f
  U10522/Y (INVX2MTR)                                    0.061      1.057 r
  U1460/Y (XNOR2X1MTR)                                   0.077      1.134 r
  U9115/Y (AOI22X2MTR)                                   0.059      1.192 f
  U9110/Y (OAI2BB1X2MTR)                                 0.068      1.261 r
  U3216/Y (MXI2X2MTR)                                    0.083      1.343 f
  U8334/Y (OAI22X1MTR)                                   0.065      1.408 r
  U0_BANK_TOP/vACC_3_reg_3__0_/D (DFFRQX2MTR)            0.000      1.408 r
  data arrival time                                                 1.408

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_3__0_/CK (DFFRQX2MTR)           0.000      1.600 r
  library setup time                                    -0.176      1.424
  data required time                                                1.424
  --------------------------------------------------------------------------
  data required time                                                1.424
  data arrival time                                                -1.408
  --------------------------------------------------------------------------
  slack (MET)                                                       0.016


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_exp_align_reg_6_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/Q (DFFRHQX1MTR)
                                                         0.145      0.145 f
  U16482/Y (INVX1MTR)                                    0.043      0.189 r
  U16483/Y (NOR2X2MTR)                                   0.044      0.232 f
  U7800/Y (INVX2MTR)                                     0.050      0.282 r
  U8861/Y (INVX4MTR)                                     0.043      0.325 f
  U10156/Y (CLKNAND2X2MTR)                               0.038      0.364 r
  U11384/Y (CLKNAND2X2MTR)                               0.041      0.404 f
  U5125/Y (NAND3BX2MTR)                                  0.114      0.518 f
  U8682/Y (OR3X4MTR)                                     0.116      0.633 f
  U6090/Y (NOR2X2MTR)                                    0.057      0.691 r
  U11364/Y (AND2X4MTR)                                   0.111      0.801 r
  U4926/Y (NOR2X4MTR)                                    0.035      0.837 f
  U10925/Y (AOI21X4MTR)                                  0.108      0.945 r
  U10471/Y (OAI2B1X8MTR)                                 0.082      1.027 f
  U412/Y (NAND2X4MTR)                                    0.052      1.079 r
  U348/Y (NAND2X6MTR)                                    0.052      1.130 f
  U1699/Y (NAND2X8MTR)                                   0.051      1.182 r
  U1698/Y (BUFX8MTR)                                     0.085      1.267 r
  U7087/Y (CLKNAND2X4MTR)                                0.062      1.329 f
  U15215/Y (OAI21BX2MTR)                                 0.077      1.406 r
  U0_BANK_TOP/vACC_2_reg_7__9_/D (DFFRQX4MTR)            0.000      1.406 r
  data arrival time                                                 1.406

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_7__9_/CK (DFFRQX4MTR)           0.000      1.600 r
  library setup time                                    -0.177      1.423
  data required time                                                1.423
  --------------------------------------------------------------------------
  data required time                                                1.423
  data arrival time                                                -1.406
  --------------------------------------------------------------------------
  slack (MET)                                                       0.016


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1710/Y (NAND3X8MTR)                                   0.112      0.263 f
  U1684/Y (INVX4MTR)                                     0.076      0.339 r
  U1683/Y (INVX6MTR)                                     0.045      0.384 f
  U11359/Y (NOR2X3MTR)                                   0.049      0.433 r
  U4154/Y (AOI21X2MTR)                                   0.033      0.466 f
  U4102/Y (NAND3X2MTR)                                   0.049      0.516 r
  U5590/Y (AND2X2MTR)                                    0.118      0.634 r
  U5553/Y (NOR2X2MTR)                                    0.051      0.685 f
  U2086/Y (NAND2BX2MTR)                                  0.126      0.811 f
  U2085/Y (INVX2MTR)                                     0.051      0.862 r
  U603/Y (NAND2X2MTR)                                    0.051      0.913 f
  U4815/Y (NOR2X1MTR)                                    0.090      1.004 r
  U1602/Y (NAND2X4MTR)                                   0.057      1.061 f
  U413/Y (CLKNAND2X4MTR)                                 0.042      1.102 r
  U1471/Y (NAND2X4MTR)                                   0.048      1.150 f
  U1405/Y (NAND3X8MTR)                                   0.049      1.199 r
  U1425/Y (INVX6MTR)                                     0.034      1.233 f
  U135/Y (OAI21X3MTR)                                    0.089      1.323 r
  U14495/Y (NAND3X2MTR)                                  0.078      1.400 f
  U19128/Y (OAI211X2MTR)                                 0.054      1.455 r
  U0_BANK_TOP/vACC_1_reg_5__16_/D (DFFRHQX2MTR)          0.000      1.455 r
  data arrival time                                                 1.455

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_5__16_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.129      1.471
  data required time                                                1.471
  --------------------------------------------------------------------------
  data required time                                                1.471
  data arrival time                                                -1.455
  --------------------------------------------------------------------------
  slack (MET)                                                       0.016


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U12245/Y (NAND3X12MTR)                                 0.098      0.249 f
  U12144/Y (INVX20MTR)                                   0.054      0.302 r
  U1723/Y (INVX12MTR)                                    0.031      0.333 f
  U598/Y (INVX8MTR)                                      0.036      0.369 r
  U1291/Y (BUFX8MTR)                                     0.072      0.442 r
  U1888/Y (CLKNAND2X2MTR)                                0.051      0.493 f
  U2643/Y (NAND4X4MTR)                                   0.046      0.538 r
  U918/Y (AND2X4MTR)                                     0.106      0.645 r
  U8724/Y (NOR2X1MTR)                                    0.066      0.710 f
  U3948/Y (NOR2X2MTR)                                    0.108      0.818 r
  U2904/Y (NAND2X2MTR)                                   0.094      0.912 f
  U493/Y (NOR2X2MTR)                                     0.082      0.994 r
  U6441/Y (CLKNAND2X2MTR)                                0.058      1.052 f
  U7162/Y (NAND2X4MTR)                                   0.052      1.104 r
  U2223/Y (NAND2X4MTR)                                   0.049      1.154 f
  U1608/Y (NAND3X6MTR)                                   0.062      1.216 r
  U5746/Y (NAND2X2MTR)                                   0.046      1.262 f
  U16225/Y (NAND2X2MTR)                                  0.045      1.307 r
  U7064/Y (INVX3MTR)                                     0.043      1.350 f
  U14815/Y (OAI21BX2MTR)                                 0.062      1.412 r
  U0_BANK_TOP/vACC_1_reg_6__21_/D (DFFRQX2MTR)           0.000      1.412 r
  data arrival time                                                 1.412

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_6__21_/CK (DFFRQX2MTR)          0.000      1.600 r
  library setup time                                    -0.172      1.428
  data required time                                                1.428
  --------------------------------------------------------------------------
  data required time                                                1.428
  data arrival time                                                -1.412
  --------------------------------------------------------------------------
  slack (MET)                                                       0.017


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.142      0.142 r
  U8955/Y (INVX12MTR)                                    0.036      0.178 f
  U1710/Y (NAND3X8MTR)                                   0.053      0.231 r
  U1684/Y (INVX4MTR)                                     0.053      0.285 f
  U1683/Y (INVX6MTR)                                     0.049      0.333 r
  U1252/Y (NOR2X1MTR)                                    0.041      0.374 f
  U10855/Y (AOI21X2MTR)                                  0.065      0.439 r
  U1134/Y (NAND3X2MTR)                                   0.079      0.518 f
  U1088/Y (NAND2X2MTR)                                   0.052      0.570 r
  U5531/Y (NAND2X2MTR)                                   0.070      0.641 f
  U4963/Y (CLKNAND2X2MTR)                                0.071      0.711 r
  U2088/Y (CLKAND2X2MTR)                                 0.108      0.820 r
  U10926/Y (OAI2BB1X4MTR)                                0.102      0.922 r
  U15436/Y (NAND3X2MTR)                                  0.069      0.990 f
  U5328/Y (NAND2X2MTR)                                   0.067      1.057 r
  U3741/Y (NOR2X1MTR)                                    0.051      1.108 f
  U5305/Y (XNOR2X2MTR)                                   0.084      1.192 f
  U5287/Y (NOR2X2MTR)                                    0.077      1.270 r
  U7067/Y (NOR2X4MTR)                                    0.044      1.314 f
  U9065/Y (BUFX4MTR)                                     0.081      1.394 f
  U14844/Y (OAI21BX2MTR)                                 0.064      1.458 r
  U0_BANK_TOP/vACC_0_reg_5__12_/D (DFFRHQX2MTR)          0.000      1.458 r
  data arrival time                                                 1.458

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_5__12_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.125      1.475
  data required time                                                1.475
  --------------------------------------------------------------------------
  data required time                                                1.475
  data arrival time                                                -1.458
  --------------------------------------------------------------------------
  slack (MET)                                                       0.017


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.125      0.125 r
  U968/Y (INVX6MTR)                                      0.034      0.159 f
  U1203/Y (CLKNAND2X2MTR)                                0.072      0.231 r
  U6254/Y (INVX3MTR)                                     0.058      0.289 f
  U4624/Y (INVX2MTR)                                     0.051      0.340 r
  U10812/Y (OAI22X1MTR)                                  0.069      0.409 f
  U7642/Y (AOI21X2MTR)                                   0.089      0.498 r
  U8574/Y (NAND3X2MTR)                                   0.097      0.595 f
  U7492/Y (INVX3MTR)                                     0.070      0.665 r
  U9818/Y (NAND2X3MTR)                                   0.059      0.724 f
  U8263/Y (AOI21X4MTR)                                   0.103      0.827 r
  U1536/Y (OAI21X4MTR)                                   0.072      0.899 f
  U4821/Y (NAND2X4MTR)                                   0.050      0.950 r
  U9355/Y (NAND2X8MTR)                                   0.050      1.000 f
  U1635/Y (AOI21X4MTR)                                   0.074      1.073 r
  U1634/Y (XNOR2X2MTR)                                   0.076      1.149 r
  U7154/Y (NAND2BX2MTR)                                  0.062      1.211 f
  U7110/Y (OAI2B1X2MTR)                                  0.048      1.259 r
  U7094/Y (AOI21X4MTR)                                   0.047      1.306 f
  U7084/Y (BUFX4MTR)                                     0.088      1.393 f
  U7918/Y (OAI21X2MTR)                                   0.064      1.457 r
  U0_BANK_TOP/vACC_3_reg_2__10_/D (DFFRHQX2MTR)          0.000      1.457 r
  data arrival time                                                 1.457

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_2__10_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.126      1.474
  data required time                                                1.474
  --------------------------------------------------------------------------
  data required time                                                1.474
  data arrival time                                                -1.457
  --------------------------------------------------------------------------
  slack (MET)                                                       0.017


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.115      0.115 f
  U1378/Y (INVX8MTR)                                     0.041      0.156 r
  U6954/Y (INVX6MTR)                                     0.039      0.195 f
  U4413/Y (NOR2BX2MTR)                                   0.142      0.337 r
  U13012/Y (AOI22X1MTR)                                  0.132      0.469 f
  U15285/Y (AND2X4MTR)                                   0.104      0.573 f
  U15284/Y (NAND3X4MTR)                                  0.045      0.619 r
  U5545/Y (INVX4MTR)                                     0.036      0.654 f
  U2984/Y (NOR2X2MTR)                                    0.076      0.730 r
  U3409/Y (INVX2MTR)                                     0.048      0.779 f
  U3320/Y (OAI21X2MTR)                                   0.049      0.828 r
  U4342/Y (NAND2X2MTR)                                   0.073      0.901 f
  U397/Y (NAND2X4MTR)                                    0.047      0.948 r
  U14204/Y (INVX3MTR)                                    0.033      0.981 f
  U4772/Y (NAND2X6MTR)                                   0.047      1.028 r
  U3246/Y (NAND2X4MTR)                                   0.042      1.069 f
  U1443/Y (AOI21X2MTR)                                   0.079      1.148 r
  U1442/Y (NAND2X2MTR)                                   0.062      1.210 f
  U11689/Y (AND3X6MTR)                                   0.112      1.322 f
  U11688/Y (CLKNAND2X4MTR)                               0.039      1.362 r
  U5709/Y (NAND2X4MTR)                                   0.038      1.400 f
  U14795/Y (OAI22X2MTR)                                  0.053      1.453 r
  U0_BANK_TOP/vACC_0_reg_0__3_/D (DFFRHQX2MTR)           0.000      1.453 r
  data arrival time                                                 1.453

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_0__3_/CK (DFFRHQX2MTR)          0.000      1.600 r
  library setup time                                    -0.131      1.469
  data required time                                                1.469
  --------------------------------------------------------------------------
  data required time                                                1.469
  data arrival time                                                -1.453
  --------------------------------------------------------------------------
  slack (MET)                                                       0.017


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1710/Y (NAND3X8MTR)                                   0.112      0.263 f
  U1684/Y (INVX4MTR)                                     0.076      0.339 r
  U1683/Y (INVX6MTR)                                     0.045      0.384 f
  U11359/Y (NOR2X3MTR)                                   0.049      0.433 r
  U4154/Y (AOI21X2MTR)                                   0.033      0.466 f
  U4102/Y (NAND3X2MTR)                                   0.049      0.516 r
  U5590/Y (AND2X2MTR)                                    0.118      0.634 r
  U5553/Y (NOR2X2MTR)                                    0.051      0.685 f
  U2086/Y (NAND2BX2MTR)                                  0.126      0.811 f
  U2085/Y (INVX2MTR)                                     0.051      0.862 r
  U603/Y (NAND2X2MTR)                                    0.051      0.913 f
  U4815/Y (NOR2X1MTR)                                    0.090      1.004 r
  U1602/Y (NAND2X4MTR)                                   0.057      1.061 f
  U413/Y (CLKNAND2X4MTR)                                 0.042      1.102 r
  U1471/Y (NAND2X4MTR)                                   0.048      1.150 f
  U1405/Y (NAND3X8MTR)                                   0.049      1.199 r
  U1425/Y (INVX6MTR)                                     0.034      1.233 f
  U135/Y (OAI21X3MTR)                                    0.089      1.323 r
  U11027/Y (NAND3X2MTR)                                  0.078      1.400 f
  U19127/Y (OAI211X2MTR)                                 0.053      1.453 r
  U0_BANK_TOP/vACC_2_reg_5__16_/D (DFFRHQX2MTR)          0.000      1.453 r
  data arrival time                                                 1.453

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_5__16_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.130      1.470
  data required time                                                1.470
  --------------------------------------------------------------------------
  data required time                                                1.470
  data arrival time                                                -1.453
  --------------------------------------------------------------------------
  slack (MET)                                                       0.017


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U1026/Y (INVX12MTR)                                    0.031      0.144 r
  U10636/Y (CLKNAND2X16MTR)                              0.044      0.188 f
  U11009/Y (CLKNAND2X16MTR)                              0.039      0.227 r
  U10709/Y (NAND2X12MTR)                                 0.042      0.269 f
  U2141/Y (INVX20MTR)                                    0.047      0.316 r
  U10996/Y (INVX20MTR)                                   0.043      0.359 f
  U10737/Y (INVX32MTR)                                   0.038      0.398 r
  U11074/Y (NAND2X6MTR)                                  0.041      0.439 f
  U11746/Y (NOR2X3MTR)                                   0.059      0.498 r
  U16011/Y (XNOR2X2MTR)                                  0.107      0.605 r
  U15862/Y (XNOR2X2MTR)                                  0.109      0.714 r
  U11014/Y (XNOR2X2MTR)                                  0.112      0.825 r
  U15777/Y (XNOR2X4MTR)                                  0.126      0.951 r
  U12246/Y (OAI21X2MTR)                                  0.072      1.023 f
  U10919/Y (OAI2BB1X2MTR)                                0.067      1.090 r
  U2145/Y (NAND2X4MTR)                                   0.059      1.149 f
  U12409/Y (BUFX2MTR)                                    0.104      1.253 f
  U12407/Y (INVX2MTR)                                    0.033      1.287 r
  U14926/Y (NOR2X2MTR)                                   0.027      1.313 f
  U1097/Y (XNOR2X1MTR)                                   0.063      1.376 f
  U4233/Y (NOR2X1MTR)                                    0.063      1.439 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_5_/D (DFFRHQX1MTR)
                                                         0.000      1.439 r
  data arrival time                                                 1.439

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_5_/CK (DFFRHQX1MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.145      1.455
  data required time                                                1.455
  --------------------------------------------------------------------------
  data required time                                                1.455
  data arrival time                                                -1.439
  --------------------------------------------------------------------------
  slack (MET)                                                       0.017


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1710/Y (NAND3X8MTR)                                   0.112      0.263 f
  U1746/Y (BUFX10MTR)                                    0.102      0.365 f
  U1311/Y (BUFX8MTR)                                     0.070      0.435 f
  U6216/Y (NOR2X2MTR)                                    0.052      0.488 r
  U6189/Y (INVX2MTR)                                     0.032      0.520 f
  U1138/Y (CLKNAND2X2MTR)                                0.039      0.559 r
  U15463/Y (AND2X4MTR)                                   0.104      0.662 r
  U2046/Y (NOR2X2MTR)                                    0.053      0.715 f
  U5476/Y (NAND2BX4MTR)                                  0.096      0.810 f
  U8199/Y (NAND2BX4MTR)                                  0.092      0.903 f
  U4832/Y (INVX2MTR)                                     0.054      0.956 r
  U7233/Y (NAND2X2MTR)                                   0.044      1.001 f
  U7109/Y (NAND2BX4MTR)                                  0.084      1.084 f
  U9557/Y (NAND2X3MTR)                                   0.052      1.136 r
  U3703/Y (NAND3X8MTR)                                   0.084      1.220 f
  U180/Y (NAND2X4MTR)                                    0.063      1.284 r
  U11573/Y (CLKNAND2X2MTR)                               0.051      1.335 f
  U8990/Y (OAI21BX2MTR)                                  0.078      1.413 r
  U0_BANK_TOP/vACC_1_reg_0__17_/D (DFFRQX2MTR)           0.000      1.413 r
  data arrival time                                                 1.413

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_0__17_/CK (DFFRQX2MTR)          0.000      1.600 r
  library setup time                                    -0.170      1.430
  data required time                                                1.430
  --------------------------------------------------------------------------
  data required time                                                1.430
  data arrival time                                                -1.413
  --------------------------------------------------------------------------
  slack (MET)                                                       0.017


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U1666/Y (INVX12MTR)                                    0.037      0.174 f
  U1661/Y (NAND3X12MTR)                                  0.045      0.220 r
  U8911/Y (BUFX10MTR)                                    0.080      0.299 r
  U1323/Y (BUFX8MTR)                                     0.067      0.366 r
  U5657/Y (NOR2BX2MTR)                                   0.027      0.393 f
  U3078/Y (OR3X2MTR)                                     0.142      0.536 f
  U1915/Y (NAND2X2MTR)                                   0.057      0.593 r
  U6776/Y (NAND2X2MTR)                                   0.060      0.653 f
  U3158/Y (INVX1MTR)                                     0.039      0.692 r
  U1790/Y (OAI21X1MTR)                                   0.102      0.794 f
  U2084/Y (AO21X4MTR)                                    0.153      0.947 f
  U4814/Y (AOI2BB1X2MTR)                                 0.079      1.025 r
  U413/Y (CLKNAND2X4MTR)                                 0.068      1.093 f
  U1603/Y (NAND2X4MTR)                                   0.059      1.152 r
  U262/Y (BUFX4MTR)                                      0.101      1.253 r
  U6314/Y (CLKNAND2X4MTR)                                0.073      1.326 f
  U7024/Y (OAI21BX2MTR)                                  0.086      1.412 r
  U0_BANK_TOP/vACC_0_reg_5__14_/D (DFFRQX2MTR)           0.000      1.412 r
  data arrival time                                                 1.412

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_5__14_/CK (DFFRQX2MTR)          0.000      1.600 r
  library setup time                                    -0.171      1.429
  data required time                                                1.429
  --------------------------------------------------------------------------
  data required time                                                1.429
  data arrival time                                                -1.412
  --------------------------------------------------------------------------
  slack (MET)                                                       0.017


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.116      0.116 f
  U9271/Y (NOR2X2MTR)                                    0.050      0.166 r
  U9316/Y (AND2X2MTR)                                    0.112      0.277 r
  U8906/Y (INVX2MTR)                                     0.040      0.317 f
  U5212/Y (INVX4MTR)                                     0.048      0.365 r
  U6909/Y (NOR3X2MTR)                                    0.039      0.404 f
  U2256/Y (NOR2X1MTR)                                    0.055      0.459 r
  U6745/Y (OAI21X2MTR)                                   0.053      0.512 f
  U9323/Y (AOI21X2MTR)                                   0.079      0.591 r
  U9083/Y (CLKNAND2X4MTR)                                0.066      0.657 f
  U1478/Y (NOR2X1MTR)                                    0.112      0.769 r
  U661/Y (NOR2X4MTR)                                     0.049      0.818 f
  U569/Y (AND2X4MTR)                                     0.088      0.906 f
  U3789/Y (NAND2X3MTR)                                   0.043      0.949 r
  U3766/Y (NAND2X6MTR)                                   0.057      1.006 f
  U6425/Y (AOI21X2MTR)                                   0.090      1.096 r
  U1502/Y (XNOR2X2MTR)                                   0.084      1.180 r
  U7110/Y (OAI2B1X2MTR)                                  0.077      1.257 f
  U7094/Y (AOI21X4MTR)                                   0.077      1.335 r
  U7084/Y (BUFX4MTR)                                     0.087      1.421 r
  U10765/Y (OAI21BX2MTR)                                 0.048      1.469 f
  U0_BANK_TOP/vACC_0_reg_2__10_/D (DFFRHQX2MTR)          0.000      1.469 f
  data arrival time                                                 1.469

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_2__10_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.114      1.486
  data required time                                                1.486
  --------------------------------------------------------------------------
  data required time                                                1.486
  data arrival time                                                -1.469
  --------------------------------------------------------------------------
  slack (MET)                                                       0.017


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U12245/Y (NAND3X12MTR)                                 0.098      0.249 f
  U12144/Y (INVX20MTR)                                   0.054      0.302 r
  U1723/Y (INVX12MTR)                                    0.031      0.333 f
  U598/Y (INVX8MTR)                                      0.036      0.369 r
  U1291/Y (BUFX8MTR)                                     0.072      0.442 r
  U1888/Y (CLKNAND2X2MTR)                                0.051      0.493 f
  U2643/Y (NAND4X4MTR)                                   0.046      0.538 r
  U918/Y (AND2X4MTR)                                     0.106      0.645 r
  U8724/Y (NOR2X1MTR)                                    0.066      0.710 f
  U3948/Y (NOR2X2MTR)                                    0.108      0.818 r
  U2904/Y (NAND2X2MTR)                                   0.094      0.912 f
  U493/Y (NOR2X2MTR)                                     0.082      0.994 r
  U6441/Y (CLKNAND2X2MTR)                                0.058      1.052 f
  U7162/Y (NAND2X4MTR)                                   0.052      1.104 r
  U2223/Y (NAND2X4MTR)                                   0.049      1.154 f
  U1608/Y (NAND3X6MTR)                                   0.062      1.216 r
  U5746/Y (NAND2X2MTR)                                   0.046      1.262 f
  U16225/Y (NAND2X2MTR)                                  0.045      1.307 r
  U7064/Y (INVX3MTR)                                     0.043      1.350 f
  U2181/Y (OAI21BX2MTR)                                  0.062      1.412 r
  U0_BANK_TOP/vACC_0_reg_6__21_/D (DFFRQX2MTR)           0.000      1.412 r
  data arrival time                                                 1.412

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_6__21_/CK (DFFRQX2MTR)          0.000      1.600 r
  library setup time                                    -0.171      1.429
  data required time                                                1.429
  --------------------------------------------------------------------------
  data required time                                                1.429
  data arrival time                                                -1.412
  --------------------------------------------------------------------------
  slack (MET)                                                       0.017


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.132      0.132 f
  U610/Y (BUFX14MTR)                                     0.088      0.220 f
  U1707/Y (CLKNAND2X16MTR)                               0.046      0.266 r
  U1290/Y (BUFX8MTR)                                     0.070      0.336 r
  U1268/Y (INVX4MTR)                                     0.040      0.375 f
  U11470/Y (AOI22X2MTR)                                  0.064      0.439 r
  U1126/Y (NAND3X2MTR)                                   0.080      0.519 f
  U721/Y (AND2X2MTR)                                     0.120      0.639 f
  U676/Y (NAND2X2MTR)                                    0.071      0.710 r
  U3188/Y (NAND2X1MTR)                                   0.082      0.792 f
  U7278/Y (NAND2BX1MTR)                                  0.134      0.926 f
  U7272/Y (INVX2MTR)                                     0.050      0.976 r
  U5830/Y (CLKNAND2X2MTR)                                0.053      1.029 f
  U11471/Y (OAI211X4MTR)                                 0.125      1.153 r
  U10572/Y (NAND3X12MTR)                                 0.081      1.234 f
  U7941/Y (NAND2X4MTR)                                   0.055      1.289 r
  U7926/Y (INVX2MTR)                                     0.045      1.334 f
  U5260/Y (OAI31X2MTR)                                   0.115      1.449 r
  U0_BANK_TOP/vACC_0_reg_3__17_/D (DFFRHQX2MTR)          0.000      1.449 r
  data arrival time                                                 1.449

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_3__17_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.134      1.466
  data required time                                                1.466
  --------------------------------------------------------------------------
  data required time                                                1.466
  data arrival time                                                -1.449
  --------------------------------------------------------------------------
  slack (MET)                                                       0.017


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_396_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U11700/Y (NOR2X6MTR)                                   0.030      0.266 f
  U1267/Y (INVX6MTR)                                     0.028      0.294 r
  U10431/Y (NAND2X8MTR)                                  0.045      0.339 f
  U1019/Y (BUFX10MTR)                                    0.082      0.421 f
  U15754/Y (INVX8MTR)                                    0.034      0.455 r
  U8772/Y (INVX2MTR)                                     0.058      0.513 f
  U8725/Y (INVX3MTR)                                     0.068      0.581 r
  U8857/Y (OAI211X1MTR)                                  0.125      0.706 f
  U11834/Y (NOR2X1MTR)                                   0.102      0.809 r
  U16213/Y (AND4X4MTR)                                   0.108      0.916 r
  U6502/Y (NAND2X4MTR)                                   0.051      0.967 f
  U5847/Y (NOR2X4MTR)                                    0.070      1.038 r
  U10983/Y (OAI2BB1X4MTR)                                0.098      1.135 r
  U17886/Y (NAND4BX4MTR)                                 0.083      1.218 r
  U14222/Y (OAI2BB1X2MTR)                                0.105      1.323 r
  U14220/Y (NOR2X2MTR)                                   0.042      1.365 f
  U14766/Y (NOR2X1MTR)                                   0.048      1.413 r
  PIM_result_reg_396_/D (DFFRQX1MTR)                     0.000      1.413 r
  data arrival time                                                 1.413

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_396_/CK (DFFRQX1MTR)                    0.000      1.600 r
  library setup time                                    -0.170      1.430
  data required time                                                1.430
  --------------------------------------------------------------------------
  data required time                                                1.430
  data arrival time                                                -1.413
  --------------------------------------------------------------------------
  slack (MET)                                                       0.017


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_6_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/Q (DFFRHQX4MTR)
                                                         0.126      0.126 r
  U16355/Y (INVX1MTR)                                    0.033      0.159 f
  U13074/Y (OR2X1MTR)                                    0.121      0.281 f
  U1879/Y (INVX2MTR)                                     0.084      0.365 r
  U9713/Y (AOI22X1MTR)                                   0.071      0.436 f
  U1004/Y (AND4X2MTR)                                    0.170      0.606 f
  U4539/Y (NAND3X2MTR)                                   0.061      0.666 r
  U4001/Y (INVX2MTR)                                     0.051      0.718 f
  U4361/Y (AOI21X2MTR)                                   0.117      0.835 r
  U4831/Y (OAI21X4MTR)                                   0.095      0.930 f
  U2265/Y (CLKNAND2X2MTR)                                0.046      0.976 r
  U4795/Y (NAND2X2MTR)                                   0.047      1.023 f
  U5332/Y (INVX2MTR)                                     0.043      1.066 r
  U4743/Y (CLKNAND2X2MTR)                                0.042      1.107 f
  U7106/Y (OAI2BB1X2MTR)                                 0.045      1.152 r
  U7936/Y (OAI211X4MTR)                                  0.065      1.217 f
  U7049/Y (NOR2X4MTR)                                    0.063      1.280 r
  U15316/Y (NOR2X4MTR)                                   0.048      1.328 f
  U1261/Y (OA22X1MTR)                                    0.160      1.488 f
  U0_BANK_TOP/vACC_3_reg_0__15_/D (DFFSX2MTR)            0.000      1.488 f
  data arrival time                                                 1.488

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_0__15_/CK (DFFSX2MTR)           0.000      1.600 r
  library setup time                                    -0.095      1.505
  data required time                                                1.505
  --------------------------------------------------------------------------
  data required time                                                1.505
  data arrival time                                                -1.488
  --------------------------------------------------------------------------
  slack (MET)                                                       0.017


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_6_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/Q (DFFRHQX4MTR)
                                                         0.126      0.126 r
  U16355/Y (INVX1MTR)                                    0.033      0.159 f
  U13074/Y (OR2X1MTR)                                    0.121      0.281 f
  U1879/Y (INVX2MTR)                                     0.084      0.365 r
  U9713/Y (AOI22X1MTR)                                   0.071      0.436 f
  U1004/Y (AND4X2MTR)                                    0.170      0.606 f
  U4539/Y (NAND3X2MTR)                                   0.061      0.666 r
  U4001/Y (INVX2MTR)                                     0.051      0.718 f
  U4361/Y (AOI21X2MTR)                                   0.117      0.835 r
  U4831/Y (OAI21X4MTR)                                   0.095      0.930 f
  U2265/Y (CLKNAND2X2MTR)                                0.046      0.976 r
  U4795/Y (NAND2X2MTR)                                   0.047      1.023 f
  U5332/Y (INVX2MTR)                                     0.043      1.066 r
  U4743/Y (CLKNAND2X2MTR)                                0.042      1.107 f
  U7106/Y (OAI2BB1X2MTR)                                 0.045      1.152 r
  U7936/Y (OAI211X4MTR)                                  0.065      1.217 f
  U7049/Y (NOR2X4MTR)                                    0.063      1.280 r
  U15316/Y (NOR2X4MTR)                                   0.048      1.328 f
  U1242/Y (OA22X1MTR)                                    0.160      1.488 f
  U0_BANK_TOP/vACC_1_reg_0__15_/D (DFFSX2MTR)            0.000      1.488 f
  data arrival time                                                 1.488

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_0__15_/CK (DFFSX2MTR)           0.000      1.600 r
  library setup time                                    -0.095      1.505
  data required time                                                1.505
  --------------------------------------------------------------------------
  data required time                                                1.505
  data arrival time                                                -1.488
  --------------------------------------------------------------------------
  slack (MET)                                                       0.017


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRQX2MTR)      0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRQX2MTR)       0.237      0.237 r
  U4226/Y (INVX2MTR)                                     0.045      0.282 f
  U736/Y (NOR2X2MTR)                                     0.082      0.364 r
  U8766/Y (AND2X1MTR)                                    0.108      0.472 r
  U9208/Y (INVX1MTR)                                     0.048      0.520 f
  U567/Y (INVX2MTR)                                      0.071      0.592 r
  U12224/Y (NAND2X1MTR)                                  0.071      0.662 f
  U10093/Y (NAND4X2MTR)                                  0.065      0.727 r
  U1827/Y (NOR2BX2MTR)                                   0.165      0.892 r
  U6349/Y (NOR2X1MTR)                                    0.125      1.017 f
  U12390/Y (AOI222X1MTR)                                 0.190      1.207 r
  U6586/Y (OAI22X1MTR)                                   0.105      1.312 f
  U10889/Y (OAI21BX1MTR)                                 0.140      1.452 f
  U0_BANK_TOP/vACC_3_reg_6__13_/D (DFFRQX2MTR)           0.000      1.452 f
  data arrival time                                                 1.452

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_6__13_/CK (DFFRQX2MTR)          0.000      1.600 r
  library setup time                                    -0.131      1.469
  data required time                                                1.469
  --------------------------------------------------------------------------
  data required time                                                1.469
  data arrival time                                                -1.452
  --------------------------------------------------------------------------
  slack (MET)                                                       0.017


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1710/Y (NAND3X8MTR)                                   0.112      0.263 f
  U1684/Y (INVX4MTR)                                     0.076      0.339 r
  U1683/Y (INVX6MTR)                                     0.045      0.384 f
  U11359/Y (NOR2X3MTR)                                   0.049      0.433 r
  U4154/Y (AOI21X2MTR)                                   0.033      0.466 f
  U4102/Y (NAND3X2MTR)                                   0.049      0.516 r
  U5590/Y (AND2X2MTR)                                    0.118      0.634 r
  U5553/Y (NOR2X2MTR)                                    0.051      0.685 f
  U2086/Y (NAND2BX2MTR)                                  0.126      0.811 f
  U2085/Y (INVX2MTR)                                     0.051      0.862 r
  U603/Y (NAND2X2MTR)                                    0.051      0.913 f
  U4815/Y (NOR2X1MTR)                                    0.090      1.004 r
  U1602/Y (NAND2X4MTR)                                   0.057      1.061 f
  U413/Y (CLKNAND2X4MTR)                                 0.042      1.102 r
  U1471/Y (NAND2X4MTR)                                   0.048      1.150 f
  U1405/Y (NAND3X8MTR)                                   0.049      1.199 r
  U204/Y (NAND2X2MTR)                                    0.045      1.244 f
  U5717/Y (NAND2X2MTR)                                   0.042      1.286 r
  U4695/Y (INVX2MTR)                                     0.053      1.339 f
  U6978/Y (OAI21BX2MTR)                                  0.066      1.405 r
  U0_BANK_TOP/vACC_3_reg_5__21_/D (DFFRQX1MTR)           0.000      1.405 r
  data arrival time                                                 1.405

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_5__21_/CK (DFFRQX1MTR)          0.000      1.600 r
  library setup time                                    -0.178      1.422
  data required time                                                1.422
  --------------------------------------------------------------------------
  data required time                                                1.422
  data arrival time                                                -1.405
  --------------------------------------------------------------------------
  slack (MET)                                                       0.017


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U1026/Y (INVX12MTR)                                    0.031      0.144 r
  U10636/Y (CLKNAND2X16MTR)                              0.044      0.188 f
  U11009/Y (CLKNAND2X16MTR)                              0.039      0.227 r
  U10709/Y (NAND2X12MTR)                                 0.042      0.269 f
  U2141/Y (INVX20MTR)                                    0.047      0.316 r
  U11000/Y (INVX18MTR)                                   0.038      0.354 f
  U15778/Y (BUFX20MTR)                                   0.070      0.424 f
  U10407/Y (NOR2X8MTR)                                   0.051      0.475 r
  U15485/Y (INVX6MTR)                                    0.044      0.518 f
  U16036/Y (NOR2X6MTR)                                   0.066      0.584 r
  U7279/Y (OAI21X1MTR)                                   0.076      0.660 f
  U7298/Y (OAI2BB1X1MTR)                                 0.068      0.728 r
  U15738/Y (XNOR2X2MTR)                                  0.077      0.805 r
  U15737/Y (XNOR2X2MTR)                                  0.125      0.930 r
  U10411/Y (OAI21X1MTR)                                  0.088      1.018 f
  U5157/Y (OAI2BB1X1MTR)                                 0.064      1.082 r
  U14264/Y (NAND2X2MTR)                                  0.068      1.150 f
  U10406/Y (OAI21X2MTR)                                  0.105      1.256 r
  U7127/Y (AOI21X2MTR)                                   0.066      1.322 f
  U14942/Y (OAI21X1MTR)                                  0.041      1.363 r
  U2766/Y (NOR2BX2MTR)                                   0.096      1.459 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_11_/D (DFFRHQX2MTR)
                                                         0.000      1.459 r
  data arrival time                                                 1.459

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX2MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.123      1.477
  data required time                                                1.477
  --------------------------------------------------------------------------
  data required time                                                1.477
  data arrival time                                                -1.459
  --------------------------------------------------------------------------
  slack (MET)                                                       0.018


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U1026/Y (INVX12MTR)                                    0.031      0.144 r
  U10636/Y (CLKNAND2X16MTR)                              0.044      0.188 f
  U11009/Y (CLKNAND2X16MTR)                              0.039      0.227 r
  U10709/Y (NAND2X12MTR)                                 0.042      0.269 f
  U2141/Y (INVX20MTR)                                    0.047      0.316 r
  U11000/Y (INVX18MTR)                                   0.038      0.354 f
  U1694/Y (INVX12MTR)                                    0.033      0.387 r
  U1693/Y (INVX12MTR)                                    0.030      0.417 f
  U479/Y (NOR2X8MTR)                                     0.053      0.469 r
  U143/Y (NAND2X2MTR)                                    0.061      0.530 f
  U10582/Y (INVX4MTR)                                    0.052      0.582 r
  U10386/Y (XNOR2X8MTR)                                  0.087      0.669 r
  U10385/Y (XNOR2X8MTR)                                  0.100      0.769 r
  U10384/Y (OAI21X4MTR)                                  0.061      0.830 f
  U10749/Y (OAI2BB1X4MTR)                                0.051      0.882 r
  U10736/Y (XNOR2X2MTR)                                  0.074      0.956 r
  U15846/Y (XNOR2X2MTR)                                  0.122      1.077 r
  U16068/Y (NOR2X2MTR)                                   0.082      1.159 f
  U10393/Y (NOR2X4MTR)                                   0.064      1.223 r
  U16735/Y (NAND2X2MTR)                                  0.057      1.280 f
  U18113/Y (OAI21X2MTR)                                  0.082      1.363 r
  U15710/Y (NOR2BX2MTR)                                  0.097      1.459 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_11_/D (DFFRHQX2MTR)
                                                         0.000      1.459 r
  data arrival time                                                 1.459

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX2MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.123      1.477
  data required time                                                1.477
  --------------------------------------------------------------------------
  data required time                                                1.477
  data arrival time                                                -1.459
  --------------------------------------------------------------------------
  slack (MET)                                                       0.018


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1710/Y (NAND3X8MTR)                                   0.112      0.263 f
  U1684/Y (INVX4MTR)                                     0.076      0.339 r
  U1683/Y (INVX6MTR)                                     0.045      0.384 f
  U11359/Y (NOR2X3MTR)                                   0.049      0.433 r
  U4154/Y (AOI21X2MTR)                                   0.033      0.466 f
  U4102/Y (NAND3X2MTR)                                   0.049      0.516 r
  U5590/Y (AND2X2MTR)                                    0.118      0.634 r
  U5553/Y (NOR2X2MTR)                                    0.051      0.685 f
  U2086/Y (NAND2BX2MTR)                                  0.126      0.811 f
  U2085/Y (INVX2MTR)                                     0.051      0.862 r
  U603/Y (NAND2X2MTR)                                    0.051      0.913 f
  U4815/Y (NOR2X1MTR)                                    0.090      1.004 r
  U1602/Y (NAND2X4MTR)                                   0.057      1.061 f
  U413/Y (CLKNAND2X4MTR)                                 0.042      1.102 r
  U1471/Y (NAND2X4MTR)                                   0.048      1.150 f
  U1405/Y (NAND3X8MTR)                                   0.049      1.199 r
  U1425/Y (INVX6MTR)                                     0.034      1.233 f
  U135/Y (OAI21X3MTR)                                    0.089      1.323 r
  U10447/Y (NAND3X2MTR)                                  0.078      1.400 f
  U19130/Y (OAI211X2MTR)                                 0.053      1.453 r
  U0_BANK_TOP/vACC_3_reg_5__16_/D (DFFRHQX2MTR)          0.000      1.453 r
  data arrival time                                                 1.453

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_5__16_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.129      1.471
  data required time                                                1.471
  --------------------------------------------------------------------------
  data required time                                                1.471
  data arrival time                                                -1.453
  --------------------------------------------------------------------------
  slack (MET)                                                       0.018


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.132      0.132 f
  U610/Y (BUFX14MTR)                                     0.088      0.220 f
  U1707/Y (CLKNAND2X16MTR)                               0.046      0.266 r
  U1290/Y (BUFX8MTR)                                     0.070      0.336 r
  U1268/Y (INVX4MTR)                                     0.040      0.375 f
  U11470/Y (AOI22X2MTR)                                  0.064      0.439 r
  U1126/Y (NAND3X2MTR)                                   0.080      0.519 f
  U721/Y (AND2X2MTR)                                     0.120      0.639 f
  U676/Y (NAND2X2MTR)                                    0.071      0.710 r
  U3188/Y (NAND2X1MTR)                                   0.082      0.792 f
  U7278/Y (NAND2BX1MTR)                                  0.134      0.926 f
  U7272/Y (INVX2MTR)                                     0.050      0.976 r
  U5830/Y (CLKNAND2X2MTR)                                0.053      1.029 f
  U11471/Y (OAI211X4MTR)                                 0.125      1.153 r
  U10572/Y (NAND3X12MTR)                                 0.081      1.234 f
  U7941/Y (NAND2X4MTR)                                   0.055      1.289 r
  U7926/Y (INVX2MTR)                                     0.045      1.334 f
  U5258/Y (OAI31X2MTR)                                   0.115      1.449 r
  U0_BANK_TOP/vACC_3_reg_3__17_/D (DFFRHQX2MTR)          0.000      1.449 r
  data arrival time                                                 1.449

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_3__17_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.134      1.466
  data required time                                                1.466
  --------------------------------------------------------------------------
  data required time                                                1.466
  data arrival time                                                -1.449
  --------------------------------------------------------------------------
  slack (MET)                                                       0.018


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1710/Y (NAND3X8MTR)                                   0.112      0.263 f
  U1670/Y (INVX12MTR)                                    0.069      0.332 r
  U1403/Y (INVX8MTR)                                     0.041      0.373 f
  U1329/Y (INVX6MTR)                                     0.040      0.413 r
  U8706/Y (INVX1MTR)                                     0.043      0.456 f
  U949/Y (CLKOR2X1MTR)                                   0.114      0.570 f
  U865/Y (NAND3X2MTR)                                    0.057      0.627 r
  U1706/Y (NAND2X2MTR)                                   0.084      0.711 f
  U600/Y (INVX2MTR)                                      0.096      0.807 r
  U2929/Y (NAND2X1MTR)                                   0.068      0.875 f
  U4828/Y (NAND3BX2MTR)                                  0.136      1.010 f
  U369/Y (NOR2BX4MTR)                                    0.076      1.086 r
  U2817/Y (OAI21X4MTR)                                   0.056      1.142 f
  U3212/Y (NAND3X8MTR)                                   0.059      1.202 r
  U3206/Y (NAND2X2MTR)                                   0.052      1.253 f
  U3200/Y (XNOR2X2MTR)                                   0.086      1.339 f
  U17840/Y (OAI22X1MTR)                                  0.063      1.402 r
  U0_BANK_TOP/vACC_1_reg_1__20_/D (DFFRQX1MTR)           0.000      1.402 r
  data arrival time                                                 1.402

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_1__20_/CK (DFFRQX1MTR)          0.000      1.600 r
  library setup time                                    -0.180      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.402
  --------------------------------------------------------------------------
  slack (MET)                                                       0.018


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1710/Y (NAND3X8MTR)                                   0.112      0.263 f
  U1684/Y (INVX4MTR)                                     0.076      0.339 r
  U1683/Y (INVX6MTR)                                     0.045      0.384 f
  U11359/Y (NOR2X3MTR)                                   0.049      0.433 r
  U4154/Y (AOI21X2MTR)                                   0.033      0.466 f
  U4102/Y (NAND3X2MTR)                                   0.049      0.516 r
  U5590/Y (AND2X2MTR)                                    0.118      0.634 r
  U5553/Y (NOR2X2MTR)                                    0.051      0.685 f
  U2086/Y (NAND2BX2MTR)                                  0.126      0.811 f
  U2085/Y (INVX2MTR)                                     0.051      0.862 r
  U603/Y (NAND2X2MTR)                                    0.051      0.913 f
  U4815/Y (NOR2X1MTR)                                    0.090      1.004 r
  U1602/Y (NAND2X4MTR)                                   0.057      1.061 f
  U413/Y (CLKNAND2X4MTR)                                 0.042      1.102 r
  U1471/Y (NAND2X4MTR)                                   0.048      1.150 f
  U1405/Y (NAND3X8MTR)                                   0.049      1.199 r
  U1425/Y (INVX6MTR)                                     0.034      1.233 f
  U135/Y (OAI21X3MTR)                                    0.089      1.323 r
  U11413/Y (NAND3X2MTR)                                  0.078      1.400 f
  U8980/Y (OAI2B11X2MTR)                                 0.053      1.453 r
  U0_BANK_TOP/vACC_0_reg_5__16_/D (DFFRHQX2MTR)          0.000      1.453 r
  data arrival time                                                 1.453

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_5__16_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.129      1.471
  data required time                                                1.471
  --------------------------------------------------------------------------
  data required time                                                1.471
  data arrival time                                                -1.453
  --------------------------------------------------------------------------
  slack (MET)                                                       0.018


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_54_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U1237/Y (CLKNAND2X12MTR)                               0.034      0.297 r
  U8896/Y (NAND2X8MTR)                                   0.038      0.335 f
  U1095/Y (BUFX6MTR)                                     0.080      0.415 f
  U1053/Y (BUFX4MTR)                                     0.089      0.504 f
  U10474/Y (AOI22X2MTR)                                  0.104      0.608 r
  U17457/Y (OAI211X4MTR)                                 0.110      0.719 f
  U376/Y (NOR2BX2MTR)                                    0.110      0.829 r
  U11298/Y (NAND3BX4MTR)                                 0.095      0.923 f
  U16259/Y (NOR2X8MTR)                                   0.078      1.002 r
  U8146/Y (CLKNAND2X4MTR)                                0.057      1.058 f
  U9231/Y (NOR2X4MTR)                                    0.074      1.132 r
  U17930/Y (NAND2X2MTR)                                  0.082      1.214 f
  U3255/Y (AOI21X1MTR)                                   0.095      1.309 r
  U10475/Y (NOR2X2MTR)                                   0.057      1.366 f
  U15156/Y (NOR2X1MTR)                                   0.051      1.417 r
  PIM_result_reg_54_/D (DFFRQX2MTR)                      0.000      1.417 r
  data arrival time                                                 1.417

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_54_/CK (DFFRQX2MTR)                     0.000      1.600 r
  library setup time                                    -0.166      1.434
  data required time                                                1.434
  --------------------------------------------------------------------------
  data required time                                                1.434
  data arrival time                                                -1.417
  --------------------------------------------------------------------------
  slack (MET)                                                       0.018


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_310_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U1237/Y (CLKNAND2X12MTR)                               0.034      0.297 r
  U8896/Y (NAND2X8MTR)                                   0.038      0.335 f
  U1095/Y (BUFX6MTR)                                     0.080      0.415 f
  U1053/Y (BUFX4MTR)                                     0.089      0.504 f
  U10474/Y (AOI22X2MTR)                                  0.104      0.608 r
  U17457/Y (OAI211X4MTR)                                 0.110      0.719 f
  U376/Y (NOR2BX2MTR)                                    0.110      0.829 r
  U11298/Y (NAND3BX4MTR)                                 0.095      0.923 f
  U16259/Y (NOR2X8MTR)                                   0.078      1.002 r
  U8146/Y (CLKNAND2X4MTR)                                0.057      1.058 f
  U9231/Y (NOR2X4MTR)                                    0.074      1.132 r
  U17930/Y (NAND2X2MTR)                                  0.082      1.214 f
  U3255/Y (AOI21X1MTR)                                   0.095      1.309 r
  U10475/Y (NOR2X2MTR)                                   0.057      1.366 f
  U15049/Y (NOR2X1MTR)                                   0.051      1.417 r
  PIM_result_reg_310_/D (DFFRQX2MTR)                     0.000      1.417 r
  data arrival time                                                 1.417

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_310_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.166      1.434
  data required time                                                1.434
  --------------------------------------------------------------------------
  data required time                                                1.434
  data arrival time                                                -1.417
  --------------------------------------------------------------------------
  slack (MET)                                                       0.018


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_438_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U1237/Y (CLKNAND2X12MTR)                               0.034      0.297 r
  U8896/Y (NAND2X8MTR)                                   0.038      0.335 f
  U1095/Y (BUFX6MTR)                                     0.080      0.415 f
  U1053/Y (BUFX4MTR)                                     0.089      0.504 f
  U10474/Y (AOI22X2MTR)                                  0.104      0.608 r
  U17457/Y (OAI211X4MTR)                                 0.110      0.719 f
  U376/Y (NOR2BX2MTR)                                    0.110      0.829 r
  U11298/Y (NAND3BX4MTR)                                 0.095      0.923 f
  U16259/Y (NOR2X8MTR)                                   0.078      1.002 r
  U8146/Y (CLKNAND2X4MTR)                                0.057      1.058 f
  U9231/Y (NOR2X4MTR)                                    0.074      1.132 r
  U17930/Y (NAND2X2MTR)                                  0.082      1.214 f
  U3255/Y (AOI21X1MTR)                                   0.095      1.309 r
  U10475/Y (NOR2X2MTR)                                   0.057      1.366 f
  U14992/Y (NOR2X1MTR)                                   0.051      1.417 r
  PIM_result_reg_438_/D (DFFRQX2MTR)                     0.000      1.417 r
  data arrival time                                                 1.417

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_438_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.166      1.434
  data required time                                                1.434
  --------------------------------------------------------------------------
  data required time                                                1.434
  data arrival time                                                -1.417
  --------------------------------------------------------------------------
  slack (MET)                                                       0.018


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_309_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U1237/Y (CLKNAND2X12MTR)                               0.034      0.297 r
  U9688/Y (NAND2X8MTR)                                   0.053      0.350 f
  U10372/Y (INVX1MTR)                                    0.039      0.389 r
  U10405/Y (INVX1MTR)                                    0.050      0.439 f
  U3027/Y (AOI22X1MTR)                                   0.092      0.531 r
  U17454/Y (OAI211X2MTR)                                 0.112      0.643 f
  U584/Y (NOR2X2MTR)                                     0.114      0.757 r
  U4736/Y (NAND3X2MTR)                                   0.130      0.888 f
  U431/Y (NOR2X2MTR)                                     0.115      1.003 r
  U17731/Y (NAND2X2MTR)                                  0.108      1.111 f
  U13775/Y (OAI22X1MTR)                                  0.089      1.200 r
  U14282/Y (AOI21X1MTR)                                  0.055      1.256 f
  U10985/Y (NAND4BX2MTR)                                 0.073      1.328 r
  U15050/Y (NOR2BX1MTR)                                  0.086      1.415 r
  PIM_result_reg_309_/D (DFFRQX2MTR)                     0.000      1.415 r
  data arrival time                                                 1.415

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_309_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.168      1.432
  data required time                                                1.432
  --------------------------------------------------------------------------
  data required time                                                1.432
  data arrival time                                                -1.415
  --------------------------------------------------------------------------
  slack (MET)                                                       0.018


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U1666/Y (INVX12MTR)                                    0.037      0.174 f
  U1661/Y (NAND3X12MTR)                                  0.045      0.220 r
  U8911/Y (BUFX10MTR)                                    0.080      0.299 r
  U1323/Y (BUFX8MTR)                                     0.067      0.366 r
  U5657/Y (NOR2BX2MTR)                                   0.027      0.393 f
  U3078/Y (OR3X2MTR)                                     0.142      0.536 f
  U1915/Y (NAND2X2MTR)                                   0.057      0.593 r
  U6776/Y (NAND2X2MTR)                                   0.060      0.653 f
  U3158/Y (INVX1MTR)                                     0.039      0.692 r
  U1790/Y (OAI21X1MTR)                                   0.102      0.794 f
  U2084/Y (AO21X4MTR)                                    0.153      0.947 f
  U4814/Y (AOI2BB1X2MTR)                                 0.079      1.025 r
  U413/Y (CLKNAND2X4MTR)                                 0.068      1.093 f
  U1603/Y (NAND2X4MTR)                                   0.059      1.152 r
  U262/Y (BUFX4MTR)                                      0.101      1.253 r
  U5730/Y (NAND2X4MTR)                                   0.067      1.320 f
  U8539/Y (OAI21X1MTR)                                   0.086      1.407 r
  U0_BANK_TOP/vACC_2_reg_5__14_/D (DFFRQX4MTR)           0.000      1.407 r
  data arrival time                                                 1.407

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_5__14_/CK (DFFRQX4MTR)          0.000      1.600 r
  library setup time                                    -0.176      1.424
  data required time                                                1.424
  --------------------------------------------------------------------------
  data required time                                                1.424
  data arrival time                                                -1.407
  --------------------------------------------------------------------------
  slack (MET)                                                       0.018


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U1666/Y (INVX12MTR)                                    0.037      0.174 f
  U1661/Y (NAND3X12MTR)                                  0.045      0.220 r
  U8911/Y (BUFX10MTR)                                    0.080      0.299 r
  U1327/Y (NAND2BX4MTR)                                  0.067      0.366 r
  U696/Y (CLKNAND2X2MTR)                                 0.040      0.406 f
  U4577/Y (NOR2X2MTR)                                    0.055      0.461 r
  U7511/Y (NAND2X2MTR)                                   0.061      0.522 f
  U7506/Y (NAND2X3MTR)                                   0.047      0.568 r
  U7513/Y (NAND2X4MTR)                                   0.059      0.627 f
  U8409/Y (INVX2MTR)                                     0.045      0.672 r
  U893/Y (NAND2X4MTR)                                    0.050      0.722 f
  U643/Y (INVX2MTR)                                      0.038      0.761 r
  U7774/Y (NOR2X2MTR)                                    0.031      0.792 f
  U530/Y (NOR2X4MTR)                                     0.064      0.856 r
  U8370/Y (OAI21X4MTR)                                   0.064      0.921 f
  U9588/Y (AOI21X8MTR)                                   0.101      1.022 r
  U11166/Y (NOR2X3MTR)                                   0.045      1.066 f
  U11347/Y (NOR2X2MTR)                                   0.065      1.131 r
  U1505/Y (XNOR2X2MTR)                                   0.077      1.209 r
  U1504/Y (NAND2X2MTR)                                   0.067      1.276 f
  U5732/Y (INVX2MTR)                                     0.050      1.326 r
  U7057/Y (NOR3X4MTR)                                    0.035      1.361 f
  U6309/Y (OAI21BX2MTR)                                  0.072      1.434 r
  U0_BANK_TOP/vACC_3_reg_1__12_/D (DFFRHQX1MTR)          0.000      1.434 r
  data arrival time                                                 1.434

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_1__12_/CK (DFFRHQX1MTR)         0.000      1.600 r
  library setup time                                    -0.148      1.452
  data required time                                                1.452
  --------------------------------------------------------------------------
  data required time                                                1.452
  data arrival time                                                -1.434
  --------------------------------------------------------------------------
  slack (MET)                                                       0.018


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U11700/Y (NOR2X6MTR)                                   0.030      0.266 f
  U1267/Y (INVX6MTR)                                     0.028      0.294 r
  U10431/Y (NAND2X8MTR)                                  0.045      0.339 f
  U15461/Y (INVX8MTR)                                    0.055      0.394 r
  U15597/Y (INVX4MTR)                                    0.043      0.436 f
  U876/Y (INVX4MTR)                                      0.065      0.502 r
  U16551/Y (OAI21X2MTR)                                  0.061      0.563 f
  U681/Y (NOR2X2MTR)                                     0.084      0.647 r
  U5464/Y (NAND2X2MTR)                                   0.072      0.719 f
  U540/Y (NOR2X2MTR)                                     0.090      0.809 r
  U16559/Y (NAND3X4MTR)                                  0.081      0.890 f
  U2275/Y (NOR2X2MTR)                                    0.100      0.990 r
  U227/Y (OAI21X2MTR)                                    0.081      1.071 f
  U17557/Y (NOR2X2MTR)                                   0.109      1.180 r
  U13781/Y (NAND2X1MTR)                                  0.081      1.262 f
  U5784/Y (NAND4X2MTR)                                   0.057      1.319 r
  U6354/Y (NOR2X2MTR)                                    0.049      1.368 f
  U14756/Y (NOR2X1MTR)                                   0.049      1.416 r
  PIM_result_reg_5_/D (DFFRQX2MTR)                       0.000      1.416 r
  data arrival time                                                 1.416

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_5_/CK (DFFRQX2MTR)                      0.000      1.600 r
  library setup time                                    -0.166      1.434
  data required time                                                1.434
  --------------------------------------------------------------------------
  data required time                                                1.434
  data arrival time                                                -1.416
  --------------------------------------------------------------------------
  slack (MET)                                                       0.018


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U1666/Y (INVX12MTR)                                    0.037      0.174 f
  U1661/Y (NAND3X12MTR)                                  0.045      0.220 r
  U8911/Y (BUFX10MTR)                                    0.080      0.299 r
  U1327/Y (NAND2BX4MTR)                                  0.067      0.366 r
  U696/Y (CLKNAND2X2MTR)                                 0.040      0.406 f
  U4577/Y (NOR2X2MTR)                                    0.055      0.461 r
  U7511/Y (NAND2X2MTR)                                   0.061      0.522 f
  U7506/Y (NAND2X3MTR)                                   0.047      0.568 r
  U7513/Y (NAND2X4MTR)                                   0.059      0.627 f
  U8409/Y (INVX2MTR)                                     0.045      0.672 r
  U893/Y (NAND2X4MTR)                                    0.050      0.722 f
  U643/Y (INVX2MTR)                                      0.038      0.761 r
  U7774/Y (NOR2X2MTR)                                    0.031      0.792 f
  U530/Y (NOR2X4MTR)                                     0.064      0.856 r
  U8370/Y (OAI21X4MTR)                                   0.064      0.921 f
  U9588/Y (AOI21X8MTR)                                   0.101      1.022 r
  U11166/Y (NOR2X3MTR)                                   0.045      1.066 f
  U11347/Y (NOR2X2MTR)                                   0.065      1.131 r
  U1505/Y (XNOR2X2MTR)                                   0.077      1.209 r
  U1504/Y (NAND2X2MTR)                                   0.067      1.276 f
  U5732/Y (INVX2MTR)                                     0.050      1.326 r
  U7057/Y (NOR3X4MTR)                                    0.035      1.361 f
  U6304/Y (OAI21BX2MTR)                                  0.072      1.434 r
  U0_BANK_TOP/vACC_0_reg_1__12_/D (DFFRHQX1MTR)          0.000      1.434 r
  data arrival time                                                 1.434

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_1__12_/CK (DFFRHQX1MTR)         0.000      1.600 r
  library setup time                                    -0.148      1.452
  data required time                                                1.452
  --------------------------------------------------------------------------
  data required time                                                1.452
  data arrival time                                                -1.434
  --------------------------------------------------------------------------
  slack (MET)                                                       0.018


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U1026/Y (INVX12MTR)                                    0.031      0.144 r
  U10636/Y (CLKNAND2X16MTR)                              0.044      0.188 f
  U11009/Y (CLKNAND2X16MTR)                              0.039      0.227 r
  U10222/Y (INVX4MTR)                                    0.048      0.275 f
  U15580/Y (INVX2MTR)                                    0.052      0.326 r
  U16889/Y (OAI2BB1X2MTR)                                0.054      0.380 f
  U582/Y (NOR2X2MTR)                                     0.074      0.454 r
  U1086/Y (OAI21X2MTR)                                   0.088      0.542 f
  U6775/Y (AOI21X4MTR)                                   0.108      0.650 r
  U16959/Y (OAI21X1MTR)                                  0.089      0.740 f
  U8415/Y (XNOR2X1MTR)                                   0.072      0.811 r
  U16961/Y (NOR2BX2MTR)                                  0.145      0.957 r
  U4881/Y (INVX2MTR)                                     0.043      1.000 f
  U9442/Y (CLKNAND2X2MTR)                                0.058      1.057 r
  U17370/Y (CLKNAND2X2MTR)                               0.053      1.111 f
  U17371/Y (XNOR2X2MTR)                                  0.105      1.216 f
  U10988/Y (NOR4X1MTR)                                   0.105      1.321 r
  U11702/Y (NAND2X2MTR)                                  0.076      1.397 f
  U15235/Y (NOR2X1MTR)                                   0.071      1.468 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/D (DFFRHQX8MTR)
                                                         0.000      1.468 r
  data arrival time                                                 1.468

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.114      1.486
  data required time                                                1.486
  --------------------------------------------------------------------------
  data required time                                                1.486
  data arrival time                                                -1.468
  --------------------------------------------------------------------------
  slack (MET)                                                       0.018


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.142      0.142 r
  U8955/Y (INVX12MTR)                                    0.036      0.178 f
  U1710/Y (NAND3X8MTR)                                   0.053      0.231 r
  U1746/Y (BUFX10MTR)                                    0.085      0.316 r
  U8822/Y (INVX6MTR)                                     0.035      0.351 f
  U6195/Y (CLKNAND2X2MTR)                                0.031      0.382 r
  U4120/Y (OAI2BB1X4MTR)                                 0.086      0.469 r
  U11533/Y (OAI21X4MTR)                                  0.051      0.520 f
  U11524/Y (AOI2BB1X8MTR)                                0.065      0.585 r
  U5509/Y (NAND3X8MTR)                                   0.067      0.652 f
  U1593/Y (NOR2X3MTR)                                    0.069      0.722 r
  U716/Y (OAI21X2MTR)                                    0.081      0.802 f
  U7296/Y (NAND2X4MTR)                                   0.048      0.850 r
  U12465/Y (NAND2X6MTR)                                  0.051      0.901 f
  U12408/Y (NAND2X2MTR)                                  0.049      0.950 r
  U5828/Y (NAND2X4MTR)                                   0.052      1.002 f
  U6420/Y (NAND2X4MTR)                                   0.042      1.043 r
  U7142/Y (NAND2X4MTR)                                   0.045      1.089 f
  U2209/Y (NAND2X4MTR)                                   0.070      1.159 r
  U130/Y (BUFX6MTR)                                      0.094      1.253 r
  U5736/Y (CLKNAND2X4MTR)                                0.066      1.319 f
  U7934/Y (OAI21BX2MTR)                                  0.087      1.405 r
  U0_BANK_TOP/vACC_0_reg_2__13_/D (DFFRQX4MTR)           0.000      1.405 r
  data arrival time                                                 1.405

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_2__13_/CK (DFFRQX4MTR)          0.000      1.600 r
  library setup time                                    -0.176      1.424
  data required time                                                1.424
  --------------------------------------------------------------------------
  data required time                                                1.424
  data arrival time                                                -1.405
  --------------------------------------------------------------------------
  slack (MET)                                                       0.018


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U1026/Y (INVX12MTR)                                    0.031      0.144 r
  U10636/Y (CLKNAND2X16MTR)                              0.044      0.188 f
  U11009/Y (CLKNAND2X16MTR)                              0.039      0.227 r
  U10709/Y (NAND2X12MTR)                                 0.042      0.269 f
  U2141/Y (INVX20MTR)                                    0.047      0.316 r
  U11017/Y (INVX18MTR)                                   0.043      0.359 f
  U10536/Y (INVX14MTR)                                   0.037      0.396 r
  U1102/Y (INVX16MTR)                                    0.034      0.430 f
  U15856/Y (NOR2X12MTR)                                  0.051      0.480 r
  U8651/Y (INVX8MTR)                                     0.032      0.513 f
  U16112/Y (NOR2X3MTR)                                   0.071      0.584 r
  U16668/Y (XNOR2X2MTR)                                  0.112      0.696 r
  U15699/Y (XNOR2X2MTR)                                  0.114      0.809 r
  U229/Y (XNOR2X2MTR)                                    0.142      0.952 r
  U16210/Y (XNOR2X2MTR)                                  0.074      1.026 f
  U16675/Y (NOR2X4MTR)                                   0.090      1.116 r
  U16677/Y (OAI21X6MTR)                                  0.075      1.191 f
  U16678/Y (AOI21X8MTR)                                  0.093      1.284 r
  U2002/Y (XOR2X1MTR)                                    0.079      1.364 r
  U6805/Y (NOR2BX1MTR)                                   0.099      1.462 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_7_/D (DFFRHQX4MTR)
                                                         0.000      1.462 r
  data arrival time                                                 1.462

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_7_/CK (DFFRHQX4MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.119      1.481
  data required time                                                1.481
  --------------------------------------------------------------------------
  data required time                                                1.481
  data arrival time                                                -1.462
  --------------------------------------------------------------------------
  slack (MET)                                                       0.018


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U1026/Y (INVX12MTR)                                    0.031      0.144 r
  U10636/Y (CLKNAND2X16MTR)                              0.044      0.188 f
  U11009/Y (CLKNAND2X16MTR)                              0.039      0.227 r
  U10709/Y (NAND2X12MTR)                                 0.042      0.269 f
  U2141/Y (INVX20MTR)                                    0.047      0.316 r
  U11017/Y (INVX18MTR)                                   0.043      0.359 f
  U967/Y (INVX14MTR)                                     0.042      0.401 r
  U11376/Y (NAND2X6MTR)                                  0.051      0.451 f
  U10953/Y (NOR2X3MTR)                                   0.072      0.523 r
  U1072/Y (XOR2X1MTR)                                    0.084      0.607 r
  U2161/Y (INVX2MTR)                                     0.052      0.659 f
  U15807/Y (XNOR2X4MTR)                                  0.099      0.758 r
  U2155/Y (OAI21X4MTR)                                   0.069      0.827 f
  U10591/Y (OAI2BB1X4MTR)                                0.055      0.882 r
  U10590/Y (XNOR2X2MTR)                                  0.074      0.955 r
  U10589/Y (XNOR2X2MTR)                                  0.126      1.082 r
  U10449/Y (NAND2X4MTR)                                  0.076      1.158 f
  U16184/Y (OAI21X4MTR)                                  0.105      1.263 r
  U16933/Y (AOI21X2MTR)                                  0.061      1.324 f
  U14927/Y (OAI21X1MTR)                                  0.040      1.364 r
  U16934/Y (NOR2BX2MTR)                                  0.096      1.460 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/D (DFFRHQX2MTR)
                                                         0.000      1.460 r
  data arrival time                                                 1.460

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX2MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.122      1.478
  data required time                                                1.478
  --------------------------------------------------------------------------
  data required time                                                1.478
  data arrival time                                                -1.460
  --------------------------------------------------------------------------
  slack (MET)                                                       0.018


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U1026/Y (INVX12MTR)                                    0.031      0.144 r
  U10636/Y (CLKNAND2X16MTR)                              0.044      0.188 f
  U11009/Y (CLKNAND2X16MTR)                              0.039      0.227 r
  U10709/Y (NAND2X12MTR)                                 0.042      0.269 f
  U2141/Y (INVX20MTR)                                    0.047      0.316 r
  U11017/Y (INVX18MTR)                                   0.043      0.359 f
  U10536/Y (INVX14MTR)                                   0.037      0.396 r
  U1102/Y (INVX16MTR)                                    0.034      0.430 f
  U15836/Y (NOR2X8MTR)                                   0.048      0.478 r
  U836/Y (NAND2X2MTR)                                    0.053      0.531 f
  U2455/Y (XNOR2X2MTR)                                   0.109      0.640 r
  U368/Y (XNOR2X2MTR)                                    0.109      0.749 r
  U10135/Y (XNOR2X2MTR)                                  0.105      0.854 r
  U16703/Y (NOR2X2MTR)                                   0.063      0.917 f
  U2249/Y (OAI21X3MTR)                                   0.092      1.009 r
  U2821/Y (INVX2MTR)                                     0.044      1.053 f
  U9163/Y (NAND2X3MTR)                                   0.041      1.095 r
  U10430/Y (NAND2X4MTR)                                  0.046      1.141 f
  U10425/Y (OAI21X6MTR)                                  0.081      1.222 r
  U10645/Y (AOI21X8MTR)                                  0.065      1.287 f
  U16741/Y (XNOR2X2MTR)                                  0.093      1.380 f
  U16742/Y (NOR2X2MTR)                                   0.057      1.437 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_7_/D (DFFRHQX1MTR)
                                                         0.000      1.437 r
  data arrival time                                                 1.437

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_7_/CK (DFFRHQX1MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.145      1.455
  data required time                                                1.455
  --------------------------------------------------------------------------
  data required time                                                1.455
  data arrival time                                                -1.437
  --------------------------------------------------------------------------
  slack (MET)                                                       0.018


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_389_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U11700/Y (NOR2X6MTR)                                   0.030      0.266 f
  U1267/Y (INVX6MTR)                                     0.028      0.294 r
  U10431/Y (NAND2X8MTR)                                  0.045      0.339 f
  U15461/Y (INVX8MTR)                                    0.055      0.394 r
  U15597/Y (INVX4MTR)                                    0.043      0.436 f
  U876/Y (INVX4MTR)                                      0.065      0.502 r
  U16551/Y (OAI21X2MTR)                                  0.061      0.563 f
  U681/Y (NOR2X2MTR)                                     0.084      0.647 r
  U5464/Y (NAND2X2MTR)                                   0.072      0.719 f
  U540/Y (NOR2X2MTR)                                     0.090      0.809 r
  U16559/Y (NAND3X4MTR)                                  0.081      0.890 f
  U2275/Y (NOR2X2MTR)                                    0.100      0.990 r
  U227/Y (OAI21X2MTR)                                    0.081      1.071 f
  U17557/Y (NOR2X2MTR)                                   0.109      1.180 r
  U13781/Y (NAND2X1MTR)                                  0.081      1.262 f
  U5784/Y (NAND4X2MTR)                                   0.057      1.319 r
  U6354/Y (NOR2X2MTR)                                    0.049      1.368 f
  U15020/Y (NOR2X1MTR)                                   0.049      1.416 r
  PIM_result_reg_389_/D (DFFRQX2MTR)                     0.000      1.416 r
  data arrival time                                                 1.416

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_389_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.165      1.435
  data required time                                                1.435
  --------------------------------------------------------------------------
  data required time                                                1.435
  data arrival time                                                -1.416
  --------------------------------------------------------------------------
  slack (MET)                                                       0.018


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U1026/Y (INVX12MTR)                                    0.031      0.144 r
  U10636/Y (CLKNAND2X16MTR)                              0.044      0.188 f
  U11009/Y (CLKNAND2X16MTR)                              0.039      0.227 r
  U10709/Y (NAND2X12MTR)                                 0.042      0.269 f
  U2141/Y (INVX20MTR)                                    0.047      0.316 r
  U10996/Y (INVX20MTR)                                   0.043      0.359 f
  U10462/Y (BUFX14MTR)                                   0.072      0.431 f
  U8476/Y (INVX8MTR)                                     0.027      0.458 r
  U472/Y (NAND2X6MTR)                                    0.045      0.503 f
  U1216/Y (NOR2X4MTR)                                    0.069      0.572 r
  U10499/Y (XNOR2X2MTR)                                  0.120      0.692 r
  U16018/Y (XNOR2X1MTR)                                  0.152      0.844 r
  U15783/Y (XNOR2X4MTR)                                  0.146      0.990 r
  U15910/Y (XNOR2X8MTR)                                  0.112      1.102 r
  U11287/Y (NOR2X8MTR)                                   0.041      1.143 f
  U13734/Y (OAI21X6MTR)                                  0.080      1.223 r
  U15762/Y (AOI21X8MTR)                                  0.066      1.289 f
  U16912/Y (OAI21X2MTR)                                  0.073      1.362 r
  U16913/Y (NOR2BX2MTR)                                  0.097      1.459 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_11_/D (DFFRHQX2MTR)
                                                         0.000      1.459 r
  data arrival time                                                 1.459

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX2MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.123      1.477
  data required time                                                1.477
  --------------------------------------------------------------------------
  data required time                                                1.477
  data arrival time                                                -1.459
  --------------------------------------------------------------------------
  slack (MET)                                                       0.018


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1661/Y (NAND3X12MTR)                                  0.096      0.247 f
  U1726/Y (INVX12MTR)                                    0.059      0.306 r
  U1729/Y (INVX8MTR)                                     0.038      0.344 f
  U1243/Y (INVX4MTR)                                     0.050      0.394 r
  U3125/Y (NAND2X2MTR)                                   0.053      0.447 f
  U5142/Y (NOR2X1MTR)                                    0.057      0.504 r
  U3089/Y (NOR2X1MTR)                                    0.046      0.549 f
  U1771/Y (OAI21X2MTR)                                   0.042      0.592 r
  U5544/Y (NOR2X3MTR)                                    0.047      0.638 f
  U5029/Y (NAND2X4MTR)                                   0.043      0.682 r
  U4939/Y (INVX2MTR)                                     0.031      0.712 f
  U5962/Y (NAND2X2MTR)                                   0.043      0.755 r
  U746/Y (NAND2X2MTR)                                    0.065      0.820 f
  U1588/Y (NOR2X2MTR)                                    0.087      0.908 r
  U1342/Y (NAND2X3MTR)                                   0.069      0.976 f
  U11116/Y (NAND2X6MTR)                                  0.055      1.031 r
  U11570/Y (OAI2BB1X2MTR)                                0.101      1.133 r
  U1483/Y (XNOR2X2MTR)                                   0.070      1.203 r
  U1510/Y (NAND2X2MTR)                                   0.055      1.258 f
  U6323/Y (NAND2X2MTR)                                   0.052      1.310 r
  U170/Y (NOR2X4MTR)                                     0.039      1.349 f
  U870/Y (OAI22X1MTR)                                    0.052      1.401 r
  U0_BANK_TOP/vACC_3_reg_7__15_/D (DFFRQX4MTR)           0.000      1.401 r
  data arrival time                                                 1.401

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_7__15_/CK (DFFRQX4MTR)          0.000      1.600 r
  library setup time                                    -0.180      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.401
  --------------------------------------------------------------------------
  slack (MET)                                                       0.018


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_261_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U11700/Y (NOR2X6MTR)                                   0.030      0.266 f
  U1267/Y (INVX6MTR)                                     0.028      0.294 r
  U10431/Y (NAND2X8MTR)                                  0.045      0.339 f
  U15461/Y (INVX8MTR)                                    0.055      0.394 r
  U15597/Y (INVX4MTR)                                    0.043      0.436 f
  U876/Y (INVX4MTR)                                      0.065      0.502 r
  U16551/Y (OAI21X2MTR)                                  0.061      0.563 f
  U681/Y (NOR2X2MTR)                                     0.084      0.647 r
  U5464/Y (NAND2X2MTR)                                   0.072      0.719 f
  U540/Y (NOR2X2MTR)                                     0.090      0.809 r
  U16559/Y (NAND3X4MTR)                                  0.081      0.890 f
  U2275/Y (NOR2X2MTR)                                    0.100      0.990 r
  U227/Y (OAI21X2MTR)                                    0.081      1.071 f
  U17557/Y (NOR2X2MTR)                                   0.109      1.180 r
  U13781/Y (NAND2X1MTR)                                  0.081      1.262 f
  U5784/Y (NAND4X2MTR)                                   0.057      1.319 r
  U6354/Y (NOR2X2MTR)                                    0.049      1.368 f
  U15074/Y (NOR2X1MTR)                                   0.049      1.416 r
  PIM_result_reg_261_/D (DFFRQX2MTR)                     0.000      1.416 r
  data arrival time                                                 1.416

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_261_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.165      1.435
  data required time                                                1.435
  --------------------------------------------------------------------------
  data required time                                                1.435
  data arrival time                                                -1.416
  --------------------------------------------------------------------------
  slack (MET)                                                       0.018


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.115      0.115 f
  U1378/Y (INVX8MTR)                                     0.041      0.156 r
  U6954/Y (INVX6MTR)                                     0.039      0.195 f
  U1316/Y (NOR2X2MTR)                                    0.087      0.283 r
  U8450/Y (NAND2BX4MTR)                                  0.082      0.364 f
  U3124/Y (INVX2MTR)                                     0.060      0.425 r
  U4582/Y (AOI2BB1X2MTR)                                 0.114      0.538 r
  U5993/Y (NAND3X4MTR)                                   0.084      0.623 f
  U7944/Y (INVX2MTR)                                     0.045      0.668 r
  U7942/Y (NAND2X2MTR)                                   0.055      0.723 f
  U14281/Y (OAI2BB1X2MTR)                                0.109      0.833 f
  U5358/Y (NAND2X2MTR)                                   0.051      0.884 r
  U8051/Y (NAND2X4MTR)                                   0.045      0.929 f
  U4778/Y (NAND2X4MTR)                                   0.048      0.977 r
  U4267/Y (NAND2X8MTR)                                   0.053      1.031 f
  U7109/Y (NAND2BX4MTR)                                  0.043      1.074 r
  U9557/Y (NAND2X3MTR)                                   0.058      1.131 f
  U3703/Y (NAND3X8MTR)                                   0.064      1.195 r
  U180/Y (NAND2X4MTR)                                    0.062      1.257 f
  U2180/Y (AOI21X4MTR)                                   0.102      1.359 r
  U15538/Y (CLKNAND2X2MTR)                               0.056      1.415 f
  U10751/Y (NAND3BX2MTR)                                 0.046      1.462 r
  U0_BANK_TOP/vACC_3_reg_0__18_/D (DFFRHQX2MTR)          0.000      1.462 r
  data arrival time                                                 1.462

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_0__18_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.120      1.480
  data required time                                                1.480
  --------------------------------------------------------------------------
  data required time                                                1.480
  data arrival time                                                -1.462
  --------------------------------------------------------------------------
  slack (MET)                                                       0.019


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U1026/Y (INVX12MTR)                                    0.031      0.144 r
  U10636/Y (CLKNAND2X16MTR)                              0.044      0.188 f
  U15348/Y (CLKNAND2X16MTR)                              0.054      0.242 r
  U8457/Y (INVX8MTR)                                     0.046      0.288 f
  U5067/Y (NAND2BX1MTR)                                  0.130      0.418 f
  U13577/Y (NOR2X2MTR)                                   0.093      0.511 r
  U2564/Y (OAI21X2MTR)                                   0.088      0.599 f
  U8436/Y (AOI21X4MTR)                                   0.108      0.707 r
  U6628/Y (OAI21X2MTR)                                   0.069      0.776 f
  U572/Y (XNOR2X1MTR)                                    0.088      0.864 f
  U15640/Y (NOR2X4MTR)                                   0.090      0.954 r
  U462/Y (XNOR2X2MTR)                                    0.098      1.052 r
  U2845/Y (INVX2MTR)                                     0.047      1.099 f
  U4785/Y (MXI2X2MTR)                                    0.077      1.176 r
  U14326/Y (NOR3BX1MTR)                                  0.130      1.306 r
  U14324/Y (NAND3X2MTR)                                  0.085      1.391 f
  U9114/Y (NOR2X1MTR)                                    0.076      1.467 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/D (DFFRHQX8MTR)
                                                         0.000      1.467 r
  data arrival time                                                 1.467

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.115      1.485
  data required time                                                1.485
  --------------------------------------------------------------------------
  data required time                                                1.485
  data arrival time                                                -1.467
  --------------------------------------------------------------------------
  slack (MET)                                                       0.019


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.115      0.115 f
  U1378/Y (INVX8MTR)                                     0.041      0.156 r
  U6954/Y (INVX6MTR)                                     0.039      0.195 f
  U1316/Y (NOR2X2MTR)                                    0.087      0.283 r
  U8450/Y (NAND2BX4MTR)                                  0.082      0.364 f
  U3124/Y (INVX2MTR)                                     0.060      0.425 r
  U4582/Y (AOI2BB1X2MTR)                                 0.114      0.538 r
  U5993/Y (NAND3X4MTR)                                   0.084      0.623 f
  U7944/Y (INVX2MTR)                                     0.045      0.668 r
  U7942/Y (NAND2X2MTR)                                   0.055      0.723 f
  U14281/Y (OAI2BB1X2MTR)                                0.109      0.833 f
  U5358/Y (NAND2X2MTR)                                   0.051      0.884 r
  U8051/Y (NAND2X4MTR)                                   0.045      0.929 f
  U4778/Y (NAND2X4MTR)                                   0.048      0.977 r
  U4267/Y (NAND2X8MTR)                                   0.053      1.031 f
  U7109/Y (NAND2BX4MTR)                                  0.043      1.074 r
  U9557/Y (NAND2X3MTR)                                   0.058      1.131 f
  U3703/Y (NAND3X8MTR)                                   0.064      1.195 r
  U1974/Y (NAND2X4MTR)                                   0.057      1.252 f
  U6307/Y (NAND2X2MTR)                                   0.058      1.310 r
  U6992/Y (INVX2MTR)                                     0.040      1.350 f
  U3682/Y (OAI21X2MTR)                                   0.061      1.411 r
  U0_BANK_TOP/vACC_0_reg_0__17_/D (DFFRQX2MTR)           0.000      1.411 r
  data arrival time                                                 1.411

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_0__17_/CK (DFFRQX2MTR)          0.000      1.600 r
  library setup time                                    -0.170      1.430
  data required time                                                1.430
  --------------------------------------------------------------------------
  data required time                                                1.430
  data arrival time                                                -1.411
  --------------------------------------------------------------------------
  slack (MET)                                                       0.019


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.133      0.133 r
  U8684/Y (INVX5MTR)                                     0.041      0.175 f
  U7425/Y (NAND2X1MTR)                                   0.038      0.213 r
  U1792/Y (INVX2MTR)                                     0.032      0.245 f
  U1794/Y (INVX2MTR)                                     0.054      0.298 r
  U13044/Y (OAI22X1MTR)                                  0.086      0.384 f
  U11951/Y (NOR2X1MTR)                                   0.072      0.457 r
  U11614/Y (CLKAND2X2MTR)                                0.103      0.559 r
  U1065/Y (NAND2X2MTR)                                   0.067      0.626 f
  U3048/Y (INVX2MTR)                                     0.046      0.672 r
  U2168/Y (NAND2X2MTR)                                   0.051      0.723 f
  U1662/Y (NAND2X2MTR)                                   0.043      0.767 r
  U11256/Y (NAND2X2MTR)                                  0.055      0.822 f
  U12006/Y (OAI2BB1X4MTR)                                0.101      0.922 f
  U10530/Y (NAND2BX2MTR)                                 0.106      1.028 f
  U444/Y (AOI21X4MTR)                                    0.092      1.120 r
  U283/Y (NAND2X6MTR)                                    0.063      1.183 f
  U148/Y (OAI2B1X2MTR)                                   0.099      1.282 r
  U2004/Y (INVX2MTR)                                     0.061      1.343 f
  U8624/Y (OAI21X1MTR)                                   0.064      1.407 r
  U0_BANK_TOP/vACC_0_reg_4__21_/D (DFFRQX1MTR)           0.000      1.407 r
  data arrival time                                                 1.407

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_4__21_/CK (DFFRQX1MTR)          0.000      1.600 r
  library setup time                                    -0.175      1.425
  data required time                                                1.425
  --------------------------------------------------------------------------
  data required time                                                1.425
  data arrival time                                                -1.407
  --------------------------------------------------------------------------
  slack (MET)                                                       0.019


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_exp_align_reg_6_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/Q (DFFRHQX1MTR)
                                                         0.145      0.145 f
  U16482/Y (INVX1MTR)                                    0.043      0.189 r
  U16483/Y (NOR2X2MTR)                                   0.044      0.232 f
  U7800/Y (INVX2MTR)                                     0.050      0.282 r
  U8861/Y (INVX4MTR)                                     0.043      0.325 f
  U10156/Y (CLKNAND2X2MTR)                               0.038      0.364 r
  U11384/Y (CLKNAND2X2MTR)                               0.041      0.404 f
  U5125/Y (NAND3BX2MTR)                                  0.114      0.518 f
  U8682/Y (OR3X4MTR)                                     0.116      0.633 f
  U6090/Y (NOR2X2MTR)                                    0.057      0.691 r
  U11364/Y (AND2X4MTR)                                   0.111      0.801 r
  U4926/Y (NOR2X4MTR)                                    0.035      0.837 f
  U10925/Y (AOI21X4MTR)                                  0.108      0.945 r
  U10471/Y (OAI2B1X8MTR)                                 0.082      1.027 f
  U9172/Y (AOI21X6MTR)                                   0.079      1.106 r
  U1601/Y (XNOR2X2MTR)                                   0.079      1.185 r
  U6352/Y (OAI2BB2X4MTR)                                 0.129      1.314 r
  U7073/Y (NOR2X4MTR)                                    0.049      1.363 f
  U7923/Y (OAI21BX2MTR)                                  0.070      1.433 r
  U0_BANK_TOP/vACC_3_reg_7__11_/D (DFFRHQX1MTR)          0.000      1.433 r
  data arrival time                                                 1.433

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_7__11_/CK (DFFRHQX1MTR)         0.000      1.600 r
  library setup time                                    -0.148      1.452
  data required time                                                1.452
  --------------------------------------------------------------------------
  data required time                                                1.452
  data arrival time                                                -1.433
  --------------------------------------------------------------------------
  slack (MET)                                                       0.019


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_500_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U10440/Y (NOR2X8MTR)                                   0.058      0.248 r
  U15327/Y (NAND3X6MTR)                                  0.063      0.311 f
  U16513/Y (OAI2B1X8MTR)                                 0.046      0.358 r
  U1211/Y (INVX8MTR)                                     0.038      0.396 f
  U1111/Y (BUFX8MTR)                                     0.076      0.472 f
  U13429/Y (INVX4MTR)                                    0.046      0.518 r
  U17417/Y (NAND2X2MTR)                                  0.054      0.572 f
  U15559/Y (OAI211X4MTR)                                 0.056      0.628 r
  U465/Y (INVX2MTR)                                      0.085      0.713 f
  U9562/Y (INVX2MTR)                                     0.087      0.801 r
  U12092/Y (NOR2X1MTR)                                   0.091      0.892 f
  U12265/Y (AOI22X1MTR)                                  0.080      0.972 r
  U10658/Y (OAI211X2MTR)                                 0.080      1.051 f
  U12263/Y (AOI211X1MTR)                                 0.120      1.171 r
  U17832/Y (OAI211X2MTR)                                 0.097      1.268 f
  U10650/Y (AOI211X4MTR)                                 0.132      1.401 r
  U3225/Y (NOR2X1MTR)                                    0.055      1.456 f
  PIM_result_reg_500_/D (DFFRQX1MTR)                     0.000      1.456 f
  data arrival time                                                 1.456

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_500_/CK (DFFRQX1MTR)                    0.000      1.600 r
  library setup time                                    -0.125      1.475
  data required time                                                1.475
  --------------------------------------------------------------------------
  data required time                                                1.475
  data arrival time                                                -1.456
  --------------------------------------------------------------------------
  slack (MET)                                                       0.019


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U1666/Y (INVX12MTR)                                    0.037      0.174 f
  U1661/Y (NAND3X12MTR)                                  0.045      0.220 r
  U11998/Y (INVX10MTR)                                   0.038      0.258 f
  U1620/Y (INVX12MTR)                                    0.036      0.294 r
  U1352/Y (INVX6MTR)                                     0.032      0.326 f
  U10863/Y (AOI22X1MTR)                                  0.080      0.405 r
  U1185/Y (NAND3X2MTR)                                   0.082      0.487 f
  U5586/Y (CLKNAND2X2MTR)                                0.051      0.539 r
  U5546/Y (NAND2X2MTR)                                   0.072      0.611 f
  U10963/Y (NOR2X2MTR)                                   0.093      0.704 r
  U770/Y (OAI21X2MTR)                                    0.077      0.782 f
  U1586/Y (NAND2X2MTR)                                   0.052      0.833 r
  U13138/Y (NAND2X4MTR)                                  0.048      0.881 f
  U13100/Y (NAND2X4MTR)                                  0.042      0.923 r
  U9617/Y (CLKNAND2X4MTR)                                0.065      0.988 f
  U442/Y (NAND2X4MTR)                                    0.047      1.035 r
  U9734/Y (CLKNAND2X4MTR)                                0.057      1.092 f
  U9701/Y (CLKNAND2X2MTR)                                0.094      1.185 r
  U82/Y (NAND2X2MTR)                                     0.117      1.302 f
  U7877/Y (OAI21BX2MTR)                                  0.100      1.403 r
  U0_BANK_TOP/vACC_2_reg_3__11_/D (DFFRQX4MTR)           0.000      1.403 r
  data arrival time                                                 1.403

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_3__11_/CK (DFFRQX4MTR)          0.000      1.600 r
  library setup time                                    -0.178      1.422
  data required time                                                1.422
  --------------------------------------------------------------------------
  data required time                                                1.422
  data arrival time                                                -1.403
  --------------------------------------------------------------------------
  slack (MET)                                                       0.019


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U1026/Y (INVX12MTR)                                    0.031      0.144 r
  U10636/Y (CLKNAND2X16MTR)                              0.044      0.188 f
  U15348/Y (CLKNAND2X16MTR)                              0.054      0.242 r
  U1208/Y (BUFX8MTR)                                     0.077      0.319 r
  U1060/Y (CLKNAND2X2MTR)                                0.091      0.410 f
  U1159/Y (NOR2X4MTR)                                    0.093      0.503 r
  U782/Y (XNOR2X2MTR)                                    0.117      0.620 r
  U15972/Y (XNOR2X4MTR)                                  0.118      0.739 r
  U10538/Y (XNOR2X2MTR)                                  0.102      0.841 r
  U16022/Y (XNOR2X2MTR)                                  0.077      0.918 f
  U407/Y (OAI21X2MTR)                                    0.051      0.970 r
  U15973/Y (OAI2BB1X2MTR)                                0.077      1.047 f
  U7992/Y (NOR2X4MTR)                                    0.104      1.151 r
  U15497/Y (OAI21X6MTR)                                  0.066      1.217 f
  U11023/Y (AOI21X8MTR)                                  0.071      1.288 r
  U1993/Y (XOR2X1MTR)                                    0.077      1.364 r
  U65/Y (NOR2BX1MTR)                                     0.098      1.462 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_7_/D (DFFRHQX4MTR)
                                                         0.000      1.462 r
  data arrival time                                                 1.462

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_7_/CK (DFFRHQX4MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.119      1.481
  data required time                                                1.481
  --------------------------------------------------------------------------
  data required time                                                1.481
  data arrival time                                                -1.462
  --------------------------------------------------------------------------
  slack (MET)                                                       0.019


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1710/Y (NAND3X8MTR)                                   0.112      0.263 f
  U1684/Y (INVX4MTR)                                     0.076      0.339 r
  U1683/Y (INVX6MTR)                                     0.045      0.384 f
  U11359/Y (NOR2X3MTR)                                   0.049      0.433 r
  U4154/Y (AOI21X2MTR)                                   0.033      0.466 f
  U4102/Y (NAND3X2MTR)                                   0.049      0.516 r
  U5590/Y (AND2X2MTR)                                    0.118      0.634 r
  U5553/Y (NOR2X2MTR)                                    0.051      0.685 f
  U2086/Y (NAND2BX2MTR)                                  0.126      0.811 f
  U2085/Y (INVX2MTR)                                     0.051      0.862 r
  U603/Y (NAND2X2MTR)                                    0.051      0.913 f
  U4815/Y (NOR2X1MTR)                                    0.090      1.004 r
  U1602/Y (NAND2X4MTR)                                   0.057      1.061 f
  U413/Y (CLKNAND2X4MTR)                                 0.042      1.102 r
  U1471/Y (NAND2X4MTR)                                   0.048      1.150 f
  U1405/Y (NAND3X8MTR)                                   0.049      1.199 r
  U204/Y (NAND2X2MTR)                                    0.045      1.244 f
  U5717/Y (NAND2X2MTR)                                   0.042      1.286 r
  U4695/Y (INVX2MTR)                                     0.053      1.339 f
  U11385/Y (OAI21BX2MTR)                                 0.066      1.405 r
  U0_BANK_TOP/vACC_1_reg_5__21_/D (DFFRQX1MTR)           0.000      1.405 r
  data arrival time                                                 1.405

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_5__21_/CK (DFFRQX1MTR)          0.000      1.600 r
  library setup time                                    -0.176      1.424
  data required time                                                1.424
  --------------------------------------------------------------------------
  data required time                                                1.424
  data arrival time                                                -1.405
  --------------------------------------------------------------------------
  slack (MET)                                                       0.019


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 r
  U9975/Y (INVX6MTR)                                     0.041      0.169 f
  U9980/Y (CLKNAND2X2MTR)                                0.064      0.233 r
  U9972/Y (BUFX2MTR)                                     0.101      0.334 r
  U8846/Y (OAI22X2MTR)                                   0.057      0.391 f
  U11973/Y (AOI21X2MTR)                                  0.084      0.475 r
  U13520/Y (NAND3BX4MTR)                                 0.081      0.556 f
  U3568/Y (INVX2MTR)                                     0.063      0.618 r
  U4522/Y (NAND2X2MTR)                                   0.050      0.668 f
  U2463/Y (INVX2MTR)                                     0.051      0.719 r
  U1033/Y (OAI21X2MTR)                                   0.070      0.789 f
  U544/Y (AOI21X4MTR)                                    0.106      0.895 r
  U8139/Y (NOR2X2MTR)                                    0.057      0.952 f
  U7263/Y (NOR2X4MTR)                                    0.067      1.019 r
  U7162/Y (NAND2X4MTR)                                   0.061      1.081 f
  U2223/Y (NAND2X4MTR)                                   0.048      1.129 r
  U1608/Y (NAND3X6MTR)                                   0.090      1.219 f
  U11156/Y (AOI22X2MTR)                                  0.148      1.367 r
  U6702/Y (OAI22X1MTR)                                   0.082      1.449 f
  U0_BANK_TOP/vACC_2_reg_6__20_/D (DFFRQX1MTR)           0.000      1.449 f
  data arrival time                                                 1.449

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_6__20_/CK (DFFRQX1MTR)          0.000      1.600 r
  library setup time                                    -0.132      1.468
  data required time                                                1.468
  --------------------------------------------------------------------------
  data required time                                                1.468
  data arrival time                                                -1.449
  --------------------------------------------------------------------------
  slack (MET)                                                       0.019


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 r
  U1363/Y (INVX4MTR)                                     0.042      0.171 f
  U7801/Y (INVX3MTR)                                     0.039      0.210 r
  U1333/Y (NAND2BX4MTR)                                  0.079      0.289 r
  U11450/Y (NAND2BX1MTR)                                 0.069      0.358 r
  U16439/Y (CLKNAND2X2MTR)                               0.042      0.400 f
  U10433/Y (NOR2X2MTR)                                   0.065      0.465 r
  U16440/Y (NAND4X4MTR)                                  0.095      0.561 f
  U3049/Y (INVX1MTR)                                     0.056      0.617 r
  U7904/Y (CLKNAND2X2MTR)                                0.057      0.674 f
  U4965/Y (NOR2X4MTR)                                    0.080      0.754 r
  U642/Y (OAI21X6MTR)                                    0.064      0.818 f
  U11184/Y (AOI21X4MTR)                                  0.093      0.911 r
  U1462/Y (OAI21X8MTR)                                   0.078      0.988 f
  U3791/Y (AOI2B1X2MTR)                                  0.091      1.079 r
  U9232/Y (XNOR2X1MTR)                                   0.081      1.160 r
  U5296/Y (OAI2BB1X2MTR)                                 0.122      1.283 r
  U5755/Y (NOR2X4MTR)                                    0.034      1.316 f
  U4717/Y (INVX2MTR)                                     0.034      1.351 r
  U85/Y (INVX2MTR)                                       0.037      1.388 f
  U5716/Y (OAI21BX2MTR)                                  0.066      1.454 r
  U0_BANK_TOP/vACC_3_reg_4__11_/D (DFFRHQX2MTR)          0.000      1.454 r
  data arrival time                                                 1.454

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_4__11_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.126      1.474
  data required time                                                1.474
  --------------------------------------------------------------------------
  data required time                                                1.474
  data arrival time                                                -1.454
  --------------------------------------------------------------------------
  slack (MET)                                                       0.019


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 r
  U1363/Y (INVX4MTR)                                     0.042      0.171 f
  U7801/Y (INVX3MTR)                                     0.039      0.210 r
  U1333/Y (NAND2BX4MTR)                                  0.079      0.289 r
  U11450/Y (NAND2BX1MTR)                                 0.069      0.358 r
  U16439/Y (CLKNAND2X2MTR)                               0.042      0.400 f
  U10433/Y (NOR2X2MTR)                                   0.065      0.465 r
  U16440/Y (NAND4X4MTR)                                  0.095      0.561 f
  U3049/Y (INVX1MTR)                                     0.056      0.617 r
  U7904/Y (CLKNAND2X2MTR)                                0.057      0.674 f
  U4965/Y (NOR2X4MTR)                                    0.080      0.754 r
  U642/Y (OAI21X6MTR)                                    0.064      0.818 f
  U11184/Y (AOI21X4MTR)                                  0.093      0.911 r
  U1462/Y (OAI21X8MTR)                                   0.078      0.988 f
  U3791/Y (AOI2B1X2MTR)                                  0.091      1.079 r
  U9232/Y (XNOR2X1MTR)                                   0.081      1.160 r
  U5296/Y (OAI2BB1X2MTR)                                 0.122      1.283 r
  U5755/Y (NOR2X4MTR)                                    0.034      1.316 f
  U4717/Y (INVX2MTR)                                     0.034      1.351 r
  U85/Y (INVX2MTR)                                       0.037      1.388 f
  U1543/Y (OAI21BX2MTR)                                  0.066      1.454 r
  U0_BANK_TOP/vACC_0_reg_4__11_/D (DFFRHQX2MTR)          0.000      1.454 r
  data arrival time                                                 1.454

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_4__11_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.126      1.474
  data required time                                                1.474
  --------------------------------------------------------------------------
  data required time                                                1.474
  data arrival time                                                -1.454
  --------------------------------------------------------------------------
  slack (MET)                                                       0.020


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_390_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U10440/Y (NOR2X8MTR)                                   0.058      0.248 r
  U15327/Y (NAND3X6MTR)                                  0.063      0.311 f
  U16513/Y (OAI2B1X8MTR)                                 0.046      0.358 r
  U1211/Y (INVX8MTR)                                     0.038      0.396 f
  U1152/Y (BUFX8MTR)                                     0.071      0.467 f
  U4088/Y (INVX4MTR)                                     0.048      0.515 r
  U16557/Y (CLKNAND2X2MTR)                               0.046      0.561 f
  U11673/Y (OAI211X2MTR)                                 0.071      0.632 r
  U2481/Y (INVX2MTR)                                     0.052      0.684 f
  U15558/Y (INVX2MTR)                                    0.072      0.755 r
  U16570/Y (NOR2X2MTR)                                   0.052      0.808 f
  U438/Y (NAND2X2MTR)                                    0.076      0.883 r
  U7274/Y (NAND2X2MTR)                                   0.063      0.947 f
  U16571/Y (NAND2X2MTR)                                  0.073      1.020 r
  U11043/Y (NOR2X1MTR)                                   0.048      1.068 f
  U13762/Y (AOI211X1MTR)                                 0.100      1.168 r
  U11046/Y (OAI211X2MTR)                                 0.097      1.264 f
  U14274/Y (AOI211X4MTR)                                 0.132      1.397 r
  U14439/Y (NOR2X1MTR)                                   0.055      1.451 f
  PIM_result_reg_390_/D (DFFRQX2MTR)                     0.000      1.451 f
  data arrival time                                                 1.451

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_390_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.129      1.471
  data required time                                                1.471
  --------------------------------------------------------------------------
  data required time                                                1.471
  data arrival time                                                -1.451
  --------------------------------------------------------------------------
  slack (MET)                                                       0.020


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_262_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U10440/Y (NOR2X8MTR)                                   0.058      0.248 r
  U15327/Y (NAND3X6MTR)                                  0.063      0.311 f
  U16513/Y (OAI2B1X8MTR)                                 0.046      0.358 r
  U1211/Y (INVX8MTR)                                     0.038      0.396 f
  U1152/Y (BUFX8MTR)                                     0.071      0.467 f
  U4088/Y (INVX4MTR)                                     0.048      0.515 r
  U16557/Y (CLKNAND2X2MTR)                               0.046      0.561 f
  U11673/Y (OAI211X2MTR)                                 0.071      0.632 r
  U2481/Y (INVX2MTR)                                     0.052      0.684 f
  U15558/Y (INVX2MTR)                                    0.072      0.755 r
  U16570/Y (NOR2X2MTR)                                   0.052      0.808 f
  U438/Y (NAND2X2MTR)                                    0.076      0.883 r
  U7274/Y (NAND2X2MTR)                                   0.063      0.947 f
  U16571/Y (NAND2X2MTR)                                  0.073      1.020 r
  U11043/Y (NOR2X1MTR)                                   0.048      1.068 f
  U13762/Y (AOI211X1MTR)                                 0.100      1.168 r
  U11046/Y (OAI211X2MTR)                                 0.097      1.264 f
  U14274/Y (AOI211X4MTR)                                 0.132      1.397 r
  U14440/Y (NOR2X1MTR)                                   0.055      1.451 f
  PIM_result_reg_262_/D (DFFRQX2MTR)                     0.000      1.451 f
  data arrival time                                                 1.451

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_262_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.129      1.471
  data required time                                                1.471
  --------------------------------------------------------------------------
  data required time                                                1.471
  data arrival time                                                -1.451
  --------------------------------------------------------------------------
  slack (MET)                                                       0.020


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U10440/Y (NOR2X8MTR)                                   0.058      0.248 r
  U15327/Y (NAND3X6MTR)                                  0.063      0.311 f
  U16513/Y (OAI2B1X8MTR)                                 0.046      0.358 r
  U1211/Y (INVX8MTR)                                     0.038      0.396 f
  U1152/Y (BUFX8MTR)                                     0.071      0.467 f
  U4088/Y (INVX4MTR)                                     0.048      0.515 r
  U16557/Y (CLKNAND2X2MTR)                               0.046      0.561 f
  U11673/Y (OAI211X2MTR)                                 0.071      0.632 r
  U2481/Y (INVX2MTR)                                     0.052      0.684 f
  U15558/Y (INVX2MTR)                                    0.072      0.755 r
  U16570/Y (NOR2X2MTR)                                   0.052      0.808 f
  U438/Y (NAND2X2MTR)                                    0.076      0.883 r
  U7274/Y (NAND2X2MTR)                                   0.063      0.947 f
  U16571/Y (NAND2X2MTR)                                  0.073      1.020 r
  U11043/Y (NOR2X1MTR)                                   0.048      1.068 f
  U13762/Y (AOI211X1MTR)                                 0.100      1.168 r
  U11046/Y (OAI211X2MTR)                                 0.097      1.264 f
  U14274/Y (AOI211X4MTR)                                 0.132      1.397 r
  U14964/Y (NOR2X1MTR)                                   0.055      1.451 f
  PIM_result_reg_6_/D (DFFRQX2MTR)                       0.000      1.451 f
  data arrival time                                                 1.451

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_6_/CK (DFFRQX2MTR)                      0.000      1.600 r
  library setup time                                    -0.129      1.471
  data required time                                                1.471
  --------------------------------------------------------------------------
  data required time                                                1.471
  data arrival time                                                -1.451
  --------------------------------------------------------------------------
  slack (MET)                                                       0.020


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_134_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U10440/Y (NOR2X8MTR)                                   0.058      0.248 r
  U15327/Y (NAND3X6MTR)                                  0.063      0.311 f
  U16513/Y (OAI2B1X8MTR)                                 0.046      0.358 r
  U1211/Y (INVX8MTR)                                     0.038      0.396 f
  U1152/Y (BUFX8MTR)                                     0.071      0.467 f
  U4088/Y (INVX4MTR)                                     0.048      0.515 r
  U16557/Y (CLKNAND2X2MTR)                               0.046      0.561 f
  U11673/Y (OAI211X2MTR)                                 0.071      0.632 r
  U2481/Y (INVX2MTR)                                     0.052      0.684 f
  U15558/Y (INVX2MTR)                                    0.072      0.755 r
  U16570/Y (NOR2X2MTR)                                   0.052      0.808 f
  U438/Y (NAND2X2MTR)                                    0.076      0.883 r
  U7274/Y (NAND2X2MTR)                                   0.063      0.947 f
  U16571/Y (NAND2X2MTR)                                  0.073      1.020 r
  U11043/Y (NOR2X1MTR)                                   0.048      1.068 f
  U13762/Y (AOI211X1MTR)                                 0.100      1.168 r
  U11046/Y (OAI211X2MTR)                                 0.097      1.264 f
  U14274/Y (AOI211X4MTR)                                 0.132      1.397 r
  U14441/Y (NOR2X1MTR)                                   0.055      1.451 f
  PIM_result_reg_134_/D (DFFRQX2MTR)                     0.000      1.451 f
  data arrival time                                                 1.451

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_134_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.129      1.471
  data required time                                                1.471
  --------------------------------------------------------------------------
  data required time                                                1.471
  data arrival time                                                -1.451
  --------------------------------------------------------------------------
  slack (MET)                                                       0.020


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1710/Y (NAND3X8MTR)                                   0.112      0.263 f
  U1670/Y (INVX12MTR)                                    0.069      0.332 r
  U1403/Y (INVX8MTR)                                     0.041      0.373 f
  U1329/Y (INVX6MTR)                                     0.040      0.413 r
  U8706/Y (INVX1MTR)                                     0.043      0.456 f
  U949/Y (CLKOR2X1MTR)                                   0.114      0.570 f
  U865/Y (NAND3X2MTR)                                    0.057      0.627 r
  U1706/Y (NAND2X2MTR)                                   0.084      0.711 f
  U600/Y (INVX2MTR)                                      0.096      0.807 r
  U2929/Y (NAND2X1MTR)                                   0.068      0.875 f
  U4828/Y (NAND3BX2MTR)                                  0.136      1.010 f
  U369/Y (NOR2BX4MTR)                                    0.076      1.086 r
  U2817/Y (OAI21X4MTR)                                   0.056      1.142 f
  U3212/Y (NAND3X8MTR)                                   0.059      1.202 r
  U15305/Y (NAND2X2MTR)                                  0.057      1.258 f
  U11366/Y (NAND2X4MTR)                                  0.044      1.303 r
  U6290/Y (INVX3MTR)                                     0.039      1.341 f
  U2172/Y (OAI21X2MTR)                                   0.061      1.402 r
  U0_BANK_TOP/vACC_3_reg_1__21_/D (DFFRQX1MTR)           0.000      1.402 r
  data arrival time                                                 1.402

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_1__21_/CK (DFFRQX1MTR)          0.000      1.600 r
  library setup time                                    -0.177      1.423
  data required time                                                1.423
  --------------------------------------------------------------------------
  data required time                                                1.423
  data arrival time                                                -1.402
  --------------------------------------------------------------------------
  slack (MET)                                                       0.020


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_171_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U1237/Y (CLKNAND2X12MTR)                               0.034      0.297 r
  U9688/Y (NAND2X8MTR)                                   0.053      0.350 f
  U1882/Y (BUFX6MTR)                                     0.091      0.441 f
  U15257/Y (INVX4MTR)                                    0.048      0.489 r
  U15588/Y (OAI21X2MTR)                                  0.056      0.545 f
  U9469/Y (NOR2X3MTR)                                    0.119      0.664 r
  U9663/Y (NAND2X4MTR)                                   0.081      0.745 f
  U4391/Y (INVX2MTR)                                     0.048      0.793 r
  U8201/Y (CLKNAND2X4MTR)                                0.052      0.845 f
  U8128/Y (NOR2X4MTR)                                    0.072      0.917 r
  U434/Y (CLKNAND2X4MTR)                                 0.059      0.976 f
  U5366/Y (NOR2X1MTR)                                    0.092      1.067 r
  U16192/Y (NAND3X4MTR)                                  0.087      1.155 f
  U17882/Y (NAND4X4MTR)                                  0.084      1.238 r
  U7980/Y (NAND2X2MTR)                                   0.056      1.294 f
  U5291/Y (OAI21X2MTR)                                   0.042      1.337 r
  U14169/Y (AOI21X2MTR)                                  0.055      1.392 f
  U14444/Y (NOR2X1MTR)                                   0.065      1.457 r
  PIM_result_reg_171_/D (DFFRHQX2MTR)                    0.000      1.457 r
  data arrival time                                                 1.457

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_171_/CK (DFFRHQX2MTR)                   0.000      1.600 r
  library setup time                                    -0.123      1.477
  data required time                                                1.477
  --------------------------------------------------------------------------
  data required time                                                1.477
  data arrival time                                                -1.457
  --------------------------------------------------------------------------
  slack (MET)                                                       0.020


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 r
  U9975/Y (INVX6MTR)                                     0.041      0.169 f
  U9980/Y (CLKNAND2X2MTR)                                0.064      0.233 r
  U9972/Y (BUFX2MTR)                                     0.101      0.334 r
  U8846/Y (OAI22X2MTR)                                   0.057      0.391 f
  U11973/Y (AOI21X2MTR)                                  0.084      0.475 r
  U13520/Y (NAND3BX4MTR)                                 0.081      0.556 f
  U3568/Y (INVX2MTR)                                     0.063      0.618 r
  U4522/Y (NAND2X2MTR)                                   0.050      0.668 f
  U2463/Y (INVX2MTR)                                     0.051      0.719 r
  U1033/Y (OAI21X2MTR)                                   0.070      0.789 f
  U544/Y (AOI21X4MTR)                                    0.106      0.895 r
  U8139/Y (NOR2X2MTR)                                    0.057      0.952 f
  U7263/Y (NOR2X4MTR)                                    0.067      1.019 r
  U7162/Y (NAND2X4MTR)                                   0.061      1.081 f
  U1846/Y (NAND2X6MTR)                                   0.061      1.141 r
  U1844/Y (INVX2MTR)                                     0.038      1.179 f
  U1845/Y (INVX2MTR)                                     0.046      1.225 r
  U108/Y (NAND2X2MTR)                                    0.091      1.315 f
  U2793/Y (OAI21X1MTR)                                   0.093      1.408 r
  U0_BANK_TOP/vACC_0_reg_6__11_/D (DFFRQX2MTR)           0.000      1.408 r
  data arrival time                                                 1.408

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_6__11_/CK (DFFRQX2MTR)          0.000      1.600 r
  library setup time                                    -0.171      1.429
  data required time                                                1.429
  --------------------------------------------------------------------------
  data required time                                                1.429
  data arrival time                                                -1.408
  --------------------------------------------------------------------------
  slack (MET)                                                       0.020


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_299_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U1237/Y (CLKNAND2X12MTR)                               0.034      0.297 r
  U9688/Y (NAND2X8MTR)                                   0.053      0.350 f
  U1882/Y (BUFX6MTR)                                     0.091      0.441 f
  U15257/Y (INVX4MTR)                                    0.048      0.489 r
  U15588/Y (OAI21X2MTR)                                  0.056      0.545 f
  U9469/Y (NOR2X3MTR)                                    0.119      0.664 r
  U9663/Y (NAND2X4MTR)                                   0.081      0.745 f
  U4391/Y (INVX2MTR)                                     0.048      0.793 r
  U8201/Y (CLKNAND2X4MTR)                                0.052      0.845 f
  U8128/Y (NOR2X4MTR)                                    0.072      0.917 r
  U434/Y (CLKNAND2X4MTR)                                 0.059      0.976 f
  U5366/Y (NOR2X1MTR)                                    0.092      1.067 r
  U16192/Y (NAND3X4MTR)                                  0.087      1.155 f
  U17882/Y (NAND4X4MTR)                                  0.084      1.238 r
  U7980/Y (NAND2X2MTR)                                   0.056      1.294 f
  U5291/Y (OAI21X2MTR)                                   0.042      1.337 r
  U14169/Y (AOI21X2MTR)                                  0.055      1.392 f
  U14443/Y (NOR2X1MTR)                                   0.065      1.457 r
  PIM_result_reg_299_/D (DFFRHQX2MTR)                    0.000      1.457 r
  data arrival time                                                 1.457

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_299_/CK (DFFRHQX2MTR)                   0.000      1.600 r
  library setup time                                    -0.123      1.477
  data required time                                                1.477
  --------------------------------------------------------------------------
  data required time                                                1.477
  data arrival time                                                -1.457
  --------------------------------------------------------------------------
  slack (MET)                                                       0.020


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1710/Y (NAND3X8MTR)                                   0.112      0.263 f
  U1670/Y (INVX12MTR)                                    0.069      0.332 r
  U1403/Y (INVX8MTR)                                     0.041      0.373 f
  U1329/Y (INVX6MTR)                                     0.040      0.413 r
  U8706/Y (INVX1MTR)                                     0.043      0.456 f
  U949/Y (CLKOR2X1MTR)                                   0.114      0.570 f
  U865/Y (NAND3X2MTR)                                    0.057      0.627 r
  U1706/Y (NAND2X2MTR)                                   0.084      0.711 f
  U600/Y (INVX2MTR)                                      0.096      0.807 r
  U2929/Y (NAND2X1MTR)                                   0.068      0.875 f
  U4828/Y (NAND3BX2MTR)                                  0.136      1.010 f
  U369/Y (NOR2BX4MTR)                                    0.076      1.086 r
  U2817/Y (OAI21X4MTR)                                   0.056      1.142 f
  U3212/Y (NAND3X8MTR)                                   0.059      1.202 r
  U3692/Y (CLKNAND2X4MTR)                                0.051      1.253 f
  U1488/Y (NAND2X2MTR)                                   0.054      1.307 r
  U6984/Y (NAND3X2MTR)                                   0.064      1.371 f
  U8973/Y (OAI211X2MTR)                                  0.057      1.428 r
  U0_BANK_TOP/vACC_2_reg_1__17_/D (DFFRHQX1MTR)          0.000      1.428 r
  data arrival time                                                 1.428

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_1__17_/CK (DFFRHQX1MTR)         0.000      1.600 r
  library setup time                                    -0.151      1.449
  data required time                                                1.449
  --------------------------------------------------------------------------
  data required time                                                1.449
  data arrival time                                                -1.428
  --------------------------------------------------------------------------
  slack (MET)                                                       0.020


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_427_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U1237/Y (CLKNAND2X12MTR)                               0.034      0.297 r
  U9688/Y (NAND2X8MTR)                                   0.053      0.350 f
  U1882/Y (BUFX6MTR)                                     0.091      0.441 f
  U15257/Y (INVX4MTR)                                    0.048      0.489 r
  U15588/Y (OAI21X2MTR)                                  0.056      0.545 f
  U9469/Y (NOR2X3MTR)                                    0.119      0.664 r
  U9663/Y (NAND2X4MTR)                                   0.081      0.745 f
  U4391/Y (INVX2MTR)                                     0.048      0.793 r
  U8201/Y (CLKNAND2X4MTR)                                0.052      0.845 f
  U8128/Y (NOR2X4MTR)                                    0.072      0.917 r
  U434/Y (CLKNAND2X4MTR)                                 0.059      0.976 f
  U5366/Y (NOR2X1MTR)                                    0.092      1.067 r
  U16192/Y (NAND3X4MTR)                                  0.087      1.155 f
  U17882/Y (NAND4X4MTR)                                  0.084      1.238 r
  U7980/Y (NAND2X2MTR)                                   0.056      1.294 f
  U5291/Y (OAI21X2MTR)                                   0.042      1.337 r
  U14169/Y (AOI21X2MTR)                                  0.055      1.392 f
  U14442/Y (NOR2X1MTR)                                   0.065      1.457 r
  PIM_result_reg_427_/D (DFFRHQX2MTR)                    0.000      1.457 r
  data arrival time                                                 1.457

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_427_/CK (DFFRHQX2MTR)                   0.000      1.600 r
  library setup time                                    -0.123      1.477
  data required time                                                1.477
  --------------------------------------------------------------------------
  data required time                                                1.477
  data arrival time                                                -1.457
  --------------------------------------------------------------------------
  slack (MET)                                                       0.021


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_43_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U1237/Y (CLKNAND2X12MTR)                               0.034      0.297 r
  U9688/Y (NAND2X8MTR)                                   0.053      0.350 f
  U1882/Y (BUFX6MTR)                                     0.091      0.441 f
  U15257/Y (INVX4MTR)                                    0.048      0.489 r
  U15588/Y (OAI21X2MTR)                                  0.056      0.545 f
  U9469/Y (NOR2X3MTR)                                    0.119      0.664 r
  U9663/Y (NAND2X4MTR)                                   0.081      0.745 f
  U4391/Y (INVX2MTR)                                     0.048      0.793 r
  U8201/Y (CLKNAND2X4MTR)                                0.052      0.845 f
  U8128/Y (NOR2X4MTR)                                    0.072      0.917 r
  U434/Y (CLKNAND2X4MTR)                                 0.059      0.976 f
  U5366/Y (NOR2X1MTR)                                    0.092      1.067 r
  U16192/Y (NAND3X4MTR)                                  0.087      1.155 f
  U17882/Y (NAND4X4MTR)                                  0.084      1.238 r
  U7980/Y (NAND2X2MTR)                                   0.056      1.294 f
  U5291/Y (OAI21X2MTR)                                   0.042      1.337 r
  U14169/Y (AOI21X2MTR)                                  0.055      1.392 f
  U14445/Y (NOR2X1MTR)                                   0.065      1.457 r
  PIM_result_reg_43_/D (DFFRHQX2MTR)                     0.000      1.457 r
  data arrival time                                                 1.457

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_43_/CK (DFFRHQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.123      1.477
  data required time                                                1.477
  --------------------------------------------------------------------------
  data required time                                                1.477
  data arrival time                                                -1.457
  --------------------------------------------------------------------------
  slack (MET)                                                       0.021


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U9364/Y (BUFX3MTR)                                     0.099      0.236 r
  U3173/Y (INVX4MTR)                                     0.032      0.269 f
  U11463/Y (OAI22X2MTR)                                  0.081      0.349 r
  U9091/Y (OAI2BB1X2MTR)                                 0.117      0.466 r
  U6163/Y (NAND2X4MTR)                                   0.046      0.512 f
  U4099/Y (NOR2X3MTR)                                    0.060      0.572 r
  U11750/Y (AOI21X4MTR)                                  0.042      0.613 f
  U11745/Y (NAND2BX2MTR)                                 0.053      0.666 r
  U8500/Y (NAND3X4MTR)                                   0.054      0.721 f
  U9794/Y (OAI2B1X4MTR)                                  0.041      0.762 r
  U1929/Y (NAND2X2MTR)                                   0.063      0.825 f
  U8221/Y (NAND2X4MTR)                                   0.054      0.878 r
  U8129/Y (INVX2MTR)                                     0.042      0.920 f
  U11408/Y (OAI31X2MTR)                                  0.126      1.046 r
  U11096/Y (AOI2BB1X2MTR)                                0.053      1.100 f
  U11145/Y (XNOR2X2MTR)                                  0.077      1.177 f
  U11090/Y (OAI22X4MTR)                                  0.106      1.282 r
  U161/Y (NOR2X8MTR)                                     0.044      1.327 f
  U4239/Y (INVX2MTR)                                     0.036      1.363 r
  U7890/Y (INVX2MTR)                                     0.030      1.392 f
  U11361/Y (OAI21BX2MTR)                                 0.062      1.454 r
  U0_BANK_TOP/vACC_0_reg_7__10_/D (DFFRHQX2MTR)          0.000      1.454 r
  data arrival time                                                 1.454

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_7__10_/CK (DFFRHQX2MTR)         0.000      1.600 r
  library setup time                                    -0.125      1.475
  data required time                                                1.475
  --------------------------------------------------------------------------
  data required time                                                1.475
  data arrival time                                                -1.454
  --------------------------------------------------------------------------
  slack (MET)                                                       0.021


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_22_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U1237/Y (CLKNAND2X12MTR)                               0.034      0.297 r
  U9688/Y (NAND2X8MTR)                                   0.053      0.350 f
  U1882/Y (BUFX6MTR)                                     0.091      0.441 f
  U16560/Y (INVX4MTR)                                    0.053      0.495 r
  U12104/Y (OAI21X2MTR)                                  0.054      0.549 f
  U691/Y (NOR2X2MTR)                                     0.100      0.648 r
  U16062/Y (NOR2BX4MTR)                                  0.110      0.758 r
  U485/Y (NAND3X2MTR)                                    0.089      0.847 f
  U386/Y (NOR2X2MTR)                                     0.092      0.938 r
  U309/Y (NAND3X2MTR)                                    0.137      1.075 f
  U3273/Y (INVX2MTR)                                     0.073      1.148 r
  U2230/Y (NAND2X1MTR)                                   0.067      1.216 f
  U10621/Y (OAI211X2MTR)                                 0.059      1.275 r
  U10624/Y (AOI211X2MTR)                                 0.062      1.337 f
  U15172/Y (NOR2X1MTR)                                   0.067      1.404 r
  PIM_result_reg_22_/D (DFFRQX4MTR)                      0.000      1.404 r
  data arrival time                                                 1.404

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_22_/CK (DFFRQX4MTR)                     0.000      1.600 r
  library setup time                                    -0.175      1.425
  data required time                                                1.425
  --------------------------------------------------------------------------
  data required time                                                1.425
  data arrival time                                                -1.404
  --------------------------------------------------------------------------
  slack (MET)                                                       0.021


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_150_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U1237/Y (CLKNAND2X12MTR)                               0.034      0.297 r
  U9688/Y (NAND2X8MTR)                                   0.053      0.350 f
  U1882/Y (BUFX6MTR)                                     0.091      0.441 f
  U16560/Y (INVX4MTR)                                    0.053      0.495 r
  U12104/Y (OAI21X2MTR)                                  0.054      0.549 f
  U691/Y (NOR2X2MTR)                                     0.100      0.648 r
  U16062/Y (NOR2BX4MTR)                                  0.110      0.758 r
  U485/Y (NAND3X2MTR)                                    0.089      0.847 f
  U386/Y (NOR2X2MTR)                                     0.092      0.938 r
  U309/Y (NAND3X2MTR)                                    0.137      1.075 f
  U3273/Y (INVX2MTR)                                     0.073      1.148 r
  U2230/Y (NAND2X1MTR)                                   0.067      1.216 f
  U10621/Y (OAI211X2MTR)                                 0.059      1.275 r
  U10624/Y (AOI211X2MTR)                                 0.062      1.337 f
  U15119/Y (NOR2X1MTR)                                   0.067      1.404 r
  PIM_result_reg_150_/D (DFFRQX4MTR)                     0.000      1.404 r
  data arrival time                                                 1.404

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_150_/CK (DFFRQX4MTR)                    0.000      1.600 r
  library setup time                                    -0.175      1.425
  data required time                                                1.425
  --------------------------------------------------------------------------
  data required time                                                1.425
  data arrival time                                                -1.404
  --------------------------------------------------------------------------
  slack (MET)                                                       0.021


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_278_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U1237/Y (CLKNAND2X12MTR)                               0.034      0.297 r
  U9688/Y (NAND2X8MTR)                                   0.053      0.350 f
  U1882/Y (BUFX6MTR)                                     0.091      0.441 f
  U16560/Y (INVX4MTR)                                    0.053      0.495 r
  U12104/Y (OAI21X2MTR)                                  0.054      0.549 f
  U691/Y (NOR2X2MTR)                                     0.100      0.648 r
  U16062/Y (NOR2BX4MTR)                                  0.110      0.758 r
  U485/Y (NAND3X2MTR)                                    0.089      0.847 f
  U386/Y (NOR2X2MTR)                                     0.092      0.938 r
  U309/Y (NAND3X2MTR)                                    0.137      1.075 f
  U3273/Y (INVX2MTR)                                     0.073      1.148 r
  U2230/Y (NAND2X1MTR)                                   0.067      1.216 f
  U10621/Y (OAI211X2MTR)                                 0.059      1.275 r
  U10624/Y (AOI211X2MTR)                                 0.062      1.337 f
  U15065/Y (NOR2X1MTR)                                   0.067      1.404 r
  PIM_result_reg_278_/D (DFFRQX4MTR)                     0.000      1.404 r
  data arrival time                                                 1.404

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_278_/CK (DFFRQX4MTR)                    0.000      1.600 r
  library setup time                                    -0.175      1.425
  data required time                                                1.425
  --------------------------------------------------------------------------
  data required time                                                1.425
  data arrival time                                                -1.404
  --------------------------------------------------------------------------
  slack (MET)                                                       0.021


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U1666/Y (INVX12MTR)                                    0.037      0.174 f
  U12245/Y (NAND3X12MTR)                                 0.051      0.225 r
  U12144/Y (INVX20MTR)                                   0.037      0.262 f
  U2143/Y (BUFX6MTR)                                     0.074      0.335 f
  U11365/Y (CLKNAND2X2MTR)                               0.033      0.369 r
  U6844/Y (NOR2BX4MTR)                                   0.083      0.452 r
  U6823/Y (NAND3X4MTR)                                   0.058      0.510 f
  U11660/Y (AND2X6MTR)                                   0.087      0.597 f
  U3501/Y (NOR2X2MTR)                                    0.099      0.697 r
  U2448/Y (OAI21X2MTR)                                   0.092      0.789 f
  U2889/Y (AOI21X4MTR)                                   0.088      0.877 r
  U545/Y (NOR2X4MTR)                                     0.039      0.916 f
  U3780/Y (NOR2X4MTR)                                    0.075      0.991 r
  U102/Y (NAND3X4MTR)                                    0.087      1.078 f
  U8270/Y (NAND3X8MTR)                                   0.074      1.153 r
  U1675/Y (INVX6MTR)                                     0.046      1.199 f
  U138/Y (OR2X2MTR)                                      0.127      1.326 f
  U3202/Y (OAI21BX1MTR)                                  0.078      1.404 r
  U0_BANK_TOP/vACC_2_reg_0__14_/D (DFFRQX4MTR)           0.000      1.404 r
  data arrival time                                                 1.404

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_0__14_/CK (DFFRQX4MTR)          0.000      1.600 r
  library setup time                                    -0.175      1.425
  data required time                                                1.425
  --------------------------------------------------------------------------
  data required time                                                1.425
  data arrival time                                                -1.404
  --------------------------------------------------------------------------
  slack (MET)                                                       0.021


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U1026/Y (INVX12MTR)                                    0.031      0.144 r
  U10636/Y (CLKNAND2X16MTR)                              0.044      0.188 f
  U15348/Y (CLKNAND2X16MTR)                              0.054      0.242 r
  U1196/Y (BUFX16MTR)                                    0.073      0.315 r
  U6205/Y (INVX8MTR)                                     0.031      0.346 f
  U11791/Y (NOR2BX4MTR)                                  0.062      0.408 r
  U469/Y (INVX2MTR)                                      0.055      0.463 f
  U12115/Y (NOR2X1MTR)                                   0.123      0.585 r
  U11109/Y (OAI2BB1X2MTR)                                0.143      0.729 r
  U346/Y (XNOR2X1MTR)                                    0.087      0.816 r
  U11537/Y (XNOR2X2MTR)                                  0.108      0.924 r
  U1679/Y (OAI21X1MTR)                                   0.093      1.017 f
  U16028/Y (OAI2BB1X2MTR)                                0.080      1.097 r
  U9175/Y (NAND2X4MTR)                                   0.063      1.159 f
  U15432/Y (OAI21X6MTR)                                  0.094      1.253 r
  U10209/Y (AOI21X8MTR)                                  0.039      1.292 f
  U7388/Y (XNOR2X1MTR)                                   0.104      1.396 f
  U7315/Y (NOR2X1MTR)                                    0.061      1.456 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_7_/D (DFFRHQX2MTR)
                                                         0.000      1.456 r
  data arrival time                                                 1.456

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_7_/CK (DFFRHQX2MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.122      1.478
  data required time                                                1.478
  --------------------------------------------------------------------------
  data required time                                                1.478
  data arrival time                                                -1.456
  --------------------------------------------------------------------------
  slack (MET)                                                       0.021


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_148_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U1156/Y (CLKNAND2X8MTR)                                0.061      0.355 f
  U4581/Y (INVX8MTR)                                     0.046      0.401 r
  U3070/Y (INVX2MTR)                                     0.051      0.452 f
  U3531/Y (BUFX4MTR)                                     0.095      0.547 f
  U3510/Y (AOI22X2MTR)                                   0.088      0.635 r
  U4469/Y (OAI211X4MTR)                                  0.114      0.749 f
  U8285/Y (NOR2X2MTR)                                    0.102      0.851 r
  U17624/Y (NAND4X4MTR)                                  0.096      0.947 f
  U383/Y (NOR2X2MTR)                                     0.133      1.080 r
  U17775/Y (NAND2X1MTR)                                  0.085      1.165 f
  U17776/Y (OAI211X2MTR)                                 0.060      1.225 r
  U14171/Y (NAND3BX2MTR)                                 0.090      1.314 r
  U14170/Y (NOR2BX2MTR)                                  0.050      1.365 f
  U14451/Y (NOR2X1MTR)                                   0.049      1.413 r
  PIM_result_reg_148_/D (DFFRQX2MTR)                     0.000      1.413 r
  data arrival time                                                 1.413

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_148_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.165      1.435
  data required time                                                1.435
  --------------------------------------------------------------------------
  data required time                                                1.435
  data arrival time                                                -1.413
  --------------------------------------------------------------------------
  slack (MET)                                                       0.021


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1710/Y (NAND3X8MTR)                                   0.112      0.263 f
  U1670/Y (INVX12MTR)                                    0.069      0.332 r
  U1403/Y (INVX8MTR)                                     0.041      0.373 f
  U1329/Y (INVX6MTR)                                     0.040      0.413 r
  U8706/Y (INVX1MTR)                                     0.043      0.456 f
  U949/Y (CLKOR2X1MTR)                                   0.114      0.570 f
  U865/Y (NAND3X2MTR)                                    0.057      0.627 r
  U1706/Y (NAND2X2MTR)                                   0.084      0.711 f
  U600/Y (INVX2MTR)                                      0.096      0.807 r
  U2929/Y (NAND2X1MTR)                                   0.068      0.875 f
  U4828/Y (NAND3BX2MTR)                                  0.136      1.010 f
  U369/Y (NOR2BX4MTR)                                    0.076      1.086 r
  U2817/Y (OAI21X4MTR)                                   0.056      1.142 f
  U3212/Y (NAND3X8MTR)                                   0.059      1.202 r
  U15305/Y (NAND2X2MTR)                                  0.057      1.258 f
  U11366/Y (NAND2X4MTR)                                  0.044      1.303 r
  U6290/Y (INVX3MTR)                                     0.039      1.341 f
  U6977/Y (OAI21BX2MTR)                                  0.061      1.402 r
  U0_BANK_TOP/vACC_0_reg_1__21_/D (DFFRQX4MTR)           0.000      1.402 r
  data arrival time                                                 1.402

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_1__21_/CK (DFFRQX4MTR)          0.000      1.600 r
  library setup time                                    -0.177      1.423
  data required time                                                1.423
  --------------------------------------------------------------------------
  data required time                                                1.423
  data arrival time                                                -1.402
  --------------------------------------------------------------------------
  slack (MET)                                                       0.021


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U12245/Y (NAND3X12MTR)                                 0.098      0.249 f
  U8230/Y (INVX2MTR)                                     0.091      0.339 r
  U8779/Y (BUFX2MTR)                                     0.104      0.444 r
  U756/Y (NAND2X1MTR)                                    0.084      0.528 f
  U10424/Y (NAND3BX4MTR)                                 0.067      0.594 r
  U5025/Y (NAND2X6MTR)                                   0.046      0.641 f
  U15437/Y (NAND2X8MTR)                                  0.046      0.687 r
  U9565/Y (CLKNAND2X4MTR)                                0.039      0.726 f
  U9458/Y (INVX2MTR)                                     0.038      0.764 r
  U821/Y (INVX2MTR)                                      0.041      0.806 f
  U4835/Y (NAND3X4MTR)                                   0.045      0.851 r
  U4812/Y (NAND2X4MTR)                                   0.047      0.898 f
  U1571/Y (NAND2X4MTR)                                   0.044      0.942 r
  U9593/Y (NAND2X4MTR)                                   0.066      1.008 f
  U10426/Y (CLKNAND2X2MTR)                               0.047      1.055 r
  U7105/Y (NAND2X2MTR)                                   0.044      1.099 f
  U5105/Y (XNOR2X1MTR)                                   0.073      1.172 f
  U9201/Y (NAND2X2MTR)                                   0.055      1.227 r
  U7045/Y (NAND2X2MTR)                                   0.049      1.276 f
  U6305/Y (NOR2X2MTR)                                    0.109      1.386 r
  U7869/Y (OAI21BX2MTR)                                  0.069      1.454 f
  U0_BANK_TOP/vACC_3_reg_3__11_/D (DFFRQX2MTR)           0.000      1.454 f
  data arrival time                                                 1.454

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_3__11_/CK (DFFRQX2MTR)          0.000      1.600 r
  library setup time                                    -0.124      1.476
  data required time                                                1.476
  --------------------------------------------------------------------------
  data required time                                                1.476
  data arrival time                                                -1.454
  --------------------------------------------------------------------------
  slack (MET)                                                       0.021


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U11700/Y (NOR2X6MTR)                                   0.030      0.266 f
  U1267/Y (INVX6MTR)                                     0.028      0.294 r
  U10431/Y (NAND2X8MTR)                                  0.045      0.339 f
  U1019/Y (BUFX10MTR)                                    0.082      0.421 f
  U15754/Y (INVX8MTR)                                    0.034      0.455 r
  U8772/Y (INVX2MTR)                                     0.058      0.513 f
  U8725/Y (INVX3MTR)                                     0.068      0.581 r
  U8857/Y (OAI211X1MTR)                                  0.125      0.706 f
  U11834/Y (NOR2X1MTR)                                   0.102      0.809 r
  U16213/Y (AND4X4MTR)                                   0.108      0.916 r
  U6502/Y (NAND2X4MTR)                                   0.051      0.967 f
  U5847/Y (NOR2X4MTR)                                    0.070      1.038 r
  U10983/Y (OAI2BB1X4MTR)                                0.098      1.135 r
  U17886/Y (NAND4BX4MTR)                                 0.083      1.218 r
  U14222/Y (OAI2BB1X2MTR)                                0.105      1.323 r
  U14220/Y (NOR2X2MTR)                                   0.042      1.365 f
  U14769/Y (NOR2X1MTR)                                   0.048      1.413 r
  PIM_result_reg_12_/D (DFFRQX2MTR)                      0.000      1.413 r
  data arrival time                                                 1.413

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_12_/CK (DFFRQX2MTR)                     0.000      1.600 r
  library setup time                                    -0.166      1.434
  data required time                                                1.434
  --------------------------------------------------------------------------
  data required time                                                1.434
  data arrival time                                                -1.413
  --------------------------------------------------------------------------
  slack (MET)                                                       0.021


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1710/Y (NAND3X8MTR)                                   0.112      0.263 f
  U1746/Y (BUFX10MTR)                                    0.102      0.365 f
  U1324/Y (INVX4MTR)                                     0.050      0.415 r
  U2308/Y (NAND2X1MTR)                                   0.061      0.477 f
  U6147/Y (CLKNAND2X2MTR)                                0.046      0.523 r
  U8184/Y (INVX2MTR)                                     0.033      0.556 f
  U15363/Y (NAND3X4MTR)                                  0.036      0.592 r
  U1063/Y (NAND2X4MTR)                                   0.043      0.636 f
  U979/Y (NAND2X3MTR)                                    0.045      0.680 r
  U787/Y (NAND2BX4MTR)                                   0.076      0.757 r
  U8142/Y (NAND2X2MTR)                                   0.047      0.804 f
  U6535/Y (INVX2MTR)                                     0.050      0.854 r
  U8190/Y (NAND2X4MTR)                                   0.061      0.915 f
  U10471/Y (OAI2B1X8MTR)                                 0.106      1.021 r
  U412/Y (NAND2X4MTR)                                    0.060      1.081 f
  U348/Y (NAND2X6MTR)                                    0.052      1.133 r
  U203/Y (NAND2X2MTR)                                    0.066      1.199 f
  U2203/Y (XNOR2X2MTR)                                   0.099      1.298 f
  U18953/Y (OAI211X2MTR)                                 0.097      1.395 r
  U0_BANK_TOP/vACC_1_reg_7__19_/D (DFFRQX4MTR)           0.000      1.395 r
  data arrival time                                                 1.395

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_7__19_/CK (DFFRQX4MTR)          0.000      1.600 r
  library setup time                                    -0.183      1.417
  data required time                                                1.417
  --------------------------------------------------------------------------
  data required time                                                1.417
  data arrival time                                                -1.395
  --------------------------------------------------------------------------
  slack (MET)                                                       0.021


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1710/Y (NAND3X8MTR)                                   0.112      0.263 f
  U1746/Y (BUFX10MTR)                                    0.102      0.365 f
  U1324/Y (INVX4MTR)                                     0.050      0.415 r
  U2308/Y (NAND2X1MTR)                                   0.061      0.477 f
  U6147/Y (CLKNAND2X2MTR)                                0.046      0.523 r
  U8184/Y (INVX2MTR)                                     0.033      0.556 f
  U15363/Y (NAND3X4MTR)                                  0.036      0.592 r
  U1063/Y (NAND2X4MTR)                                   0.043      0.636 f
  U979/Y (NAND2X3MTR)                                    0.045      0.680 r
  U787/Y (NAND2BX4MTR)                                   0.076      0.757 r
  U8142/Y (NAND2X2MTR)                                   0.047      0.804 f
  U6535/Y (INVX2MTR)                                     0.050      0.854 r
  U8190/Y (NAND2X4MTR)                                   0.061      0.915 f
  U10471/Y (OAI2B1X8MTR)                                 0.106      1.021 r
  U412/Y (NAND2X4MTR)                                    0.060      1.081 f
  U348/Y (NAND2X6MTR)                                    0.052      1.133 r
  U203/Y (NAND2X2MTR)                                    0.066      1.199 f
  U2203/Y (XNOR2X2MTR)                                   0.099      1.298 f
  U18954/Y (OAI211X2MTR)                                 0.097      1.395 r
  U0_BANK_TOP/vACC_3_reg_7__19_/D (DFFRQX4MTR)           0.000      1.395 r
  data arrival time                                                 1.395

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_7__19_/CK (DFFRQX4MTR)          0.000      1.600 r
  library setup time                                    -0.183      1.417
  data required time                                                1.417
  --------------------------------------------------------------------------
  data required time                                                1.417
  data arrival time                                                -1.395
  --------------------------------------------------------------------------
  slack (MET)                                                       0.021


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1710/Y (NAND3X8MTR)                                   0.112      0.263 f
  U1670/Y (INVX12MTR)                                    0.069      0.332 r
  U1403/Y (INVX8MTR)                                     0.041      0.373 f
  U1329/Y (INVX6MTR)                                     0.040      0.413 r
  U8706/Y (INVX1MTR)                                     0.043      0.456 f
  U949/Y (CLKOR2X1MTR)                                   0.114      0.570 f
  U865/Y (NAND3X2MTR)                                    0.057      0.627 r
  U1706/Y (NAND2X2MTR)                                   0.084      0.711 f
  U600/Y (INVX2MTR)                                      0.096      0.807 r
  U2929/Y (NAND2X1MTR)                                   0.068      0.875 f
  U4828/Y (NAND3BX2MTR)                                  0.136      1.010 f
  U369/Y (NOR2BX4MTR)                                    0.076      1.086 r
  U2817/Y (OAI21X4MTR)                                   0.056      1.142 f
  U3212/Y (NAND3X8MTR)                                   0.059      1.202 r
  U3206/Y (NAND2X2MTR)                                   0.052      1.253 f
  U3200/Y (XNOR2X2MTR)                                   0.086      1.339 f
  U1017/Y (OAI22X1MTR)                                   0.063      1.402 r
  U0_BANK_TOP/vACC_0_reg_1__20_/D (DFFRQX2MTR)           0.000      1.402 r
  data arrival time                                                 1.402

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_1__20_/CK (DFFRQX2MTR)          0.000      1.600 r
  library setup time                                    -0.177      1.423
  data required time                                                1.423
  --------------------------------------------------------------------------
  data required time                                                1.423
  data arrival time                                                -1.402
  --------------------------------------------------------------------------
  slack (MET)                                                       0.021


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_404_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U1156/Y (CLKNAND2X8MTR)                                0.061      0.355 f
  U4581/Y (INVX8MTR)                                     0.046      0.401 r
  U3070/Y (INVX2MTR)                                     0.051      0.452 f
  U3531/Y (BUFX4MTR)                                     0.095      0.547 f
  U3510/Y (AOI22X2MTR)                                   0.088      0.635 r
  U4469/Y (OAI211X4MTR)                                  0.114      0.749 f
  U8285/Y (NOR2X2MTR)                                    0.102      0.851 r
  U17624/Y (NAND4X4MTR)                                  0.096      0.947 f
  U383/Y (NOR2X2MTR)                                     0.133      1.080 r
  U17775/Y (NAND2X1MTR)                                  0.085      1.165 f
  U17776/Y (OAI211X2MTR)                                 0.060      1.225 r
  U14171/Y (NAND3BX2MTR)                                 0.090      1.314 r
  U14170/Y (NOR2BX2MTR)                                  0.050      1.365 f
  U14449/Y (NOR2X1MTR)                                   0.049      1.413 r
  PIM_result_reg_404_/D (DFFRQX2MTR)                     0.000      1.413 r
  data arrival time                                                 1.413

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_404_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.165      1.435
  data required time                                                1.435
  --------------------------------------------------------------------------
  data required time                                                1.435
  data arrival time                                                -1.413
  --------------------------------------------------------------------------
  slack (MET)                                                       0.022


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.111      0.111 f
  U10130/Y (INVX2MTR)                                    0.050      0.161 r
  U1847/Y (INVX4MTR)                                     0.053      0.214 f
  U7502/Y (CLKNAND2X2MTR)                                0.060      0.274 r
  U10195/Y (OAI22X2MTR)                                  0.075      0.349 f
  U6896/Y (AOI2BB1X2MTR)                                 0.068      0.417 r
  U7696/Y (OAI211X2MTR)                                  0.070      0.487 f
  U3088/Y (AOI21X1MTR)                                   0.072      0.559 r
  U4092/Y (NAND2X2MTR)                                   0.071      0.630 f
  U7898/Y (INVX2MTR)                                     0.058      0.687 r
  U752/Y (NAND2X4MTR)                                    0.060      0.748 f
  U7386/Y (OAI21X3MTR)                                   0.095      0.843 r
  U1411/Y (INVX2MTR)                                     0.041      0.884 f
  U5903/Y (NAND2X2MTR)                                   0.036      0.920 r
  U6511/Y (NAND2X2MTR)                                   0.057      0.977 f
  U6468/Y (NAND2X6MTR)                                   0.056      1.033 r
  U1410/Y (AOI21X2MTR)                                   0.063      1.096 f
  U6408/Y (XNOR2X1MTR)                                   0.078      1.175 f
  U1431/Y (NAND2X2MTR)                                   0.055      1.230 r
  U152/Y (NAND2X2MTR)                                    0.055      1.285 f
  U7066/Y (NOR2X4MTR)                                    0.076      1.361 r
  U11630/Y (AOI2BB1X1MTR)                                0.095      1.456 r
  U0_BANK_TOP/vACC_2_reg_6__15_/D (DFFSX1MTR)            0.000      1.456 r
  data arrival time                                                 1.456

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_6__15_/CK (DFFSX1MTR)           0.000      1.600 r
  library setup time                                    -0.122      1.478
  data required time                                                1.478
  --------------------------------------------------------------------------
  data required time                                                1.478
  data arrival time                                                -1.456
  --------------------------------------------------------------------------
  slack (MET)                                                       0.022


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_140_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U11700/Y (NOR2X6MTR)                                   0.030      0.266 f
  U1267/Y (INVX6MTR)                                     0.028      0.294 r
  U10431/Y (NAND2X8MTR)                                  0.045      0.339 f
  U1019/Y (BUFX10MTR)                                    0.082      0.421 f
  U15754/Y (INVX8MTR)                                    0.034      0.455 r
  U8772/Y (INVX2MTR)                                     0.058      0.513 f
  U8725/Y (INVX3MTR)                                     0.068      0.581 r
  U8857/Y (OAI211X1MTR)                                  0.125      0.706 f
  U11834/Y (NOR2X1MTR)                                   0.102      0.809 r
  U16213/Y (AND4X4MTR)                                   0.108      0.916 r
  U6502/Y (NAND2X4MTR)                                   0.051      0.967 f
  U5847/Y (NOR2X4MTR)                                    0.070      1.038 r
  U10983/Y (OAI2BB1X4MTR)                                0.098      1.135 r
  U17886/Y (NAND4BX4MTR)                                 0.083      1.218 r
  U14222/Y (OAI2BB1X2MTR)                                0.105      1.323 r
  U14220/Y (NOR2X2MTR)                                   0.042      1.365 f
  U14768/Y (NOR2X1MTR)                                   0.048      1.413 r
  PIM_result_reg_140_/D (DFFRQX2MTR)                     0.000      1.413 r
  data arrival time                                                 1.413

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_140_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.165      1.435
  data required time                                                1.435
  --------------------------------------------------------------------------
  data required time                                                1.435
  data arrival time                                                -1.413
  --------------------------------------------------------------------------
  slack (MET)                                                       0.022


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U1156/Y (CLKNAND2X8MTR)                                0.061      0.355 f
  U4581/Y (INVX8MTR)                                     0.046      0.401 r
  U3070/Y (INVX2MTR)                                     0.051      0.452 f
  U3531/Y (BUFX4MTR)                                     0.095      0.547 f
  U3510/Y (AOI22X2MTR)                                   0.088      0.635 r
  U4469/Y (OAI211X4MTR)                                  0.114      0.749 f
  U8285/Y (NOR2X2MTR)                                    0.102      0.851 r
  U17624/Y (NAND4X4MTR)                                  0.096      0.947 f
  U383/Y (NOR2X2MTR)                                     0.133      1.080 r
  U17775/Y (NAND2X1MTR)                                  0.085      1.165 f
  U17776/Y (OAI211X2MTR)                                 0.060      1.225 r
  U14171/Y (NAND3BX2MTR)                                 0.090      1.314 r
  U14170/Y (NOR2BX2MTR)                                  0.050      1.365 f
  U14452/Y (NOR2X1MTR)                                   0.049      1.413 r
  PIM_result_reg_20_/D (DFFRQX2MTR)                      0.000      1.413 r
  data arrival time                                                 1.413

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_20_/CK (DFFRQX2MTR)                     0.000      1.600 r
  library setup time                                    -0.165      1.435
  data required time                                                1.435
  --------------------------------------------------------------------------
  data required time                                                1.435
  data arrival time                                                -1.413
  --------------------------------------------------------------------------
  slack (MET)                                                       0.022


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_276_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U1156/Y (CLKNAND2X8MTR)                                0.061      0.355 f
  U4581/Y (INVX8MTR)                                     0.046      0.401 r
  U3070/Y (INVX2MTR)                                     0.051      0.452 f
  U3531/Y (BUFX4MTR)                                     0.095      0.547 f
  U3510/Y (AOI22X2MTR)                                   0.088      0.635 r
  U4469/Y (OAI211X4MTR)                                  0.114      0.749 f
  U8285/Y (NOR2X2MTR)                                    0.102      0.851 r
  U17624/Y (NAND4X4MTR)                                  0.096      0.947 f
  U383/Y (NOR2X2MTR)                                     0.133      1.080 r
  U17775/Y (NAND2X1MTR)                                  0.085      1.165 f
  U17776/Y (OAI211X2MTR)                                 0.060      1.225 r
  U14171/Y (NAND3BX2MTR)                                 0.090      1.314 r
  U14170/Y (NOR2BX2MTR)                                  0.050      1.365 f
  U14450/Y (NOR2X1MTR)                                   0.049      1.413 r
  PIM_result_reg_276_/D (DFFRQX2MTR)                     0.000      1.413 r
  data arrival time                                                 1.413

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_276_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.165      1.435
  data required time                                                1.435
  --------------------------------------------------------------------------
  data required time                                                1.435
  data arrival time                                                -1.413
  --------------------------------------------------------------------------
  slack (MET)                                                       0.022


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.116      0.116 r
  U2076/Y (INVX8MTR)                                     0.027      0.143 f
  U766/Y (NAND2X12MTR)                                   0.042      0.184 r
  U10440/Y (NOR2X8MTR)                                   0.031      0.215 f
  U15327/Y (NAND3X6MTR)                                  0.038      0.253 r
  U16513/Y (OAI2B1X8MTR)                                 0.049      0.301 f
  U1211/Y (INVX8MTR)                                     0.037      0.338 r
  U5613/Y (BUFX10MTR)                                    0.073      0.411 r
  U17409/Y (INVX4MTR)                                    0.045      0.456 f
  U4352/Y (NAND2X1MTR)                                   0.039      0.495 r
  U17604/Y (NAND2X2MTR)                                  0.054      0.549 f
  U16216/Y (NOR2X4MTR)                                   0.099      0.647 r
  U17605/Y (NAND3X2MTR)                                  0.085      0.732 f
  U17611/Y (NOR2X2MTR)                                   0.097      0.830 r
  U17631/Y (NAND3X2MTR)                                  0.099      0.928 f
  U17632/Y (AOI2BB1X2MTR)                                0.117      1.045 r
  U17755/Y (INVX2MTR)                                    0.049      1.094 f
  U8046/Y (NOR2X2MTR)                                    0.073      1.167 r
  U10438/Y (INVX2MTR)                                    0.051      1.218 f
  U3244/Y (OAI22X2MTR)                                   0.062      1.280 r
  U10439/Y (AOI211X2MTR)                                 0.065      1.346 f
  U15174/Y (NOR2X1MTR)                                   0.060      1.406 r
  PIM_result_reg_18_/D (DFFRQX1MTR)                      0.000      1.406 r
  data arrival time                                                 1.406

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_18_/CK (DFFRQX1MTR)                     0.000      1.600 r
  library setup time                                    -0.172      1.428
  data required time                                                1.428
  --------------------------------------------------------------------------
  data required time                                                1.428
  data arrival time                                                -1.406
  --------------------------------------------------------------------------
  slack (MET)                                                       0.022


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_268_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U11700/Y (NOR2X6MTR)                                   0.030      0.266 f
  U1267/Y (INVX6MTR)                                     0.028      0.294 r
  U10431/Y (NAND2X8MTR)                                  0.045      0.339 f
  U1019/Y (BUFX10MTR)                                    0.082      0.421 f
  U15754/Y (INVX8MTR)                                    0.034      0.455 r
  U8772/Y (INVX2MTR)                                     0.058      0.513 f
  U8725/Y (INVX3MTR)                                     0.068      0.581 r
  U8857/Y (OAI211X1MTR)                                  0.125      0.706 f
  U11834/Y (NOR2X1MTR)                                   0.102      0.809 r
  U16213/Y (AND4X4MTR)                                   0.108      0.916 r
  U6502/Y (NAND2X4MTR)                                   0.051      0.967 f
  U5847/Y (NOR2X4MTR)                                    0.070      1.038 r
  U10983/Y (OAI2BB1X4MTR)                                0.098      1.135 r
  U17886/Y (NAND4BX4MTR)                                 0.083      1.218 r
  U14222/Y (OAI2BB1X2MTR)                                0.105      1.323 r
  U14220/Y (NOR2X2MTR)                                   0.042      1.365 f
  U14767/Y (NOR2X1MTR)                                   0.048      1.413 r
  PIM_result_reg_268_/D (DFFRQX2MTR)                     0.000      1.413 r
  data arrival time                                                 1.413

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_268_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.165      1.435
  data required time                                                1.435
  --------------------------------------------------------------------------
  data required time                                                1.435
  data arrival time                                                -1.413
  --------------------------------------------------------------------------
  slack (MET)                                                       0.022


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U12245/Y (NAND3X12MTR)                                 0.098      0.249 f
  U12144/Y (INVX20MTR)                                   0.054      0.302 r
  U1725/Y (INVX6MTR)                                     0.041      0.344 f
  U10229/Y (INVX3MTR)                                    0.054      0.397 r
  U1839/Y (AND2X1MTR)                                    0.091      0.488 r
  U8792/Y (AOI21X2MTR)                                   0.029      0.517 f
  U1069/Y (OAI21X2MTR)                                   0.084      0.601 r
  U776/Y (BUFX2MTR)                                      0.102      0.703 r
  U8748/Y (CLKNAND2X2MTR)                                0.137      0.840 f
  U5446/Y (INVX4MTR)                                     0.084      0.924 r
  U2390/Y (NAND2BX8MTR)                                  0.092      1.016 r
  U11416/Y (OR2X4MTR)                                    0.086      1.102 r
  U3767/Y (NOR2X8MTR)                                    0.036      1.139 f
  U163/Y (NAND2BX2MTR)                                   0.142      1.281 f
  U4268/Y (INVX1MTR)                                     0.058      1.339 r
  U7922/Y (CLKNAND2X2MTR)                                0.046      1.385 f
  U9028/Y (CLKNAND2X2MTR)                                0.032      1.417 r
  U0_BANK_TOP/vACC_3_reg_4__12_/D (DFFRQX2MTR)           0.000      1.417 r
  data arrival time                                                 1.417

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_4__12_/CK (DFFRQX2MTR)          0.000      1.600 r
  library setup time                                    -0.161      1.439
  data required time                                                1.439
  --------------------------------------------------------------------------
  data required time                                                1.439
  data arrival time                                                -1.417
  --------------------------------------------------------------------------
  slack (MET)                                                       0.022


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1710/Y (NAND3X8MTR)                                   0.112      0.263 f
  U1670/Y (INVX12MTR)                                    0.069      0.332 r
  U1403/Y (INVX8MTR)                                     0.041      0.373 f
  U1329/Y (INVX6MTR)                                     0.040      0.413 r
  U8706/Y (INVX1MTR)                                     0.043      0.456 f
  U949/Y (CLKOR2X1MTR)                                   0.114      0.570 f
  U865/Y (NAND3X2MTR)                                    0.057      0.627 r
  U6023/Y (NAND2X2MTR)                                   0.068      0.695 f
  U5485/Y (INVX2MTR)                                     0.052      0.747 r
  U622/Y (NOR2X2MTR)                                     0.037      0.784 f
  U2018/Y (NOR2X2MTR)                                    0.143      0.927 r
  U477/Y (INVX2MTR)                                      0.053      0.980 f
  U11291/Y (NOR2X2MTR)                                   0.096      1.076 r
  U7081/Y (NAND2X6MTR)                                   0.092      1.168 f
  U220/Y (INVX8MTR)                                      0.053      1.221 r
  U4701/Y (INVX2MTR)                                     0.049      1.270 f
  U1994/Y (MXI2X4MTR)                                    0.081      1.351 f
  U7140/Y (OA22X2MTR)                                    0.137      1.488 f
  U0_BANK_TOP/vACC_1_reg_1__0_/D (DFFSX2MTR)             0.000      1.488 f
  data arrival time                                                 1.488

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_1__0_/CK (DFFSX2MTR)            0.000      1.600 r
  library setup time                                    -0.090      1.510
  data required time                                                1.510
  --------------------------------------------------------------------------
  data required time                                                1.510
  data arrival time                                                -1.488
  --------------------------------------------------------------------------
  slack (MET)                                                       0.022


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_33_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U1237/Y (CLKNAND2X12MTR)                               0.034      0.297 r
  U9688/Y (NAND2X8MTR)                                   0.053      0.350 f
  U1882/Y (BUFX6MTR)                                     0.091      0.441 f
  U15257/Y (INVX4MTR)                                    0.048      0.489 r
  U15588/Y (OAI21X2MTR)                                  0.056      0.545 f
  U9469/Y (NOR2X3MTR)                                    0.119      0.664 r
  U9663/Y (NAND2X4MTR)                                   0.081      0.745 f
  U4391/Y (INVX2MTR)                                     0.048      0.793 r
  U8201/Y (CLKNAND2X4MTR)                                0.052      0.845 f
  U8128/Y (NOR2X4MTR)                                    0.072      0.917 r
  U434/Y (CLKNAND2X4MTR)                                 0.059      0.976 f
  U6455/Y (INVX4MTR)                                     0.040      1.016 r
  U17787/Y (NAND2X2MTR)                                  0.099      1.115 f
  U7144/Y (INVX2MTR)                                     0.074      1.189 r
  U7115/Y (CLKNAND2X2MTR)                                0.050      1.239 f
  U7103/Y (OAI211X2MTR)                                  0.047      1.286 r
  U7068/Y (AOI211X2MTR)                                  0.063      1.349 f
  U15167/Y (NOR2X1MTR)                                   0.061      1.410 r
  PIM_result_reg_33_/D (DFFRQX2MTR)                      0.000      1.410 r
  data arrival time                                                 1.410

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_33_/CK (DFFRQX2MTR)                     0.000      1.600 r
  library setup time                                    -0.168      1.432
  data required time                                                1.432
  --------------------------------------------------------------------------
  data required time                                                1.432
  data arrival time                                                -1.410
  --------------------------------------------------------------------------
  slack (MET)                                                       0.022


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_161_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U1237/Y (CLKNAND2X12MTR)                               0.034      0.297 r
  U9688/Y (NAND2X8MTR)                                   0.053      0.350 f
  U1882/Y (BUFX6MTR)                                     0.091      0.441 f
  U15257/Y (INVX4MTR)                                    0.048      0.489 r
  U15588/Y (OAI21X2MTR)                                  0.056      0.545 f
  U9469/Y (NOR2X3MTR)                                    0.119      0.664 r
  U9663/Y (NAND2X4MTR)                                   0.081      0.745 f
  U4391/Y (INVX2MTR)                                     0.048      0.793 r
  U8201/Y (CLKNAND2X4MTR)                                0.052      0.845 f
  U8128/Y (NOR2X4MTR)                                    0.072      0.917 r
  U434/Y (CLKNAND2X4MTR)                                 0.059      0.976 f
  U6455/Y (INVX4MTR)                                     0.040      1.016 r
  U17787/Y (NAND2X2MTR)                                  0.099      1.115 f
  U7144/Y (INVX2MTR)                                     0.074      1.189 r
  U7115/Y (CLKNAND2X2MTR)                                0.050      1.239 f
  U7103/Y (OAI211X2MTR)                                  0.047      1.286 r
  U7068/Y (AOI211X2MTR)                                  0.063      1.349 f
  U15114/Y (NOR2X1MTR)                                   0.061      1.410 r
  PIM_result_reg_161_/D (DFFRQX2MTR)                     0.000      1.410 r
  data arrival time                                                 1.410

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_161_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.168      1.432
  data required time                                                1.432
  --------------------------------------------------------------------------
  data required time                                                1.432
  data arrival time                                                -1.410
  --------------------------------------------------------------------------
  slack (MET)                                                       0.022


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_289_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U1237/Y (CLKNAND2X12MTR)                               0.034      0.297 r
  U9688/Y (NAND2X8MTR)                                   0.053      0.350 f
  U1882/Y (BUFX6MTR)                                     0.091      0.441 f
  U15257/Y (INVX4MTR)                                    0.048      0.489 r
  U15588/Y (OAI21X2MTR)                                  0.056      0.545 f
  U9469/Y (NOR2X3MTR)                                    0.119      0.664 r
  U9663/Y (NAND2X4MTR)                                   0.081      0.745 f
  U4391/Y (INVX2MTR)                                     0.048      0.793 r
  U8201/Y (CLKNAND2X4MTR)                                0.052      0.845 f
  U8128/Y (NOR2X4MTR)                                    0.072      0.917 r
  U434/Y (CLKNAND2X4MTR)                                 0.059      0.976 f
  U6455/Y (INVX4MTR)                                     0.040      1.016 r
  U17787/Y (NAND2X2MTR)                                  0.099      1.115 f
  U7144/Y (INVX2MTR)                                     0.074      1.189 r
  U7115/Y (CLKNAND2X2MTR)                                0.050      1.239 f
  U7103/Y (OAI211X2MTR)                                  0.047      1.286 r
  U7068/Y (AOI211X2MTR)                                  0.063      1.349 f
  U15060/Y (NOR2X1MTR)                                   0.061      1.410 r
  PIM_result_reg_289_/D (DFFRQX2MTR)                     0.000      1.410 r
  data arrival time                                                 1.410

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_289_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.168      1.432
  data required time                                                1.432
  --------------------------------------------------------------------------
  data required time                                                1.432
  data arrival time                                                -1.410
  --------------------------------------------------------------------------
  slack (MET)                                                       0.022


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_417_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U1237/Y (CLKNAND2X12MTR)                               0.034      0.297 r
  U9688/Y (NAND2X8MTR)                                   0.053      0.350 f
  U1882/Y (BUFX6MTR)                                     0.091      0.441 f
  U15257/Y (INVX4MTR)                                    0.048      0.489 r
  U15588/Y (OAI21X2MTR)                                  0.056      0.545 f
  U9469/Y (NOR2X3MTR)                                    0.119      0.664 r
  U9663/Y (NAND2X4MTR)                                   0.081      0.745 f
  U4391/Y (INVX2MTR)                                     0.048      0.793 r
  U8201/Y (CLKNAND2X4MTR)                                0.052      0.845 f
  U8128/Y (NOR2X4MTR)                                    0.072      0.917 r
  U434/Y (CLKNAND2X4MTR)                                 0.059      0.976 f
  U6455/Y (INVX4MTR)                                     0.040      1.016 r
  U17787/Y (NAND2X2MTR)                                  0.099      1.115 f
  U7144/Y (INVX2MTR)                                     0.074      1.189 r
  U7115/Y (CLKNAND2X2MTR)                                0.050      1.239 f
  U7103/Y (OAI211X2MTR)                                  0.047      1.286 r
  U7068/Y (AOI211X2MTR)                                  0.063      1.349 f
  U15006/Y (NOR2X1MTR)                                   0.061      1.410 r
  PIM_result_reg_417_/D (DFFRQX2MTR)                     0.000      1.410 r
  data arrival time                                                 1.410

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_417_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.168      1.432
  data required time                                                1.432
  --------------------------------------------------------------------------
  data required time                                                1.432
  data arrival time                                                -1.410
  --------------------------------------------------------------------------
  slack (MET)                                                       0.022


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1710/Y (NAND3X8MTR)                                   0.112      0.263 f
  U1670/Y (INVX12MTR)                                    0.069      0.332 r
  U1403/Y (INVX8MTR)                                     0.041      0.373 f
  U1329/Y (INVX6MTR)                                     0.040      0.413 r
  U8706/Y (INVX1MTR)                                     0.043      0.456 f
  U949/Y (CLKOR2X1MTR)                                   0.114      0.570 f
  U865/Y (NAND3X2MTR)                                    0.057      0.627 r
  U6023/Y (NAND2X2MTR)                                   0.068      0.695 f
  U5485/Y (INVX2MTR)                                     0.052      0.747 r
  U622/Y (NOR2X2MTR)                                     0.037      0.784 f
  U2018/Y (NOR2X2MTR)                                    0.143      0.927 r
  U477/Y (INVX2MTR)                                      0.053      0.980 f
  U11291/Y (NOR2X2MTR)                                   0.096      1.076 r
  U7081/Y (NAND2X6MTR)                                   0.092      1.168 f
  U220/Y (INVX8MTR)                                      0.053      1.221 r
  U4701/Y (INVX2MTR)                                     0.049      1.270 f
  U1994/Y (MXI2X4MTR)                                    0.081      1.351 f
  U7112/Y (OA22X2MTR)                                    0.137      1.488 f
  U0_BANK_TOP/vACC_3_reg_1__0_/D (DFFSX2MTR)             0.000      1.488 f
  data arrival time                                                 1.488

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_1__0_/CK (DFFSX2MTR)            0.000      1.600 r
  library setup time                                    -0.090      1.510
  data required time                                                1.510
  --------------------------------------------------------------------------
  data required time                                                1.510
  data arrival time                                                -1.488
  --------------------------------------------------------------------------
  slack (MET)                                                       0.022


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1710/Y (NAND3X8MTR)                                   0.112      0.263 f
  U1670/Y (INVX12MTR)                                    0.069      0.332 r
  U1403/Y (INVX8MTR)                                     0.041      0.373 f
  U1329/Y (INVX6MTR)                                     0.040      0.413 r
  U8706/Y (INVX1MTR)                                     0.043      0.456 f
  U949/Y (CLKOR2X1MTR)                                   0.114      0.570 f
  U865/Y (NAND3X2MTR)                                    0.057      0.627 r
  U6023/Y (NAND2X2MTR)                                   0.068      0.695 f
  U5485/Y (INVX2MTR)                                     0.052      0.747 r
  U622/Y (NOR2X2MTR)                                     0.037      0.784 f
  U2018/Y (NOR2X2MTR)                                    0.143      0.927 r
  U477/Y (INVX2MTR)                                      0.053      0.980 f
  U11291/Y (NOR2X2MTR)                                   0.096      1.076 r
  U7081/Y (NAND2X6MTR)                                   0.092      1.168 f
  U220/Y (INVX8MTR)                                      0.053      1.221 r
  U4701/Y (INVX2MTR)                                     0.049      1.270 f
  U1994/Y (MXI2X4MTR)                                    0.081      1.351 f
  U7138/Y (OA22X2MTR)                                    0.137      1.488 f
  U0_BANK_TOP/vACC_2_reg_1__0_/D (DFFSX2MTR)             0.000      1.488 f
  data arrival time                                                 1.488

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_1__0_/CK (DFFSX2MTR)            0.000      1.600 r
  library setup time                                    -0.090      1.510
  data required time                                                1.510
  --------------------------------------------------------------------------
  data required time                                                1.510
  data arrival time                                                -1.488
  --------------------------------------------------------------------------
  slack (MET)                                                       0.022


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1710/Y (NAND3X8MTR)                                   0.112      0.263 f
  U1684/Y (INVX4MTR)                                     0.076      0.339 r
  U1683/Y (INVX6MTR)                                     0.045      0.384 f
  U11359/Y (NOR2X3MTR)                                   0.049      0.433 r
  U4154/Y (AOI21X2MTR)                                   0.033      0.466 f
  U4102/Y (NAND3X2MTR)                                   0.049      0.516 r
  U5590/Y (AND2X2MTR)                                    0.118      0.634 r
  U5553/Y (NOR2X2MTR)                                    0.051      0.685 f
  U2086/Y (NAND2BX2MTR)                                  0.126      0.811 f
  U2085/Y (INVX2MTR)                                     0.051      0.862 r
  U603/Y (NAND2X2MTR)                                    0.051      0.913 f
  U4815/Y (NOR2X1MTR)                                    0.090      1.004 r
  U1602/Y (NAND2X4MTR)                                   0.057      1.061 f
  U413/Y (CLKNAND2X4MTR)                                 0.042      1.102 r
  U1471/Y (NAND2X4MTR)                                   0.048      1.150 f
  U1405/Y (NAND3X8MTR)                                   0.049      1.199 r
  U204/Y (NAND2X2MTR)                                    0.045      1.244 f
  U5717/Y (NAND2X2MTR)                                   0.042      1.286 r
  U4695/Y (INVX2MTR)                                     0.053      1.339 f
  U6754/Y (OAI21BX1MTR)                                  0.062      1.401 r
  U0_BANK_TOP/vACC_2_reg_5__21_/D (DFFRQX4MTR)           0.000      1.401 r
  data arrival time                                                 1.401

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_5__21_/CK (DFFRQX4MTR)          0.000      1.600 r
  library setup time                                    -0.177      1.423
  data required time                                                1.423
  --------------------------------------------------------------------------
  data required time                                                1.423
  data arrival time                                                -1.401
  --------------------------------------------------------------------------
  slack (MET)                                                       0.022


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U1026/Y (INVX12MTR)                                    0.031      0.144 r
  U10636/Y (CLKNAND2X16MTR)                              0.044      0.188 f
  U11009/Y (CLKNAND2X16MTR)                              0.039      0.227 r
  U10709/Y (NAND2X12MTR)                                 0.042      0.269 f
  U2141/Y (INVX20MTR)                                    0.047      0.316 r
  U10996/Y (INVX20MTR)                                   0.043      0.359 f
  U10462/Y (BUFX14MTR)                                   0.072      0.431 f
  U10997/Y (NOR2X12MTR)                                  0.048      0.479 r
  U743/Y (AND2X6MTR)                                     0.112      0.591 r
  U10632/Y (XNOR2X8MTR)                                  0.083      0.674 r
  U10631/Y (XNOR2X4MTR)                                  0.101      0.775 r
  U10451/Y (OAI21X3MTR)                                  0.068      0.843 f
  U15881/Y (OAI2BB1X4MTR)                                0.060      0.903 r
  U13615/Y (XNOR2X8MTR)                                  0.077      0.980 r
  U13566/Y (XNOR2X8MTR)                                  0.101      1.081 r
  U10995/Y (NAND2X8MTR)                                  0.058      1.139 f
  U15944/Y (AOI21X8MTR)                                  0.091      1.231 r
  U1334/Y (INVX1MTR)                                     0.047      1.278 f
  U96/Y (XOR2X1MTR)                                      0.101      1.379 f
  U18118/Y (NOR2BX2MTR)                                  0.095      1.473 f
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_5_/D (DFFRHQX8MTR)
                                                         0.000      1.473 f
  data arrival time                                                 1.473

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_5_/CK (DFFRHQX8MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.104      1.496
  data required time                                                1.496
  --------------------------------------------------------------------------
  data required time                                                1.496
  data arrival time                                                -1.473
  --------------------------------------------------------------------------
  slack (MET)                                                       0.022


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U1666/Y (INVX12MTR)                                    0.037      0.174 f
  U1661/Y (NAND3X12MTR)                                  0.045      0.220 r
  U8911/Y (BUFX10MTR)                                    0.080      0.299 r
  U1323/Y (BUFX8MTR)                                     0.067      0.366 r
  U5657/Y (NOR2BX2MTR)                                   0.027      0.393 f
  U3078/Y (OR3X2MTR)                                     0.142      0.536 f
  U1915/Y (NAND2X2MTR)                                   0.057      0.593 r
  U6776/Y (NAND2X2MTR)                                   0.060      0.653 f
  U3158/Y (INVX1MTR)                                     0.039      0.692 r
  U1790/Y (OAI21X1MTR)                                   0.102      0.794 f
  U2084/Y (AO21X4MTR)                                    0.153      0.947 f
  U4814/Y (AOI2BB1X2MTR)                                 0.079      1.025 r
  U413/Y (CLKNAND2X4MTR)                                 0.068      1.093 f
  U1603/Y (NAND2X4MTR)                                   0.059      1.152 r
  U262/Y (BUFX4MTR)                                      0.101      1.253 r
  U6314/Y (CLKNAND2X4MTR)                                0.073      1.326 f
  U11503/Y (OAI21BX1MTR)                                 0.080      1.407 r
  U0_BANK_TOP/vACC_0_reg_5__10_/D (DFFRQX2MTR)           0.000      1.407 r
  data arrival time                                                 1.407

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_5__10_/CK (DFFRQX2MTR)          0.000      1.600 r
  library setup time                                    -0.171      1.429
  data required time                                                1.429
  --------------------------------------------------------------------------
  data required time                                                1.429
  data arrival time                                                -1.407
  --------------------------------------------------------------------------
  slack (MET)                                                       0.023


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_406_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U1237/Y (CLKNAND2X12MTR)                               0.034      0.297 r
  U9688/Y (NAND2X8MTR)                                   0.053      0.350 f
  U1882/Y (BUFX6MTR)                                     0.091      0.441 f
  U16560/Y (INVX4MTR)                                    0.053      0.495 r
  U12104/Y (OAI21X2MTR)                                  0.054      0.549 f
  U691/Y (NOR2X2MTR)                                     0.100      0.648 r
  U16062/Y (NOR2BX4MTR)                                  0.110      0.758 r
  U485/Y (NAND3X2MTR)                                    0.089      0.847 f
  U386/Y (NOR2X2MTR)                                     0.092      0.938 r
  U309/Y (NAND3X2MTR)                                    0.137      1.075 f
  U3273/Y (INVX2MTR)                                     0.073      1.148 r
  U2230/Y (NAND2X1MTR)                                   0.067      1.216 f
  U10621/Y (OAI211X2MTR)                                 0.059      1.275 r
  U10624/Y (AOI211X2MTR)                                 0.062      1.337 f
  U15011/Y (NOR2X1MTR)                                   0.066      1.403 r
  PIM_result_reg_406_/D (DFFRQX1MTR)                     0.000      1.403 r
  data arrival time                                                 1.403

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_406_/CK (DFFRQX1MTR)                    0.000      1.600 r
  library setup time                                    -0.174      1.426
  data required time                                                1.426
  --------------------------------------------------------------------------
  data required time                                                1.426
  data arrival time                                                -1.403
  --------------------------------------------------------------------------
  slack (MET)                                                       0.023


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_385_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U10440/Y (NOR2X8MTR)                                   0.058      0.248 r
  U15327/Y (NAND3X6MTR)                                  0.063      0.311 f
  U16513/Y (OAI2B1X8MTR)                                 0.046      0.358 r
  U1211/Y (INVX8MTR)                                     0.038      0.396 f
  U1152/Y (BUFX8MTR)                                     0.071      0.467 f
  U4088/Y (INVX4MTR)                                     0.048      0.515 r
  U16557/Y (CLKNAND2X2MTR)                               0.046      0.561 f
  U11673/Y (OAI211X2MTR)                                 0.071      0.632 r
  U2481/Y (INVX2MTR)                                     0.052      0.684 f
  U15558/Y (INVX2MTR)                                    0.072      0.755 r
  U16570/Y (NOR2X2MTR)                                   0.052      0.808 f
  U438/Y (NAND2X2MTR)                                    0.076      0.883 r
  U7274/Y (NAND2X2MTR)                                   0.063      0.947 f
  U16571/Y (NAND2X2MTR)                                  0.073      1.020 r
  U16572/Y (INVX1MTR)                                    0.058      1.078 f
  U13584/Y (AOI22X1MTR)                                  0.068      1.146 r
  U6044/Y (OAI21X2MTR)                                   0.061      1.207 f
  U2207/Y (AOI211X2MTR)                                  0.150      1.356 r
  U2789/Y (CLKOR2X1MTR)                                  0.103      1.459 r
  PIM_result_reg_385_/D (DFFSX1MTR)                      0.000      1.459 r
  data arrival time                                                 1.459

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_385_/CK (DFFSX1MTR)                     0.000      1.600 r
  library setup time                                    -0.118      1.482
  data required time                                                1.482
  --------------------------------------------------------------------------
  data required time                                                1.482
  data arrival time                                                -1.459
  --------------------------------------------------------------------------
  slack (MET)                                                       0.023


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_257_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U10440/Y (NOR2X8MTR)                                   0.058      0.248 r
  U15327/Y (NAND3X6MTR)                                  0.063      0.311 f
  U16513/Y (OAI2B1X8MTR)                                 0.046      0.358 r
  U1211/Y (INVX8MTR)                                     0.038      0.396 f
  U1152/Y (BUFX8MTR)                                     0.071      0.467 f
  U4088/Y (INVX4MTR)                                     0.048      0.515 r
  U16557/Y (CLKNAND2X2MTR)                               0.046      0.561 f
  U11673/Y (OAI211X2MTR)                                 0.071      0.632 r
  U2481/Y (INVX2MTR)                                     0.052      0.684 f
  U15558/Y (INVX2MTR)                                    0.072      0.755 r
  U16570/Y (NOR2X2MTR)                                   0.052      0.808 f
  U438/Y (NAND2X2MTR)                                    0.076      0.883 r
  U7274/Y (NAND2X2MTR)                                   0.063      0.947 f
  U16571/Y (NAND2X2MTR)                                  0.073      1.020 r
  U16572/Y (INVX1MTR)                                    0.058      1.078 f
  U13584/Y (AOI22X1MTR)                                  0.068      1.146 r
  U6044/Y (OAI21X2MTR)                                   0.061      1.207 f
  U2207/Y (AOI211X2MTR)                                  0.150      1.356 r
  U2790/Y (CLKOR2X1MTR)                                  0.103      1.459 r
  PIM_result_reg_257_/D (DFFSX1MTR)                      0.000      1.459 r
  data arrival time                                                 1.459

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_257_/CK (DFFSX1MTR)                     0.000      1.600 r
  library setup time                                    -0.118      1.482
  data required time                                                1.482
  --------------------------------------------------------------------------
  data required time                                                1.482
  data arrival time                                                -1.459
  --------------------------------------------------------------------------
  slack (MET)                                                       0.023


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_129_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U10440/Y (NOR2X8MTR)                                   0.058      0.248 r
  U15327/Y (NAND3X6MTR)                                  0.063      0.311 f
  U16513/Y (OAI2B1X8MTR)                                 0.046      0.358 r
  U1211/Y (INVX8MTR)                                     0.038      0.396 f
  U1152/Y (BUFX8MTR)                                     0.071      0.467 f
  U4088/Y (INVX4MTR)                                     0.048      0.515 r
  U16557/Y (CLKNAND2X2MTR)                               0.046      0.561 f
  U11673/Y (OAI211X2MTR)                                 0.071      0.632 r
  U2481/Y (INVX2MTR)                                     0.052      0.684 f
  U15558/Y (INVX2MTR)                                    0.072      0.755 r
  U16570/Y (NOR2X2MTR)                                   0.052      0.808 f
  U438/Y (NAND2X2MTR)                                    0.076      0.883 r
  U7274/Y (NAND2X2MTR)                                   0.063      0.947 f
  U16571/Y (NAND2X2MTR)                                  0.073      1.020 r
  U16572/Y (INVX1MTR)                                    0.058      1.078 f
  U13584/Y (AOI22X1MTR)                                  0.068      1.146 r
  U6044/Y (OAI21X2MTR)                                   0.061      1.207 f
  U2207/Y (AOI211X2MTR)                                  0.150      1.356 r
  U2792/Y (CLKOR2X1MTR)                                  0.103      1.459 r
  PIM_result_reg_129_/D (DFFSX1MTR)                      0.000      1.459 r
  data arrival time                                                 1.459

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_129_/CK (DFFSX1MTR)                     0.000      1.600 r
  library setup time                                    -0.118      1.482
  data required time                                                1.482
  --------------------------------------------------------------------------
  data required time                                                1.482
  data arrival time                                                -1.459
  --------------------------------------------------------------------------
  slack (MET)                                                       0.023


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U10440/Y (NOR2X8MTR)                                   0.058      0.248 r
  U15327/Y (NAND3X6MTR)                                  0.063      0.311 f
  U16513/Y (OAI2B1X8MTR)                                 0.046      0.358 r
  U1211/Y (INVX8MTR)                                     0.038      0.396 f
  U1152/Y (BUFX8MTR)                                     0.071      0.467 f
  U4088/Y (INVX4MTR)                                     0.048      0.515 r
  U16557/Y (CLKNAND2X2MTR)                               0.046      0.561 f
  U11673/Y (OAI211X2MTR)                                 0.071      0.632 r
  U2481/Y (INVX2MTR)                                     0.052      0.684 f
  U15558/Y (INVX2MTR)                                    0.072      0.755 r
  U16570/Y (NOR2X2MTR)                                   0.052      0.808 f
  U438/Y (NAND2X2MTR)                                    0.076      0.883 r
  U7274/Y (NAND2X2MTR)                                   0.063      0.947 f
  U16571/Y (NAND2X2MTR)                                  0.073      1.020 r
  U16572/Y (INVX1MTR)                                    0.058      1.078 f
  U13584/Y (AOI22X1MTR)                                  0.068      1.146 r
  U6044/Y (OAI21X2MTR)                                   0.061      1.207 f
  U2207/Y (AOI211X2MTR)                                  0.150      1.356 r
  U6641/Y (CLKOR2X1MTR)                                  0.103      1.459 r
  PIM_result_reg_1_/D (DFFSX1MTR)                        0.000      1.459 r
  data arrival time                                                 1.459

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_1_/CK (DFFSX1MTR)                       0.000      1.600 r
  library setup time                                    -0.118      1.482
  data required time                                                1.482
  --------------------------------------------------------------------------
  data required time                                                1.482
  data arrival time                                                -1.459
  --------------------------------------------------------------------------
  slack (MET)                                                       0.023


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_486_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U1156/Y (CLKNAND2X8MTR)                                0.061      0.355 f
  U7634/Y (BUFX6MTR)                                     0.091      0.446 f
  U13436/Y (BUFX4MTR)                                    0.087      0.534 f
  U10688/Y (AOI22X2MTR)                                  0.087      0.621 r
  U17352/Y (OAI211X4MTR)                                 0.119      0.740 f
  U8271/Y (NOR2X3MTR)                                    0.101      0.841 r
  U15720/Y (NAND4X4MTR)                                  0.114      0.955 f
  U15423/Y (INVX4MTR)                                    0.055      1.010 r
  U310/Y (NAND2X2MTR)                                    0.066      1.076 f
  U12279/Y (INVX1MTR)                                    0.063      1.139 r
  U13792/Y (OAI21X1MTR)                                  0.072      1.211 f
  U10969/Y (OAI211X2MTR)                                 0.069      1.281 r
  U10970/Y (AOI211X2MTR)                                 0.064      1.344 f
  U14974/Y (NOR2X1MTR)                                   0.061      1.405 r
  PIM_result_reg_486_/D (DFFRQX1MTR)                     0.000      1.405 r
  data arrival time                                                 1.405

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_486_/CK (DFFRQX1MTR)                    0.000      1.600 r
  library setup time                                    -0.172      1.428
  data required time                                                1.428
  --------------------------------------------------------------------------
  data required time                                                1.428
  data arrival time                                                -1.405
  --------------------------------------------------------------------------
  slack (MET)                                                       0.023


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.132      0.132 f
  U610/Y (BUFX14MTR)                                     0.088      0.220 f
  U10031/Y (CLKNAND2X16MTR)                              0.045      0.265 r
  U1337/Y (BUFX16MTR)                                    0.066      0.331 r
  U7568/Y (INVX8MTR)                                     0.027      0.358 f
  U689/Y (NAND2X1MTR)                                    0.028      0.385 r
  U824/Y (OAI2B1X1MTR)                                   0.081      0.466 f
  U11884/Y (OAI21BX4MTR)                                 0.097      0.563 r
  U11808/Y (NAND2X2MTR)                                  0.071      0.634 f
  U3926/Y (INVX2MTR)                                     0.051      0.685 r
  U872/Y (CLKNAND2X4MTR)                                 0.059      0.744 f
  U11569/Y (AOI21X3MTR)                                  0.113      0.856 r
  U11086/Y (OAI2B1X4MTR)                                 0.062      0.918 f
  U11355/Y (INVX3MTR)                                    0.044      0.962 r
  U11260/Y (NAND2X6MTR)                                  0.059      1.021 f
  U308/Y (NAND2X2MTR)                                    0.050      1.072 r
  U2226/Y (CLKNAND2X2MTR)                                0.043      1.115 f
  U14612/Y (OAI2B1X2MTR)                                 0.087      1.201 r
  U14603/Y (OAI22X4MTR)                                  0.084      1.285 f
  U11434/Y (NOR2X4MTR)                                   0.074      1.359 r
  U4715/Y (AOI2BB1X1MTR)                                 0.096      1.455 r
  U0_BANK_TOP/vACC_1_reg_4__15_/D (DFFSX1MTR)            0.000      1.455 r
  data arrival time                                                 1.455

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_4__15_/CK (DFFSX1MTR)           0.000      1.600 r
  library setup time                                    -0.122      1.478
  data required time                                                1.478
  --------------------------------------------------------------------------
  data required time                                                1.478
  data arrival time                                                -1.455
  --------------------------------------------------------------------------
  slack (MET)                                                       0.023


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.132      0.132 f
  U610/Y (BUFX14MTR)                                     0.088      0.220 f
  U10031/Y (CLKNAND2X16MTR)                              0.045      0.265 r
  U1337/Y (BUFX16MTR)                                    0.066      0.331 r
  U7568/Y (INVX8MTR)                                     0.027      0.358 f
  U689/Y (NAND2X1MTR)                                    0.028      0.385 r
  U824/Y (OAI2B1X1MTR)                                   0.081      0.466 f
  U11884/Y (OAI21BX4MTR)                                 0.097      0.563 r
  U11808/Y (NAND2X2MTR)                                  0.071      0.634 f
  U3926/Y (INVX2MTR)                                     0.051      0.685 r
  U872/Y (CLKNAND2X4MTR)                                 0.059      0.744 f
  U11569/Y (AOI21X3MTR)                                  0.113      0.856 r
  U11086/Y (OAI2B1X4MTR)                                 0.062      0.918 f
  U11355/Y (INVX3MTR)                                    0.044      0.962 r
  U11260/Y (NAND2X6MTR)                                  0.059      1.021 f
  U308/Y (NAND2X2MTR)                                    0.050      1.072 r
  U2226/Y (CLKNAND2X2MTR)                                0.043      1.115 f
  U14612/Y (OAI2B1X2MTR)                                 0.087      1.201 r
  U14603/Y (OAI22X4MTR)                                  0.084      1.285 f
  U11434/Y (NOR2X4MTR)                                   0.074      1.359 r
  U4714/Y (AOI2BB1X1MTR)                                 0.096      1.455 r
  U0_BANK_TOP/vACC_2_reg_4__15_/D (DFFSX1MTR)            0.000      1.455 r
  data arrival time                                                 1.455

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_4__15_/CK (DFFSX1MTR)           0.000      1.600 r
  library setup time                                    -0.122      1.478
  data required time                                                1.478
  --------------------------------------------------------------------------
  data required time                                                1.478
  data arrival time                                                -1.455
  --------------------------------------------------------------------------
  slack (MET)                                                       0.023


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_72_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U10104/Y (NAND2X4MTR)                                  0.043      0.337 f
  U1154/Y (INVX4MTR)                                     0.048      0.385 r
  U17501/Y (INVX4MTR)                                    0.048      0.433 f
  U10986/Y (AOI22X2MTR)                                  0.080      0.513 r
  U15747/Y (OAI211X4MTR)                                 0.094      0.607 f
  U9812/Y (NOR2X4MTR)                                    0.093      0.699 r
  U1633/Y (NAND2X4MTR)                                   0.058      0.757 f
  U10290/Y (NOR2X4MTR)                                   0.064      0.821 r
  U2314/Y (NAND3X4MTR)                                   0.073      0.894 f
  U12039/Y (INVX4MTR)                                    0.045      0.939 r
  U11237/Y (NAND2X4MTR)                                  0.042      0.981 f
  U474/Y (INVX4MTR)                                      0.040      1.021 r
  U2232/Y (NAND3X8MTR)                                   0.062      1.083 f
  U12158/Y (NOR2X2MTR)                                   0.100      1.183 r
  U13818/Y (INVX2MTR)                                    0.047      1.230 f
  U14300/Y (AOI21X1MTR)                                  0.064      1.294 r
  U9084/Y (AOI211X2MTR)                                  0.055      1.349 f
  U15152/Y (NOR2X1MTR)                                   0.060      1.409 r
  PIM_result_reg_72_/D (DFFRQX2MTR)                      0.000      1.409 r
  data arrival time                                                 1.409

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_72_/CK (DFFRQX2MTR)                     0.000      1.600 r
  library setup time                                    -0.168      1.432
  data required time                                                1.432
  --------------------------------------------------------------------------
  data required time                                                1.432
  data arrival time                                                -1.409
  --------------------------------------------------------------------------
  slack (MET)                                                       0.023


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_200_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U10104/Y (NAND2X4MTR)                                  0.043      0.337 f
  U1154/Y (INVX4MTR)                                     0.048      0.385 r
  U17501/Y (INVX4MTR)                                    0.048      0.433 f
  U10986/Y (AOI22X2MTR)                                  0.080      0.513 r
  U15747/Y (OAI211X4MTR)                                 0.094      0.607 f
  U9812/Y (NOR2X4MTR)                                    0.093      0.699 r
  U1633/Y (NAND2X4MTR)                                   0.058      0.757 f
  U10290/Y (NOR2X4MTR)                                   0.064      0.821 r
  U2314/Y (NAND3X4MTR)                                   0.073      0.894 f
  U12039/Y (INVX4MTR)                                    0.045      0.939 r
  U11237/Y (NAND2X4MTR)                                  0.042      0.981 f
  U474/Y (INVX4MTR)                                      0.040      1.021 r
  U2232/Y (NAND3X8MTR)                                   0.062      1.083 f
  U12158/Y (NOR2X2MTR)                                   0.100      1.183 r
  U13818/Y (INVX2MTR)                                    0.047      1.230 f
  U14300/Y (AOI21X1MTR)                                  0.064      1.294 r
  U9084/Y (AOI211X2MTR)                                  0.055      1.349 f
  U15099/Y (NOR2X1MTR)                                   0.060      1.409 r
  PIM_result_reg_200_/D (DFFRQX2MTR)                     0.000      1.409 r
  data arrival time                                                 1.409

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_200_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.168      1.432
  data required time                                                1.432
  --------------------------------------------------------------------------
  data required time                                                1.432
  data arrival time                                                -1.409
  --------------------------------------------------------------------------
  slack (MET)                                                       0.023


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_328_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U10104/Y (NAND2X4MTR)                                  0.043      0.337 f
  U1154/Y (INVX4MTR)                                     0.048      0.385 r
  U17501/Y (INVX4MTR)                                    0.048      0.433 f
  U10986/Y (AOI22X2MTR)                                  0.080      0.513 r
  U15747/Y (OAI211X4MTR)                                 0.094      0.607 f
  U9812/Y (NOR2X4MTR)                                    0.093      0.699 r
  U1633/Y (NAND2X4MTR)                                   0.058      0.757 f
  U10290/Y (NOR2X4MTR)                                   0.064      0.821 r
  U2314/Y (NAND3X4MTR)                                   0.073      0.894 f
  U12039/Y (INVX4MTR)                                    0.045      0.939 r
  U11237/Y (NAND2X4MTR)                                  0.042      0.981 f
  U474/Y (INVX4MTR)                                      0.040      1.021 r
  U2232/Y (NAND3X8MTR)                                   0.062      1.083 f
  U12158/Y (NOR2X2MTR)                                   0.100      1.183 r
  U13818/Y (INVX2MTR)                                    0.047      1.230 f
  U14300/Y (AOI21X1MTR)                                  0.064      1.294 r
  U9084/Y (AOI211X2MTR)                                  0.055      1.349 f
  U15045/Y (NOR2X1MTR)                                   0.060      1.409 r
  PIM_result_reg_328_/D (DFFRQX2MTR)                     0.000      1.409 r
  data arrival time                                                 1.409

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_328_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.168      1.432
  data required time                                                1.432
  --------------------------------------------------------------------------
  data required time                                                1.432
  data arrival time                                                -1.409
  --------------------------------------------------------------------------
  slack (MET)                                                       0.023


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_456_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U10104/Y (NAND2X4MTR)                                  0.043      0.337 f
  U1154/Y (INVX4MTR)                                     0.048      0.385 r
  U17501/Y (INVX4MTR)                                    0.048      0.433 f
  U10986/Y (AOI22X2MTR)                                  0.080      0.513 r
  U15747/Y (OAI211X4MTR)                                 0.094      0.607 f
  U9812/Y (NOR2X4MTR)                                    0.093      0.699 r
  U1633/Y (NAND2X4MTR)                                   0.058      0.757 f
  U10290/Y (NOR2X4MTR)                                   0.064      0.821 r
  U2314/Y (NAND3X4MTR)                                   0.073      0.894 f
  U12039/Y (INVX4MTR)                                    0.045      0.939 r
  U11237/Y (NAND2X4MTR)                                  0.042      0.981 f
  U474/Y (INVX4MTR)                                      0.040      1.021 r
  U2232/Y (NAND3X8MTR)                                   0.062      1.083 f
  U12158/Y (NOR2X2MTR)                                   0.100      1.183 r
  U13818/Y (INVX2MTR)                                    0.047      1.230 f
  U14300/Y (AOI21X1MTR)                                  0.064      1.294 r
  U9084/Y (AOI211X2MTR)                                  0.055      1.349 f
  U14988/Y (NOR2X1MTR)                                   0.060      1.409 r
  PIM_result_reg_456_/D (DFFRQX2MTR)                     0.000      1.409 r
  data arrival time                                                 1.409

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_456_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.168      1.432
  data required time                                                1.432
  --------------------------------------------------------------------------
  data required time                                                1.432
  data arrival time                                                -1.409
  --------------------------------------------------------------------------
  slack (MET)                                                       0.023


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1710/Y (NAND3X8MTR)                                   0.112      0.263 f
  U1670/Y (INVX12MTR)                                    0.069      0.332 r
  U1403/Y (INVX8MTR)                                     0.041      0.373 f
  U1329/Y (INVX6MTR)                                     0.040      0.413 r
  U8706/Y (INVX1MTR)                                     0.043      0.456 f
  U949/Y (CLKOR2X1MTR)                                   0.114      0.570 f
  U865/Y (NAND3X2MTR)                                    0.057      0.627 r
  U1706/Y (NAND2X2MTR)                                   0.084      0.711 f
  U600/Y (INVX2MTR)                                      0.096      0.807 r
  U2929/Y (NAND2X1MTR)                                   0.068      0.875 f
  U4828/Y (NAND3BX2MTR)                                  0.136      1.010 f
  U369/Y (NOR2BX4MTR)                                    0.076      1.086 r
  U2817/Y (OAI21X4MTR)                                   0.056      1.142 f
  U3212/Y (NAND3X8MTR)                                   0.059      1.202 r
  U3206/Y (NAND2X2MTR)                                   0.052      1.253 f
  U3200/Y (XNOR2X2MTR)                                   0.086      1.339 f
  U17838/Y (OAI22X1MTR)                                  0.063      1.402 r
  U0_BANK_TOP/vACC_2_reg_1__20_/D (DFFRQX2MTR)           0.000      1.402 r
  data arrival time                                                 1.402

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_1__20_/CK (DFFRQX2MTR)          0.000      1.600 r
  library setup time                                    -0.175      1.425
  data required time                                                1.425
  --------------------------------------------------------------------------
  data required time                                                1.425
  data arrival time                                                -1.402
  --------------------------------------------------------------------------
  slack (MET)                                                       0.023


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_352_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.116      0.116 r
  U2076/Y (INVX8MTR)                                     0.027      0.143 f
  U766/Y (NAND2X12MTR)                                   0.042      0.184 r
  U10440/Y (NOR2X8MTR)                                   0.031      0.215 f
  U15327/Y (NAND3X6MTR)                                  0.038      0.253 r
  U16513/Y (OAI2B1X8MTR)                                 0.049      0.301 f
  U1983/Y (INVX2MTR)                                     0.066      0.368 r
  U9985/Y (INVX1MTR)                                     0.094      0.462 f
  U17331/Y (CLKNAND2X2MTR)                               0.054      0.516 r
  U17332/Y (NAND2X2MTR)                                  0.054      0.570 f
  U10965/Y (NOR2X4MTR)                                   0.090      0.660 r
  U17335/Y (NAND2X2MTR)                                  0.075      0.735 f
  U17336/Y (NOR2X4MTR)                                   0.087      0.822 r
  U17341/Y (NAND2X4MTR)                                  0.064      0.887 f
  U9305/Y (NOR2X2MTR)                                    0.079      0.965 r
  U17689/Y (CLKNAND2X2MTR)                               0.062      1.028 f
  U17690/Y (NOR2X2MTR)                                   0.132      1.160 r
  U6858/Y (NAND2X1MTR)                                   0.090      1.250 f
  U9148/Y (NAND4X2MTR)                                   0.070      1.320 r
  U9128/Y (INVX2MTR)                                     0.045      1.365 f
  U15037/Y (NOR2X1MTR)                                   0.046      1.411 r
  PIM_result_reg_352_/D (DFFRQX2MTR)                     0.000      1.411 r
  data arrival time                                                 1.411

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_352_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.166      1.434
  data required time                                                1.434
  --------------------------------------------------------------------------
  data required time                                                1.434
  data arrival time                                                -1.411
  --------------------------------------------------------------------------
  slack (MET)                                                       0.023


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_96_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.116      0.116 r
  U2076/Y (INVX8MTR)                                     0.027      0.143 f
  U766/Y (NAND2X12MTR)                                   0.042      0.184 r
  U10440/Y (NOR2X8MTR)                                   0.031      0.215 f
  U15327/Y (NAND3X6MTR)                                  0.038      0.253 r
  U16513/Y (OAI2B1X8MTR)                                 0.049      0.301 f
  U1983/Y (INVX2MTR)                                     0.066      0.368 r
  U9985/Y (INVX1MTR)                                     0.094      0.462 f
  U17331/Y (CLKNAND2X2MTR)                               0.054      0.516 r
  U17332/Y (NAND2X2MTR)                                  0.054      0.570 f
  U10965/Y (NOR2X4MTR)                                   0.090      0.660 r
  U17335/Y (NAND2X2MTR)                                  0.075      0.735 f
  U17336/Y (NOR2X4MTR)                                   0.087      0.822 r
  U17341/Y (NAND2X4MTR)                                  0.064      0.887 f
  U9305/Y (NOR2X2MTR)                                    0.079      0.965 r
  U17689/Y (CLKNAND2X2MTR)                               0.062      1.028 f
  U17690/Y (NOR2X2MTR)                                   0.132      1.160 r
  U6858/Y (NAND2X1MTR)                                   0.090      1.250 f
  U9148/Y (NAND4X2MTR)                                   0.070      1.320 r
  U9128/Y (INVX2MTR)                                     0.045      1.365 f
  U15144/Y (NOR2X1MTR)                                   0.046      1.411 r
  PIM_result_reg_96_/D (DFFRQX2MTR)                      0.000      1.411 r
  data arrival time                                                 1.411

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_96_/CK (DFFRQX2MTR)                     0.000      1.600 r
  library setup time                                    -0.166      1.434
  data required time                                                1.434
  --------------------------------------------------------------------------
  data required time                                                1.434
  data arrival time                                                -1.411
  --------------------------------------------------------------------------
  slack (MET)                                                       0.023


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1710/Y (NAND3X8MTR)                                   0.112      0.263 f
  U1670/Y (INVX12MTR)                                    0.069      0.332 r
  U1403/Y (INVX8MTR)                                     0.041      0.373 f
  U1329/Y (INVX6MTR)                                     0.040      0.413 r
  U8706/Y (INVX1MTR)                                     0.043      0.456 f
  U949/Y (CLKOR2X1MTR)                                   0.114      0.570 f
  U865/Y (NAND3X2MTR)                                    0.057      0.627 r
  U1706/Y (NAND2X2MTR)                                   0.084      0.711 f
  U600/Y (INVX2MTR)                                      0.096      0.807 r
  U2929/Y (NAND2X1MTR)                                   0.068      0.875 f
  U4828/Y (NAND3BX2MTR)                                  0.136      1.010 f
  U369/Y (NOR2BX4MTR)                                    0.076      1.086 r
  U2817/Y (OAI21X4MTR)                                   0.056      1.142 f
  U3212/Y (NAND3X8MTR)                                   0.059      1.202 r
  U3206/Y (NAND2X2MTR)                                   0.052      1.253 f
  U3200/Y (XNOR2X2MTR)                                   0.086      1.339 f
  U17842/Y (OAI22X1MTR)                                  0.063      1.402 r
  U0_BANK_TOP/vACC_3_reg_1__20_/D (DFFRQX2MTR)           0.000      1.402 r
  data arrival time                                                 1.402

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_1__20_/CK (DFFRQX2MTR)          0.000      1.600 r
  library setup time                                    -0.175      1.425
  data required time                                                1.425
  --------------------------------------------------------------------------
  data required time                                                1.425
  data arrival time                                                -1.402
  --------------------------------------------------------------------------
  slack (MET)                                                       0.023


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_224_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.116      0.116 r
  U2076/Y (INVX8MTR)                                     0.027      0.143 f
  U766/Y (NAND2X12MTR)                                   0.042      0.184 r
  U10440/Y (NOR2X8MTR)                                   0.031      0.215 f
  U15327/Y (NAND3X6MTR)                                  0.038      0.253 r
  U16513/Y (OAI2B1X8MTR)                                 0.049      0.301 f
  U1983/Y (INVX2MTR)                                     0.066      0.368 r
  U9985/Y (INVX1MTR)                                     0.094      0.462 f
  U17331/Y (CLKNAND2X2MTR)                               0.054      0.516 r
  U17332/Y (NAND2X2MTR)                                  0.054      0.570 f
  U10965/Y (NOR2X4MTR)                                   0.090      0.660 r
  U17335/Y (NAND2X2MTR)                                  0.075      0.735 f
  U17336/Y (NOR2X4MTR)                                   0.087      0.822 r
  U17341/Y (NAND2X4MTR)                                  0.064      0.887 f
  U9305/Y (NOR2X2MTR)                                    0.079      0.965 r
  U17689/Y (CLKNAND2X2MTR)                               0.062      1.028 f
  U17690/Y (NOR2X2MTR)                                   0.132      1.160 r
  U6858/Y (NAND2X1MTR)                                   0.090      1.250 f
  U9148/Y (NAND4X2MTR)                                   0.070      1.320 r
  U9128/Y (INVX2MTR)                                     0.045      1.365 f
  U15091/Y (NOR2X1MTR)                                   0.046      1.411 r
  PIM_result_reg_224_/D (DFFRQX2MTR)                     0.000      1.411 r
  data arrival time                                                 1.411

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_224_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.166      1.434
  data required time                                                1.434
  --------------------------------------------------------------------------
  data required time                                                1.434
  data arrival time                                                -1.411
  --------------------------------------------------------------------------
  slack (MET)                                                       0.023


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1661/Y (NAND3X12MTR)                                  0.096      0.247 f
  U8911/Y (BUFX10MTR)                                    0.094      0.341 f
  U637/Y (BUFX6MTR)                                      0.071      0.412 f
  U563/Y (CLKOR2X4MTR)                                   0.078      0.489 f
  U1199/Y (OAI2B1X4MTR)                                  0.101      0.590 f
  U924/Y (OAI21X6MTR)                                    0.051      0.641 r
  U1592/Y (NAND2X2MTR)                                   0.069      0.710 f
  U716/Y (OAI21X2MTR)                                    0.103      0.813 r
  U7296/Y (NAND2X4MTR)                                   0.060      0.872 f
  U12465/Y (NAND2X6MTR)                                  0.051      0.924 r
  U12408/Y (NAND2X2MTR)                                  0.054      0.977 f
  U5828/Y (NAND2X4MTR)                                   0.050      1.027 r
  U6420/Y (NAND2X4MTR)                                   0.041      1.068 f
  U7142/Y (NAND2X4MTR)                                   0.041      1.108 r
  U5765/Y (NAND2X4MTR)                                   0.047      1.156 f
  U15349/Y (NAND3X8MTR)                                  0.050      1.206 r
  U3215/Y (NAND2X2MTR)                                   0.056      1.262 f
  U7913/Y (CLKNAND2X4MTR)                                0.044      1.306 r
  U6565/Y (NAND2X1MTR)                                   0.065      1.371 f
  U8997/Y (CLKNAND2X2MTR)                                0.040      1.411 r
  U0_BANK_TOP/vACC_3_reg_2__21_/D (DFFRQX1MTR)           0.000      1.411 r
  data arrival time                                                 1.411

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_3_reg_2__21_/CK (DFFRQX1MTR)          0.000      1.600 r
  library setup time                                    -0.166      1.434
  data required time                                                1.434
  --------------------------------------------------------------------------
  data required time                                                1.434
  data arrival time                                                -1.411
  --------------------------------------------------------------------------
  slack (MET)                                                       0.023


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_433_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U11641/Y (CLKNAND2X16MTR)                              0.045      0.235 r
  U1300/Y (INVX16MTR)                                    0.028      0.264 f
  U11041/Y (CLKNAND2X8MTR)                               0.031      0.294 r
  U1156/Y (CLKNAND2X8MTR)                                0.061      0.355 f
  U7634/Y (BUFX6MTR)                                     0.091      0.446 f
  U15276/Y (INVX2MTR)                                    0.042      0.488 r
  U8538/Y (INVX4MTR)                                     0.038      0.526 f
  U8509/Y (AOI22X2MTR)                                   0.071      0.598 r
  U11712/Y (OAI211X2MTR)                                 0.183      0.780 f
  U13433/Y (INVX1MTR)                                    0.102      0.882 r
  U17745/Y (NOR2X1MTR)                                   0.061      0.943 f
  U4359/Y (AOI211X2MTR)                                  0.115      1.058 r
  U6347/Y (OAI211X1MTR)                                  0.124      1.181 f
  U9134/Y (AOI211X2MTR)                                  0.200      1.382 r
  U14996/Y (NOR2X1MTR)                                   0.061      1.443 f
  PIM_result_reg_433_/D (DFFRQX2MTR)                     0.000      1.443 f
  data arrival time                                                 1.443

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_433_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.133      1.467
  data required time                                                1.467
  --------------------------------------------------------------------------
  data required time                                                1.467
  data arrival time                                                -1.443
  --------------------------------------------------------------------------
  slack (MET)                                                       0.024


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U1666/Y (INVX12MTR)                                    0.037      0.174 f
  U1661/Y (NAND3X12MTR)                                  0.045      0.220 r
  U8911/Y (BUFX10MTR)                                    0.080      0.299 r
  U1323/Y (BUFX8MTR)                                     0.067      0.366 r
  U5657/Y (NOR2BX2MTR)                                   0.027      0.393 f
  U3078/Y (OR3X2MTR)                                     0.142      0.536 f
  U1915/Y (NAND2X2MTR)                                   0.057      0.593 r
  U6776/Y (NAND2X2MTR)                                   0.060      0.653 f
  U3158/Y (INVX1MTR)                                     0.039      0.692 r
  U1790/Y (OAI21X1MTR)                                   0.102      0.794 f
  U2084/Y (AO21X4MTR)                                    0.153      0.947 f
  U4814/Y (AOI2BB1X2MTR)                                 0.079      1.025 r
  U413/Y (CLKNAND2X4MTR)                                 0.068      1.093 f
  U1603/Y (NAND2X4MTR)                                   0.059      1.152 r
  U262/Y (BUFX4MTR)                                      0.101      1.253 r
  U6314/Y (CLKNAND2X4MTR)                                0.073      1.326 f
  U7031/Y (OAI22X2MTR)                                   0.073      1.400 r
  U0_BANK_TOP/vACC_0_reg_5__15_/D (DFFRQX2MTR)           0.000      1.400 r
  data arrival time                                                 1.400

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_5__15_/CK (DFFRQX2MTR)          0.000      1.600 r
  library setup time                                    -0.177      1.423
  data required time                                                1.423
  --------------------------------------------------------------------------
  data required time                                                1.423
  data arrival time                                                -1.400
  --------------------------------------------------------------------------
  slack (MET)                                                       0.024


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.112      0.112 f
  U1026/Y (INVX12MTR)                                    0.031      0.144 r
  U10636/Y (CLKNAND2X16MTR)                              0.044      0.188 f
  U11009/Y (CLKNAND2X16MTR)                              0.039      0.227 r
  U10222/Y (INVX4MTR)                                    0.048      0.275 f
  U15580/Y (INVX2MTR)                                    0.052      0.326 r
  U16889/Y (OAI2BB1X2MTR)                                0.054      0.380 f
  U582/Y (NOR2X2MTR)                                     0.074      0.454 r
  U1086/Y (OAI21X2MTR)                                   0.088      0.542 f
  U6775/Y (AOI21X4MTR)                                   0.108      0.650 r
  U16959/Y (OAI21X1MTR)                                  0.089      0.740 f
  U8415/Y (XNOR2X1MTR)                                   0.072      0.811 r
  U16961/Y (NOR2BX2MTR)                                  0.145      0.957 r
  U4881/Y (INVX2MTR)                                     0.043      1.000 f
  U9442/Y (CLKNAND2X2MTR)                                0.058      1.057 r
  U17370/Y (CLKNAND2X2MTR)                               0.053      1.111 f
  U17371/Y (XNOR2X2MTR)                                  0.105      1.216 f
  U10988/Y (NOR4X1MTR)                                   0.105      1.321 r
  U11702/Y (NAND2X2MTR)                                  0.076      1.397 f
  U6330/Y (INVX2MTR)                                     0.045      1.442 r
  U10987/Y (NOR2X2MTR)                                   0.030      1.473 f
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/D (DFFRHQX8MTR)
                                                         0.000      1.473 f
  data arrival time                                                 1.473

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000      1.600 r
  library setup time                                    -0.104      1.496
  data required time                                                1.496
  --------------------------------------------------------------------------
  data required time                                                1.496
  data arrival time                                                -1.473
  --------------------------------------------------------------------------
  slack (MET)                                                       0.024


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U1666/Y (INVX12MTR)                                    0.037      0.174 f
  U1661/Y (NAND3X12MTR)                                  0.045      0.220 r
  U8911/Y (BUFX10MTR)                                    0.080      0.299 r
  U10459/Y (NAND2BX4MTR)                                 0.067      0.366 r
  U10604/Y (AND2X4MTR)                                   0.087      0.453 r
  U8753/Y (NAND3X2MTR)                                   0.069      0.522 f
  U11750/Y (AOI21X4MTR)                                  0.103      0.625 r
  U1649/Y (BUFX6MTR)                                     0.083      0.708 r
  U819/Y (NAND2X5MTR)                                    0.046      0.754 f
  U11519/Y (AOI21X6MTR)                                  0.094      0.848 r
  U2330/Y (OAI21X6MTR)                                   0.066      0.914 f
  U1342/Y (NAND2X3MTR)                                   0.052      0.966 r
  U11116/Y (NAND2X6MTR)                                  0.056      1.021 f
  U11570/Y (OAI2BB1X2MTR)                                0.098      1.119 f
  U1483/Y (XNOR2X2MTR)                                   0.071      1.190 f
  U1510/Y (NAND2X2MTR)                                   0.041      1.231 r
  U6323/Y (NAND2X2MTR)                                   0.052      1.283 f
  U170/Y (NOR2X4MTR)                                     0.079      1.361 r
  U11082/Y (AOI2BB1X1MTR)                                0.101      1.463 r
  U0_BANK_TOP/vACC_0_reg_7__15_/D (DFFSX2MTR)            0.000      1.463 r
  data arrival time                                                 1.463

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_7__15_/CK (DFFSX2MTR)           0.000      1.600 r
  library setup time                                    -0.113      1.487
  data required time                                                1.487
  --------------------------------------------------------------------------
  data required time                                                1.487
  data arrival time                                                -1.463
  --------------------------------------------------------------------------
  slack (MET)                                                       0.024


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_118_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U10440/Y (NOR2X8MTR)                                   0.058      0.248 r
  U15327/Y (NAND3X6MTR)                                  0.063      0.311 f
  U16513/Y (OAI2B1X8MTR)                                 0.046      0.358 r
  U1211/Y (INVX8MTR)                                     0.038      0.396 f
  U1111/Y (BUFX8MTR)                                     0.076      0.472 f
  U13429/Y (INVX4MTR)                                    0.046      0.518 r
  U17417/Y (NAND2X2MTR)                                  0.054      0.572 f
  U15559/Y (OAI211X4MTR)                                 0.056      0.628 r
  U11698/Y (NOR2X4MTR)                                   0.053      0.681 f
  U658/Y (INVX2MTR)                                      0.051      0.732 r
  U10445/Y (NOR2X4MTR)                                   0.036      0.767 f
  U17578/Y (NAND3X4MTR)                                  0.056      0.823 r
  U10446/Y (NOR2X2MTR)                                   0.040      0.863 f
  U235/Y (BUFX2MTR)                                      0.123      0.987 f
  U13752/Y (AOI22X1MTR)                                  0.096      1.083 r
  U14267/Y (OAI211X1MTR)                                 0.115      1.198 f
  U5312/Y (AOI211X2MTR)                                  0.181      1.379 r
  U14960/Y (NOR2X1MTR)                                   0.062      1.442 f
  PIM_result_reg_118_/D (DFFRQX2MTR)                     0.000      1.442 f
  data arrival time                                                 1.442

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_118_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.134      1.466
  data required time                                                1.466
  --------------------------------------------------------------------------
  data required time                                                1.466
  data arrival time                                                -1.442
  --------------------------------------------------------------------------
  slack (MET)                                                       0.024


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_246_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U10440/Y (NOR2X8MTR)                                   0.058      0.248 r
  U15327/Y (NAND3X6MTR)                                  0.063      0.311 f
  U16513/Y (OAI2B1X8MTR)                                 0.046      0.358 r
  U1211/Y (INVX8MTR)                                     0.038      0.396 f
  U1111/Y (BUFX8MTR)                                     0.076      0.472 f
  U13429/Y (INVX4MTR)                                    0.046      0.518 r
  U17417/Y (NAND2X2MTR)                                  0.054      0.572 f
  U15559/Y (OAI211X4MTR)                                 0.056      0.628 r
  U11698/Y (NOR2X4MTR)                                   0.053      0.681 f
  U658/Y (INVX2MTR)                                      0.051      0.732 r
  U10445/Y (NOR2X4MTR)                                   0.036      0.767 f
  U17578/Y (NAND3X4MTR)                                  0.056      0.823 r
  U10446/Y (NOR2X2MTR)                                   0.040      0.863 f
  U235/Y (BUFX2MTR)                                      0.123      0.987 f
  U13752/Y (AOI22X1MTR)                                  0.096      1.083 r
  U14267/Y (OAI211X1MTR)                                 0.115      1.198 f
  U5312/Y (AOI211X2MTR)                                  0.181      1.379 r
  U14955/Y (NOR2X1MTR)                                   0.062      1.442 f
  PIM_result_reg_246_/D (DFFRQX2MTR)                     0.000      1.442 f
  data arrival time                                                 1.442

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_246_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.134      1.466
  data required time                                                1.466
  --------------------------------------------------------------------------
  data required time                                                1.466
  data arrival time                                                -1.442
  --------------------------------------------------------------------------
  slack (MET)                                                       0.024


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_374_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U10440/Y (NOR2X8MTR)                                   0.058      0.248 r
  U15327/Y (NAND3X6MTR)                                  0.063      0.311 f
  U16513/Y (OAI2B1X8MTR)                                 0.046      0.358 r
  U1211/Y (INVX8MTR)                                     0.038      0.396 f
  U1111/Y (BUFX8MTR)                                     0.076      0.472 f
  U13429/Y (INVX4MTR)                                    0.046      0.518 r
  U17417/Y (NAND2X2MTR)                                  0.054      0.572 f
  U15559/Y (OAI211X4MTR)                                 0.056      0.628 r
  U11698/Y (NOR2X4MTR)                                   0.053      0.681 f
  U658/Y (INVX2MTR)                                      0.051      0.732 r
  U10445/Y (NOR2X4MTR)                                   0.036      0.767 f
  U17578/Y (NAND3X4MTR)                                  0.056      0.823 r
  U10446/Y (NOR2X2MTR)                                   0.040      0.863 f
  U235/Y (BUFX2MTR)                                      0.123      0.987 f
  U13752/Y (AOI22X1MTR)                                  0.096      1.083 r
  U14267/Y (OAI211X1MTR)                                 0.115      1.198 f
  U5312/Y (AOI211X2MTR)                                  0.181      1.379 r
  U14950/Y (NOR2X1MTR)                                   0.062      1.442 f
  PIM_result_reg_374_/D (DFFRQX2MTR)                     0.000      1.442 f
  data arrival time                                                 1.442

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_374_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.134      1.466
  data required time                                                1.466
  --------------------------------------------------------------------------
  data required time                                                1.466
  data arrival time                                                -1.442
  --------------------------------------------------------------------------
  slack (MET)                                                       0.024


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_502_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.109      0.109 f
  U2076/Y (INVX8MTR)                                     0.031      0.140 r
  U766/Y (NAND2X12MTR)                                   0.051      0.190 f
  U10440/Y (NOR2X8MTR)                                   0.058      0.248 r
  U15327/Y (NAND3X6MTR)                                  0.063      0.311 f
  U16513/Y (OAI2B1X8MTR)                                 0.046      0.358 r
  U1211/Y (INVX8MTR)                                     0.038      0.396 f
  U1111/Y (BUFX8MTR)                                     0.076      0.472 f
  U13429/Y (INVX4MTR)                                    0.046      0.518 r
  U17417/Y (NAND2X2MTR)                                  0.054      0.572 f
  U15559/Y (OAI211X4MTR)                                 0.056      0.628 r
  U11698/Y (NOR2X4MTR)                                   0.053      0.681 f
  U658/Y (INVX2MTR)                                      0.051      0.732 r
  U10445/Y (NOR2X4MTR)                                   0.036      0.767 f
  U17578/Y (NAND3X4MTR)                                  0.056      0.823 r
  U10446/Y (NOR2X2MTR)                                   0.040      0.863 f
  U235/Y (BUFX2MTR)                                      0.123      0.987 f
  U13752/Y (AOI22X1MTR)                                  0.096      1.083 r
  U14267/Y (OAI211X1MTR)                                 0.115      1.198 f
  U5312/Y (AOI211X2MTR)                                  0.181      1.379 r
  U14946/Y (NOR2X1MTR)                                   0.062      1.442 f
  PIM_result_reg_502_/D (DFFRQX2MTR)                     0.000      1.442 f
  data arrival time                                                 1.442

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  PIM_result_reg_502_/CK (DFFRQX2MTR)                    0.000      1.600 r
  library setup time                                    -0.134      1.466
  data required time                                                1.466
  --------------------------------------------------------------------------
  data required time                                                1.466
  data arrival time                                                -1.442
  --------------------------------------------------------------------------
  slack (MET)                                                       0.024


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.142      0.142 r
  U8955/Y (INVX12MTR)                                    0.036      0.178 f
  U1710/Y (NAND3X8MTR)                                   0.053      0.231 r
  U1684/Y (INVX4MTR)                                     0.053      0.285 f
  U1683/Y (INVX6MTR)                                     0.049      0.333 r
  U11359/Y (NOR2X3MTR)                                   0.028      0.361 f
  U4154/Y (AOI21X2MTR)                                   0.061      0.422 r
  U4102/Y (NAND3X2MTR)                                   0.074      0.496 f
  U5590/Y (AND2X2MTR)                                    0.117      0.613 f
  U4531/Y (NAND2BX2MTR)                                  0.139      0.752 f
  U1573/Y (OAI21X2MTR)                                   0.135      0.887 r
  U3865/Y (INVX1MTR)                                     0.058      0.945 f
  U8124/Y (OAI21X2MTR)                                   0.087      1.033 r
  U7249/Y (AOI21X2MTR)                                   0.047      1.079 f
  U1432/Y (CLKNAND2X4MTR)                                0.058      1.138 r
  U1405/Y (NAND3X8MTR)                                   0.076      1.214 f
  U204/Y (NAND2X2MTR)                                    0.048      1.261 r
  U5717/Y (NAND2X2MTR)                                   0.051      1.312 f
  U4695/Y (INVX2MTR)                                     0.064      1.376 r
  U16230/Y (OAI21BX1MTR)                                 0.068      1.444 f
  U0_BANK_TOP/vACC_0_reg_5__21_/D (DFFRQX2MTR)           0.000      1.444 f
  data arrival time                                                 1.444

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_5__21_/CK (DFFRQX2MTR)          0.000      1.600 r
  library setup time                                    -0.131      1.469
  data required time                                                1.469
  --------------------------------------------------------------------------
  data required time                                                1.469
  data arrival time                                                -1.444
  --------------------------------------------------------------------------
  slack (MET)                                                       0.024


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_6_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/Q (DFFRHQX4MTR)
                                                         0.126      0.126 r
  U16355/Y (INVX1MTR)                                    0.033      0.159 f
  U13074/Y (OR2X1MTR)                                    0.121      0.281 f
  U1879/Y (INVX2MTR)                                     0.084      0.365 r
  U9713/Y (AOI22X1MTR)                                   0.071      0.436 f
  U1004/Y (AND4X2MTR)                                    0.170      0.606 f
  U4485/Y (NOR2X3MTR)                                    0.082      0.687 r
  U1605/Y (AOI21BX8MTR)                                  0.157      0.844 f
  U561/Y (OAI21X4MTR)                                    0.092      0.936 r
  U8131/Y (NAND2X2MTR)                                   0.066      1.002 f
  U471/Y (INVX2MTR)                                      0.042      1.044 r
  U7194/Y (AOI2B1X2MTR)                                  0.044      1.088 f
  U1423/Y (NOR2BX2MTR)                                   0.091      1.179 f
  U10594/Y (NAND3X2MTR)                                  0.038      1.217 r
  U15331/Y (NAND2X2MTR)                                  0.052      1.269 f
  U15316/Y (NOR2X4MTR)                                   0.081      1.351 r
  U1263/Y (NOR2X1MTR)                                    0.050      1.401 f
  U8991/Y (NOR2X1MTR)                                    0.053      1.453 r
  U0_BANK_TOP/vACC_2_reg_0__15_/D (DFFSX1MTR)            0.000      1.453 r
  data arrival time                                                 1.453

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_0__15_/CK (DFFSX1MTR)           0.000      1.600 r
  library setup time                                    -0.122      1.478
  data required time                                                1.478
  --------------------------------------------------------------------------
  data required time                                                1.478
  data arrival time                                                -1.453
  --------------------------------------------------------------------------
  slack (MET)                                                       0.025


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.142      0.142 r
  U8955/Y (INVX12MTR)                                    0.036      0.178 f
  U1710/Y (NAND3X8MTR)                                   0.053      0.231 r
  U1746/Y (BUFX10MTR)                                    0.085      0.316 r
  U8822/Y (INVX6MTR)                                     0.035      0.351 f
  U6195/Y (CLKNAND2X2MTR)                                0.031      0.382 r
  U4120/Y (OAI2BB1X4MTR)                                 0.086      0.469 r
  U11533/Y (OAI21X4MTR)                                  0.051      0.520 f
  U11524/Y (AOI2BB1X8MTR)                                0.065      0.585 r
  U5509/Y (NAND3X8MTR)                                   0.067      0.652 f
  U1593/Y (NOR2X3MTR)                                    0.069      0.722 r
  U716/Y (OAI21X2MTR)                                    0.081      0.802 f
  U7296/Y (NAND2X4MTR)                                   0.048      0.850 r
  U12465/Y (NAND2X6MTR)                                  0.051      0.901 f
  U12408/Y (NAND2X2MTR)                                  0.049      0.950 r
  U5828/Y (NAND2X4MTR)                                   0.052      1.002 f
  U6420/Y (NAND2X4MTR)                                   0.042      1.043 r
  U7142/Y (NAND2X4MTR)                                   0.045      1.089 f
  U2209/Y (NAND2X4MTR)                                   0.070      1.159 r
  U130/Y (BUFX6MTR)                                      0.094      1.253 r
  U5736/Y (CLKNAND2X4MTR)                                0.066      1.319 f
  U10824/Y (OAI21BX1MTR)                                 0.082      1.400 r
  U0_BANK_TOP/vACC_0_reg_2__11_/D (DFFRQX4MTR)           0.000      1.400 r
  data arrival time                                                 1.400

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_0_reg_2__11_/CK (DFFRQX4MTR)          0.000      1.600 r
  library setup time                                    -0.175      1.425
  data required time                                                1.425
  --------------------------------------------------------------------------
  data required time                                                1.425
  data arrival time                                                -1.400
  --------------------------------------------------------------------------
  slack (MET)                                                       0.025


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U1661/Y (NAND3X12MTR)                                  0.096      0.247 f
  U1726/Y (INVX12MTR)                                    0.059      0.306 r
  U1729/Y (INVX8MTR)                                     0.038      0.344 f
  U1243/Y (INVX4MTR)                                     0.050      0.394 r
  U3125/Y (NAND2X2MTR)                                   0.053      0.447 f
  U5142/Y (NOR2X1MTR)                                    0.057      0.504 r
  U3089/Y (NOR2X1MTR)                                    0.046      0.549 f
  U1771/Y (OAI21X2MTR)                                   0.042      0.592 r
  U5544/Y (NOR2X3MTR)                                    0.047      0.638 f
  U5029/Y (NAND2X4MTR)                                   0.043      0.682 r
  U4939/Y (INVX2MTR)                                     0.031      0.712 f
  U5962/Y (NAND2X2MTR)                                   0.043      0.755 r
  U746/Y (NAND2X2MTR)                                    0.065      0.820 f
  U1588/Y (NOR2X2MTR)                                    0.087      0.908 r
  U1342/Y (NAND2X3MTR)                                   0.069      0.976 f
  U11116/Y (NAND2X6MTR)                                  0.055      1.031 r
  U11570/Y (OAI2BB1X2MTR)                                0.101      1.133 r
  U1483/Y (XNOR2X2MTR)                                   0.070      1.203 r
  U1510/Y (NAND2X2MTR)                                   0.055      1.258 f
  U6323/Y (NAND2X2MTR)                                   0.052      1.310 r
  U170/Y (NOR2X4MTR)                                     0.039      1.349 f
  U14864/Y (OAI22X1MTR)                                  0.051      1.400 r
  U0_BANK_TOP/vACC_1_reg_7__15_/D (DFFRQX2MTR)           0.000      1.400 r
  data arrival time                                                 1.400

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_7__15_/CK (DFFRQX2MTR)          0.000      1.600 r
  library setup time                                    -0.175      1.425
  data required time                                                1.425
  --------------------------------------------------------------------------
  data required time                                                1.425
  data arrival time                                                -1.400
  --------------------------------------------------------------------------
  slack (MET)                                                       0.025


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_exp_align_reg_6_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/Q (DFFRHQX1MTR)
                                                         0.145      0.145 f
  U16482/Y (INVX1MTR)                                    0.043      0.189 r
  U16483/Y (NOR2X2MTR)                                   0.044      0.232 f
  U7800/Y (INVX2MTR)                                     0.050      0.282 r
  U8861/Y (INVX4MTR)                                     0.043      0.325 f
  U10156/Y (CLKNAND2X2MTR)                               0.038      0.364 r
  U11384/Y (CLKNAND2X2MTR)                               0.041      0.404 f
  U5125/Y (NAND3BX2MTR)                                  0.114      0.518 f
  U8682/Y (OR3X4MTR)                                     0.116      0.633 f
  U6090/Y (NOR2X2MTR)                                    0.057      0.691 r
  U11364/Y (AND2X4MTR)                                   0.111      0.801 r
  U4926/Y (NOR2X4MTR)                                    0.035      0.837 f
  U10925/Y (AOI21X4MTR)                                  0.108      0.945 r
  U10471/Y (OAI2B1X8MTR)                                 0.082      1.027 f
  U412/Y (NAND2X4MTR)                                    0.052      1.079 r
  U348/Y (NAND2X6MTR)                                    0.052      1.130 f
  U1699/Y (NAND2X8MTR)                                   0.051      1.182 r
  U1698/Y (BUFX8MTR)                                     0.085      1.267 r
  U7087/Y (CLKNAND2X4MTR)                                0.062      1.329 f
  U14857/Y (OAI22X1MTR)                                  0.071      1.401 r
  U0_BANK_TOP/vACC_2_reg_7__15_/D (DFFRQX2MTR)           0.000      1.401 r
  data arrival time                                                 1.401

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_7__15_/CK (DFFRQX2MTR)          0.000      1.600 r
  library setup time                                    -0.175      1.425
  data required time                                                1.425
  --------------------------------------------------------------------------
  data required time                                                1.425
  data arrival time                                                -1.401
  --------------------------------------------------------------------------
  slack (MET)                                                       0.025


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U12245/Y (NAND3X12MTR)                                 0.098      0.249 f
  U8230/Y (INVX2MTR)                                     0.091      0.339 r
  U8779/Y (BUFX2MTR)                                     0.104      0.444 r
  U756/Y (NAND2X1MTR)                                    0.084      0.528 f
  U10424/Y (NAND3BX4MTR)                                 0.067      0.594 r
  U5025/Y (NAND2X6MTR)                                   0.046      0.641 f
  U15437/Y (NAND2X8MTR)                                  0.046      0.687 r
  U9565/Y (CLKNAND2X4MTR)                                0.039      0.726 f
  U9458/Y (INVX2MTR)                                     0.038      0.764 r
  U821/Y (INVX2MTR)                                      0.041      0.806 f
  U4835/Y (NAND3X4MTR)                                   0.045      0.851 r
  U4812/Y (NAND2X4MTR)                                   0.047      0.898 f
  U1571/Y (NAND2X4MTR)                                   0.044      0.942 r
  U9593/Y (NAND2X4MTR)                                   0.066      1.008 f
  U10426/Y (CLKNAND2X2MTR)                               0.047      1.055 r
  U7105/Y (NAND2X2MTR)                                   0.044      1.099 f
  U5105/Y (XNOR2X1MTR)                                   0.065      1.164 r
  U9201/Y (NAND2X2MTR)                                   0.071      1.235 f
  U7045/Y (NAND2X2MTR)                                   0.051      1.286 r
  U6305/Y (NOR2X2MTR)                                    0.047      1.333 f
  U7874/Y (OAI21BX2MTR)                                  0.065      1.397 r
  U0_BANK_TOP/vACC_1_reg_3__11_/D (DFFRQX4MTR)           0.000      1.397 r
  data arrival time                                                 1.397

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_1_reg_3__11_/CK (DFFRQX4MTR)          0.000      1.600 r
  library setup time                                    -0.178      1.422
  data required time                                                1.422
  --------------------------------------------------------------------------
  data required time                                                1.422
  data arrival time                                                -1.397
  --------------------------------------------------------------------------
  slack (MET)                                                       0.025


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.137      0.137 r
  U1666/Y (INVX12MTR)                                    0.037      0.174 f
  U1661/Y (NAND3X12MTR)                                  0.045      0.220 r
  U8911/Y (BUFX10MTR)                                    0.080      0.299 r
  U1323/Y (BUFX8MTR)                                     0.067      0.366 r
  U5657/Y (NOR2BX2MTR)                                   0.027      0.393 f
  U3078/Y (OR3X2MTR)                                     0.142      0.536 f
  U1915/Y (NAND2X2MTR)                                   0.057      0.593 r
  U6776/Y (NAND2X2MTR)                                   0.060      0.653 f
  U3158/Y (INVX1MTR)                                     0.039      0.692 r
  U1790/Y (OAI21X1MTR)                                   0.102      0.794 f
  U2084/Y (AO21X4MTR)                                    0.153      0.947 f
  U4814/Y (AOI2BB1X2MTR)                                 0.079      1.025 r
  U413/Y (CLKNAND2X4MTR)                                 0.068      1.093 f
  U1603/Y (NAND2X4MTR)                                   0.059      1.152 r
  U262/Y (BUFX4MTR)                                      0.101      1.253 r
  U5730/Y (NAND2X4MTR)                                   0.067      1.320 f
  U11504/Y (OAI21BX1MTR)                                 0.084      1.404 r
  U0_BANK_TOP/vACC_2_reg_5__10_/D (DFFRQX2MTR)           0.000      1.404 r
  data arrival time                                                 1.404

  clock clk_ext (rise edge)                              1.600      1.600
  clock network delay (ideal)                            0.000      1.600
  U0_BANK_TOP/vACC_2_reg_5__10_/CK (DFFRQX2MTR)          0.000      1.600 r
  library setup time                                    -0.171      1.429
  data required time                                                1.429
  --------------------------------------------------------------------------
  data required time                                                1.429
  data arrival time                                                -1.404
  --------------------------------------------------------------------------
  slack (MET)                                                       0.025


1
