/*
  RPCEmu - An Acorn system emulator

  Copyright (C) 2005-2010 Sarah Walker
  Copyright (C) 2025-2026 Andy Timmins

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License
  along with this program; if not, write to the Free Software
  Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
 */

/* FPA emulation
   Not enabled by default due to bugs */

#include <math.h>
#include "rpcemu.h"
#include "mem.h"
#include "arm.h"
#include "savestate.h"

static double fparegs[8] = {0.0}; /*No C variable type for 80-bit floating point, so use 64*/
static uint32_t fpsr = 0, fpcr = 0;

/* Consume cycles for FPA operations - real FPA is slow */
#define FPA_CYCLES_LOAD_STORE   10
#define FPA_CYCLES_SIMPLE       8    /* MVF, MNF, ABS */
#define FPA_CYCLES_ARITH        20   /* ADD, SUB, MUL */
#define FPA_CYCLES_DIV          70   /* DVF, RDF */
#define FPA_CYCLES_TRANSCEND    150  /* SIN, COS, TAN, etc */
#define FPA_CYCLES_COMPARE      10
#define FPA_CYCLES_FIX_FLT      15

void resetfpa(void)
{
//        fpsr=0;
        fpsr=0x81000000; /*FPA system*/
        fpcr=0;
}

#define FD ((opcode>>12)&7)
#define FN ((opcode>>16)&7)

static inline void setsubf(double op1, double op2)
{
	arm.reg[cpsr] &= 0x0fffffff;
	/* Check for unordered (NaN) comparison */
	if (isnan(op1) || isnan(op2)) {
		/* Unordered: set V flag, clear N, Z, C */
		arm.reg[cpsr] |= VFLAG;
		return;
	}
	if (op1 == op2) arm.reg[cpsr] |= ZFLAG | CFLAG;
	else if (op1 < op2)  arm.reg[cpsr] |= NFLAG;
	else arm.reg[cpsr] |= CFLAG; /* op1 > op2 */
}

static const double fconstants[8]={0.0,1.0,2.0,3.0,4.0,5.0,0.5,10.0};

static double convert80to64(uint32_t *temp)
{
        int tempi,len;
        double *tf2=(double *)&temp[4];
        temp[4]=temp[2]>>11;
        temp[4]|=(temp[1]<<21);
        temp[5]=(temp[1]&~0x80000000)>>11;
        tempi=(temp[0]&0x7FFF)-16383;
        len=((tempi>0)?tempi:-tempi)&0x3FF;
        tempi=((tempi>0)?len:-len)+1023;
        temp[5]|=(tempi<<20);
        temp[5]|=(temp[0]&0x80000000);
        return *tf2;
}

static void convert64to80(uint32_t *temp, double tf)
{
        int tempi;
        double *tf2=(double *)&temp[4];
        *tf2=tf;
        temp[0]=temp[5]&0x80000000;
        tempi=((temp[5]>>20)&0x7FF)-1023+16383;
        temp[0]|=(tempi&0x7FFF);
        temp[1]=(temp[5]&0xFFFFF)<<11;
        temp[1]|=((temp[4]>>21)&0x7FF);
        temp[2]=temp[4]<<11;
        if (temp[0]&0x7FFF) temp[1]|=0x80000000;
}
/*Instruction types :
  Opcodes Cx/Dx, CP1 - LDF/STF
  Opcodes Cx/Dx, CP2 - LFM/SFM
  Opcodes Ex, bit 4 clear - Data processing
  Opcodes Ex, bit 4 set   - Register transfer
  Opcodex Ex, bit 4 set, RD=15 - Compare*/

/**
 * Raise an ARM Undefined Instruction exception for an FPA opcode this
 * (deliberately incomplete) FPA emulation cannot execute.
 *
 * Previously such opcodes called fatal()/exit(), taking down the whole
 * emulator on a single unsupported (or malformed, guest-supplied) coprocessor
 * instruction. Real hardware/RISC OS instead traps them as undefined, letting
 * the guest handle or report the fault, so mirror that. The PC fixup matches
 * the existing undefined path in the LDF/STF decode below.
 */
static void
fpa_undefined(uint32_t opcode)
{
	rpclog("FPA: unsupported opcode %08X at %07X - raising undefined instruction\n",
	       opcode, PC);
	arm.reg[15] += 8;
	arm_exception_undefined();
}

void fpaopcode(uint32_t opcode)
{
        uint32_t temp[6];
        double *tf,*tf2;
        float *tfs;
        double tempf;
        int len,tempi;
        uint32_t addr;
        tf=(double *)temp;
        tf2=(double *)&temp[4];
        tfs=(float *)temp;

        switch ((opcode>>24)&0xF)
        {
                case 0xC: case 0xD:
                if (opcode&0x100) /*LDF/STF*/
                {
                        addr=GETADDR(RN);
                        if (opcode&0x1000000)
                        {
                                if (opcode&0x800000) addr+=((opcode&0xFF)<<2);
                                else                 addr-=((opcode&0xFF)<<2);
                        }
                        switch (opcode&0x408000)
                        {
                                case 0x000000: /*Single*/
                                *tfs=(float)fparegs[FD];
                                temp[1]=temp[2]=0;
                                len=1;
//                                if (!(opcode&0x100000)) rpclog("Storing %08X %08X %08X %08X %f %f\n",addr,temp[0],temp[1],temp[2],fparegs[FD],*tfs);
                                break;
                                case 0x008000: /*Double*/
                                *tf=fparegs[FD];
                                temp[2]=0;
                                len=2;
                                break;
                                case 0x400000: /*Long*/
                                *tf2=fparegs[FD];
                                temp[0]=temp[5]&0x80000000;
                                tempi=((temp[5]>>20)&0x7FF)-1023+16383;
                                temp[0]|=(tempi&0x7FFF);
//                                temp[0]|=(temp[5]&0x7FFF0000)>>16;
                                temp[1]=(temp[5]&0xFFFFF)<<11;
                                temp[1]|=((temp[4]>>21)&0x7FF);
                                temp[2]=temp[4]<<11;
                                if (temp[0]&0x7FFF) temp[1]|=0x80000000;
                                len=3;
                                break;
                                case 0x408000: /*Packed decimal*/
                                *tf2=fparegs[FD];
                                temp[0]=temp[5]&0x80000000;
                                tempi=((temp[5]>>20)&0x7FF)-1023+16383;
                                temp[0]|=(tempi&0x7FFF);
                                temp[1]=(temp[5]&0xFFFFF)<<11;
                                temp[1]|=((temp[4]>>21)&0x7FF);
                                temp[2]=temp[4]<<11;
                                if (temp[0]&0x7FFF) temp[1]|=0x80000000;
                                temp[3]=0;
                                len = (fpsr & 0x800) ? 4 : 3;
                                break;
                                default:
                                arm.reg[15]+=8;
                                arm_exception_undefined();
                                return;
                        }
//                        rpclog("Address %07X len %i\n",addr,len);
                        if (opcode&0x100000)
                        {
                                switch (len)
                                {
                                        case 1:
                                        temp[0] = mem_read32(addr);
                                        break;
                                        case 2:
                                        temp[1] = mem_read32(addr);
                                        temp[0] = mem_read32(addr + 4);
                                        break;
                                        case 3:
                                        temp[0] = mem_read32(addr);
                                        temp[1] = mem_read32(addr + 4);
                                        temp[2] = mem_read32(addr + 8);
                                        break;
                                        case 4:
                                        temp[0] = mem_read32(addr);
                                        temp[1] = mem_read32(addr + 4);
                                        temp[2] = mem_read32(addr + 8);
                                        temp[3] = mem_read32(addr + 12);
                                        break;
                                }
                                switch (opcode&0x408000)
                                {
                                        case 0x000000: /*Single*/
                                        fparegs[FD]=(double)(*tfs);
//                                        rpclog("Loaded %f %f %i %08X %08X %08X %08X\n",*tfs,fparegs[FD],len,addr,temp[0],temp[1],temp[2]);
                                        break;
                                        case 0x008000: /*Double*/
                                        fparegs[FD]=*tf;
//                                        rpclog("F%i = %f\n",FD,(double)fparegs[FD]);
                                        break;

                                        case 0x400000: /*Long*/
                                        temp[4]=temp[2]>>11;
                                        temp[4]|=(temp[1]<<21);
                                        temp[5]=(temp[1]&~0x80000000)>>11;
                                        tempi=(temp[0]&0x7FFF)-16383;
                                        len=((tempi>0)?tempi:-tempi)&0x3FF;
                                        tempi=((tempi>0)?len:-len)+1023;
                                        temp[5]|=(tempi<<20);
//                                        temp[5]|=((temp[0]&0x7FFF)<<16);
                                        temp[5]|=(temp[0]&0x80000000);
                                        fparegs[FD]=*tf2;
//                                        fparegs[FD]=*tf;
//                                        rpclog("F%i = %f\n",FD,(double)fparegs[FD]);
                                        break;
                                        case 0x408000: /*Packed decimal*/
                                        temp[4]=temp[2]>>11;
                                        temp[4]|=(temp[1]<<21);
                                        temp[5]=(temp[1]&~0x80000000)>>11;
                                        tempi=(temp[0]&0x7FFF)-16383;
                                        len=((tempi>0)?tempi:-tempi)&0x3FF;
                                        tempi=((tempi>0)?len:-len)+1023;
                                        temp[5]|=(tempi<<20);
                                        temp[5]|=(temp[0]&0x80000000);
                                        fparegs[FD]=*tf2;
                                        break;
                                }
                        }
                        else
                        {
                                switch (len)
                                {
                                        case 1:
                                        mem_write32(addr, temp[0]);
                                        break;
                                        case 2:
                                        mem_write32(addr, temp[1]);
                                        mem_write32(addr + 4, temp[0]);
                                        break;
                                        case 3:
                                        mem_write32(addr, temp[0]);
                                        mem_write32(addr + 4, temp[1]);
                                        mem_write32(addr + 8, temp[2]);
                                        break;
                                        case 4:
                                        mem_write32(addr, temp[0]);
                                        mem_write32(addr + 4, temp[1]);
                                        mem_write32(addr + 8, temp[2]);
                                        mem_write32(addr + 12, temp[3]);
                                        break;
                                }
                        }
                        if (!(opcode&0x1000000))
                        {
                                if (opcode&0x800000) addr+=((opcode&0xFF)<<2);
                                else                 addr-=((opcode&0xFF)<<2);
                        }
                        if (opcode & 0x200000) arm.reg[RN] = addr;
                        linecyc -= FPA_CYCLES_LOAD_STORE;
                        return;
                }
                if (opcode&0x100000) /*LFM*/
                {
                        addr=GETADDR(RN);
                        if (opcode&0x1000000)
                        {
                                if (opcode&0x800000) addr+=((opcode&0xFF)<<2);
                                else                 addr-=((opcode&0xFF)<<2);
                        }
//                        rpclog("LFM from %08X %08X %07X\n",GETADDR(RN),addr,PC);
                        switch (opcode&0x408000)
                        {
                                case 0x000000: /*4 registers*/
                                temp[0] = mem_read32(addr);
                                temp[1] = mem_read32(addr + 4);
                                temp[2] = mem_read32(addr + 8);
                                fparegs[FD]=convert80to64(&temp[0]);
                                temp[0] = mem_read32(addr + 12);
                                temp[1] = mem_read32(addr + 16);
                                temp[2] = mem_read32(addr + 20);
                                fparegs[(FD+1)&7]=convert80to64(&temp[0]);
                                temp[0] = mem_read32(addr + 24);
                                temp[1] = mem_read32(addr + 28);
                                temp[2] = mem_read32(addr + 32);
                                fparegs[(FD+2)&7]=convert80to64(&temp[0]);
                                temp[0] = mem_read32(addr + 36);
                                temp[1] = mem_read32(addr + 40);
                                temp[2] = mem_read32(addr + 44);
                                fparegs[(FD+3)&7]=convert80to64(&temp[0]);
                                break;
                                case 0x408000: /*3 registers*/
                                temp[0] = mem_read32(addr);
                                temp[1] = mem_read32(addr + 4);
                                temp[2] = mem_read32(addr + 8);
                                fparegs[FD]=convert80to64(&temp[0]);
                                temp[0] = mem_read32(addr + 12);
                                temp[1] = mem_read32(addr + 16);
                                temp[2] = mem_read32(addr + 20);
                                fparegs[(FD+1)&7]=convert80to64(&temp[0]);
                                temp[0] = mem_read32(addr + 24);
                                temp[1] = mem_read32(addr + 28);
                                temp[2] = mem_read32(addr + 32);
                                fparegs[(FD+2)&7]=convert80to64(&temp[0]);
                                break;
                                case 0x400000: /*2 registers*/
                                temp[0] = mem_read32(addr);
                                temp[1] = mem_read32(addr + 4);
                                temp[2] = mem_read32(addr + 8);
                                fparegs[FD]=convert80to64(&temp[0]);
                                temp[0] = mem_read32(addr + 12);
                                temp[1] = mem_read32(addr + 16);
                                temp[2] = mem_read32(addr + 20);
                                fparegs[(FD+1)&7]=convert80to64(&temp[0]);
                                break;
                                case 0x008000: /*1 register*/
                                temp[0] = mem_read32(addr);
                                temp[1] = mem_read32(addr + 4);
                                temp[2] = mem_read32(addr + 8);
                                fparegs[FD]=convert80to64(&temp[0]);
                                break;

                                default:
                                fpa_undefined(opcode);
                                return;
                        }
//                        rpclog("Loaded %08X  %i  %f %f %f %f\n",opcode&0x408000,FD,fparegs[FD],fparegs[(FD+1)&7],fparegs[(FD+2)&7],fparegs[(FD+3)&7]);
                        if (!(opcode&0x1000000))
                        {
                                if (opcode&0x800000) addr+=((opcode&0xFF)<<2);
                                else                 addr-=((opcode&0xFF)<<2);
                        }
                        if (opcode & 0x200000) arm.reg[RN] = addr;
                        linecyc -= FPA_CYCLES_LOAD_STORE;
                        return;
                }
                else /*SFM*/
                {
                        addr=GETADDR(RN);
                        if (opcode&0x1000000)
                        {
                                if (opcode&0x800000) addr+=((opcode&0xFF)<<2);
                                else                 addr-=((opcode&0xFF)<<2);
                        }
//                        rpclog("SFM from %08X %08X %07X\n",GETADDR(RN),addr,PC);
                        switch (opcode&0x408000)
                        {
                                case 0x000000: /*4 registers*/
                                temp[2]=0;
                                convert64to80(&temp[0],fparegs[FD]);
                                mem_write32(addr, temp[0]);
                                mem_write32(addr + 4, temp[1]);
                                mem_write32(addr + 8, temp[2]);
                                convert64to80(&temp[0],fparegs[(FD+1)&7]);
                                mem_write32(addr + 12, temp[0]);
                                mem_write32(addr + 16, temp[1]);
                                mem_write32(addr + 20, temp[2]);
                                convert64to80(&temp[0],fparegs[(FD+2)&7]);
                                mem_write32(addr + 24, temp[0]);
                                mem_write32(addr + 28, temp[1]);
                                mem_write32(addr + 32, temp[2]);
                                convert64to80(&temp[0],fparegs[(FD+3)&7]);
                                mem_write32(addr + 36, temp[0]);
                                mem_write32(addr + 40, temp[1]);
                                mem_write32(addr + 44, temp[2]);
                                break;
                                case 0x408000: /*3 registers*/
                                temp[2]=0;
                                convert64to80(&temp[0],fparegs[FD]);
                                mem_write32(addr, temp[0]);
                                mem_write32(addr + 4, temp[1]);
                                mem_write32(addr + 8, temp[2]);
                                convert64to80(&temp[0],fparegs[(FD+1)&7]);
                                mem_write32(addr + 12, temp[0]);
                                mem_write32(addr + 16, temp[1]);
                                mem_write32(addr + 20, temp[2]);
                                convert64to80(&temp[0],fparegs[(FD+2)&7]);
                                mem_write32(addr + 24, temp[0]);
                                mem_write32(addr + 28, temp[1]);
                                mem_write32(addr + 32, temp[2]);
                                break;
                                case 0x400000: /*2 registers*/
                                temp[2]=0;
                                convert64to80(&temp[0],fparegs[FD]);
                                mem_write32(addr, temp[0]);
                                mem_write32(addr + 4, temp[1]);
                                mem_write32(addr + 8, temp[2]);
                                convert64to80(&temp[0],fparegs[(FD+1)&7]);
                                mem_write32(addr + 12, temp[0]);
                                mem_write32(addr + 16, temp[1]);
                                mem_write32(addr + 20, temp[2]);
                                break;
                                case 0x008000: /*1 register*/
                                temp[2]=0;
                                convert64to80(&temp[0],fparegs[FD]);
                                mem_write32(addr, temp[0]);
                                mem_write32(addr + 4, temp[1]);
                                mem_write32(addr + 8, temp[2]);
                                break;
                                
                                default:
                                fpa_undefined(opcode);
                                return;
                        }
                        if (!(opcode&0x1000000))
                        {
                                if (opcode&0x800000) addr+=((opcode&0xFF)<<2);
                                else                 addr-=((opcode&0xFF)<<2);
                        }
                        if (opcode & 0x200000) arm.reg[RN] = addr;
                        linecyc -= FPA_CYCLES_LOAD_STORE;
                        return;
                }
                /*LFM/SFM*/
                fpa_undefined(opcode);
                return;
                case 0xE:
                if (opcode&0x10)
                {
                        if (RD==15 && opcode&0x100000) /*Compare*/
                        {
                                switch ((opcode>>21)&7)
                                {
                                        case 4: /*CMF*/
                                        case 6: /*CMFE*/
                                        if (opcode&8) tempf=fconstants[opcode&7];
                                        else          tempf=fparegs[opcode&7];
                                        setsubf(fparegs[FN],tempf);
                                        linecyc -= FPA_CYCLES_COMPARE;
                                        return;
                                        case 5: /*CNF - Compare Negated*/
                                        case 7: /*CNFE*/
                                        if (opcode&8) tempf=fconstants[opcode&7];
                                        else          tempf=fparegs[opcode&7];
                                        setsubf(fparegs[FN],-tempf);
                                        linecyc -= FPA_CYCLES_COMPARE;
                                        return;
                                }
                                fpa_undefined(opcode);
                                return;
                        }
                        /*Register transfer*/
                        switch ((opcode>>20)&0xF)
                        {
                                case 0: /*FLT*/
                                fparegs[FN] = (double) (int32_t) arm.reg[RD];
                                linecyc -= FPA_CYCLES_FIX_FLT;
                                return;
                                case 1: /*FIX*/
                                {
                                        double val = fparegs[opcode & 7];
                                        int32_t result;
                                        /* Rounding mode is in bits 5-6 */
                                        switch ((opcode >> 5) & 3) {
                                                case 0: /* Nearest */
                                                        result = (int32_t) rint(val);
                                                        break;
                                                case 1: /* Plus Infinity (ceil) */
                                                        result = (int32_t) ceil(val);
                                                        break;
                                                case 2: /* Minus Infinity (floor) */
                                                        result = (int32_t) floor(val);
                                                        break;
                                                case 3: /* Zero (truncate) */
                                                default:
                                                        result = (int32_t) trunc(val);
                                                        break;
                                        }
                                        arm.reg[RD] = (uint32_t) result;
                                }
                                linecyc -= FPA_CYCLES_FIX_FLT;
                                return;
                                case 2: /*WFS*/
                                fpsr = (arm.reg[RD] & 0xffffff) | (fpsr & 0xff000000);
                                linecyc -= FPA_CYCLES_SIMPLE;
                                return;
                                case 3: /*RFS*/
                                arm.reg[RD] = fpsr;
                                linecyc -= FPA_CYCLES_SIMPLE;
                                return;
                                case 4: /*WFC*/
                                fpcr = (fpcr & ~0xd00) | (arm.reg[RD] & 0xd00);
                                linecyc -= FPA_CYCLES_SIMPLE;
                                return;
                                case 5: /*RFC*/
                                arm.reg[RD] = fpcr;
                                linecyc -= FPA_CYCLES_SIMPLE;
                                return;
                        }
                        fpa_undefined(opcode);
                        return;
                }
                if (opcode&8) tempf=fconstants[opcode&7];
                else          tempf=fparegs[opcode&7];
//                rpclog("Data %08X %06X\n",opcode,opcode&0xF08000);
//                rpclog("F%i F%i F%i\n",FD,FN,opcode&7);
                switch (opcode&0xF08000)
                {
                        case 0x000000: /*ADF*/
//                        rpclog("ADF %f+%f=",fparegs[FN],tempf);
                        fparegs[FD]=fparegs[FN]+tempf;
//                        rpclog("%f\n",fparegs[RD]);
                        linecyc -= FPA_CYCLES_ARITH;
                        return;
                        case 0x100000: /*MUF*/
                        case 0x900000: /*FML*/
//                        rpclog("MUF %f*%f=",fparegs[FN],tempf);
                        fparegs[FD]=fparegs[FN]*tempf;
//                        rpclog("%f\n",fparegs[RD]);
                        linecyc -= FPA_CYCLES_ARITH;
                        return;
                        case 0x200000: /*SUF*/
//                        rpclog("SUF %f-%f=",fparegs[FN],tempf);
                        fparegs[FD]=fparegs[FN]-tempf;
//                        rpclog("%f\n",fparegs[RD]);
                        linecyc -= FPA_CYCLES_ARITH;
                        return;
                        case 0x300000: /*RSF*/
//                        rpclog("SUF %f-%f=",fparegs[FN],tempf);
                        fparegs[FD]=tempf-fparegs[FN];
//                        rpclog("%f\n",fparegs[RD]);
                        linecyc -= FPA_CYCLES_ARITH;
                        return;
                        case 0x400000: /*DVF*/
                        case 0xA00000: /*FDV*/
//                        rpclog("DVF %f/%f=",fparegs[FN],tempf);
                        fparegs[FD]=fparegs[FN]/tempf;
//                        rpclog("%f  %07X\n",fparegs[RD],PC);
                        linecyc -= FPA_CYCLES_DIV;
                        return;
                        case 0x500000: /*RDF - Reverse Divide*/
                        case 0xB00000: /*FRD*/
                        fparegs[FD]=tempf/fparegs[FN];
                        linecyc -= FPA_CYCLES_DIV;
                        return;
                        case 0x600000: /*POW - Power*/
                        fparegs[FD]=pow(fparegs[FN],tempf);
                        linecyc -= FPA_CYCLES_TRANSCEND;
                        return;
                        case 0x700000: /*RPW - Reverse Power*/
                        fparegs[FD]=pow(tempf,fparegs[FN]);
                        linecyc -= FPA_CYCLES_TRANSCEND;
                        return;
                        case 0x800000: /*RMF - IEEE Remainder*/
                        fparegs[FD]=remainder(fparegs[FN],tempf);
                        linecyc -= FPA_CYCLES_DIV;
                        return;
                        case 0xC00000: /*POL - Polar Angle*/
                        fparegs[FD]=atan2(fparegs[FN],tempf);
                        linecyc -= FPA_CYCLES_TRANSCEND;
                        return;
                        case 0x008000: /*MVF*/
//                        rpclog("MVF %f=\n",tempf);
                        fparegs[FD]=tempf;
//                        rpclog("%f\n",fparegs[RD]);
                        linecyc -= FPA_CYCLES_SIMPLE;
                        return;
                        case 0x108000: /*MNF*/
//                        rpclog("MNF %f=\n",tempf);
                        fparegs[FD]=-tempf;
//                        rpclog("%f\n",fparegs[RD]);
                        linecyc -= FPA_CYCLES_SIMPLE;
                        return;
                        case 0x208000: /*ABS*/
                        fparegs[FD]=fabs(tempf);
                        linecyc -= FPA_CYCLES_SIMPLE;
                        return;
                        case 0x308000: /*RND - Round to Integer*/
                        /* Rounding mode is in bits 5-6 */
                        switch ((opcode >> 5) & 3) {
                                case 0: /* Nearest */
                                        fparegs[FD] = rint(tempf);
                                        break;
                                case 1: /* Plus Infinity (ceil) */
                                        fparegs[FD] = ceil(tempf);
                                        break;
                                case 2: /* Minus Infinity (floor) */
                                        fparegs[FD] = floor(tempf);
                                        break;
                                case 3: /* Zero (truncate) */
                                default:
                                        fparegs[FD] = trunc(tempf);
                                        break;
                        }
                        linecyc -= FPA_CYCLES_SIMPLE;
                        return;
                        case 0x408000: /*SQT*/
                        fparegs[FD]=sqrt(tempf);
                        linecyc -= FPA_CYCLES_DIV;
                        return;
                        case 0x508000: /*LOG*/
                        fparegs[FD]=log10(tempf);
                        linecyc -= FPA_CYCLES_TRANSCEND;
                        return;
                        case 0x608000: /*LGN*/
                        fparegs[FD]=log(tempf);
                        linecyc -= FPA_CYCLES_TRANSCEND;
                        return;
                        case 0x708000: /*EXP*/
                        fparegs[FD]=exp(tempf);
                        linecyc -= FPA_CYCLES_TRANSCEND;
                        return;
                        case 0x808000: /*SIN*/
//                        rpclog("SIN of %f is ",tempf);
                        fparegs[FD]=sin(tempf);
//                        rpclog("%f\n",fparegs[FD]);
                        linecyc -= FPA_CYCLES_TRANSCEND;
                        return;
                        case 0x908000: /*COS*/
                        fparegs[FD]=cos(tempf);
                        linecyc -= FPA_CYCLES_TRANSCEND;
                        return;
                        case 0xA08000: /*TAN*/
                        fparegs[FD]=tan(tempf);
                        linecyc -= FPA_CYCLES_TRANSCEND;
                        return;
                        case 0xB08000: /*ASN*/
                        fparegs[FD]=asin(tempf);
                        linecyc -= FPA_CYCLES_TRANSCEND;
                        return;
                        case 0xC08000: /*ACS*/
                        fparegs[FD]=acos(tempf);
                        linecyc -= FPA_CYCLES_TRANSCEND;
                        return;
                        case 0xD08000: /*ATN*/
                        fparegs[FD]=atan(tempf);
                        linecyc -= FPA_CYCLES_TRANSCEND;
                        return;
                        case 0xE08000: /*URD - Unnormalized Round (treat as RND)*/
                        /* Rounding mode is in bits 5-6 */
                        switch ((opcode >> 5) & 3) {
                                case 0: /* Nearest */
                                        fparegs[FD] = rint(tempf);
                                        break;
                                case 1: /* Plus Infinity (ceil) */
                                        fparegs[FD] = ceil(tempf);
                                        break;
                                case 2: /* Minus Infinity (floor) */
                                        fparegs[FD] = floor(tempf);
                                        break;
                                case 3: /* Zero (truncate) */
                                default:
                                        fparegs[FD] = trunc(tempf);
                                        break;
                        }
                        linecyc -= FPA_CYCLES_SIMPLE;
                        return;
                        case 0xF08000: /*NRM - Normalize (no-op for normalized values)*/
                        fparegs[FD]=tempf;
                        linecyc -= FPA_CYCLES_SIMPLE;
                        return;
                }
                /*Data processing*/
                fpa_undefined(opcode);
                return;
        }
}

/**
 * Write the FPA state to a suspend snapshot.
 */
void
fpa_savestate(FILE *f)
{
	int c;

	for (c = 0; c < 8; c++) {
		savestate_write_f64(f, fparegs[c]);
	}
	savestate_write_u32(f, fpsr);
	savestate_write_u32(f, fpcr);
}

/**
 * Restore the FPA state from a suspend snapshot.
 */
void
fpa_loadstate(FILE *f)
{
	int c;

	for (c = 0; c < 8; c++) {
		fparegs[c] = savestate_read_f64(f);
	}
	fpsr = savestate_read_u32(f);
	fpcr = savestate_read_u32(f);
}
