# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2010 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Mon Jul 09 20:22:49 2018
# 
# Allegro PCB Router v17-2-50 made 2016/03/28 at 15:56:36
# Running on: sihwan_lab-pc, OS Version: WindowsNT 6.1.7601, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name D:/USERS/SIHWAN_LAB/DESKTOP/WORKSPACE/PCBDESIGN_SK/ARTIFICIALL_EYE_VER00/allegro\artificiall_eye_ver00.dsn
# Batch File Name: pasde.do
# Did File Name: D:/USERS/SIHWAN_LAB/DESKTOP/WORKSPACE/PCBDESIGN_SK/ARTIFICIALL_EYE_VER00/allegro/specctra.did
# Current time = Mon Jul 09 20:22:50 2018
# PCB D:/USERS/SIHWAN_LAB/DESKTOP/WORKSPACE/PCBDESIGN_SK/ARTIFICIALL_EYE_VER00/allegro
# Master Unit set up as: MM 100000
# PCB Limits xlo= -2.4500 ylo= -2.4500 xhi= 62.4500 yhi= 62.4500
# Total 47 Images Consolidated.
# Via VIA_PCBEX_SMALLEST z=1, 2 xlo= -0.3175 ylo= -0.3175 xhi=  0.3175 yhi=  0.3175
# 
#    VIA           TOP              BOTTOM      
# 
#    TOP  ------------------  VIA_PCBEX_SMALLEST
# BOTTOM  VIA_PCBEX_SMALLEST  ------------------
# 
# Wires Processed 618, Vias Processed 324
# Using colormap in design file.
# Layers Processed: Signal Layers 2
# Layers Processed: Power Layers 2
# Components Placed 62, Images Processed 77, Padstacks Processed 19
# Nets Processed 139, Net Terminals 878
# PCB Area= 3481.000  EIC=44  Area/EIC= 79.114  SMDs=54
# Total Pin Count: 622
# Net VCC3_3V uses split power plane.
# Net VCC5V uses split power plane.
# Net GND uses split power plane.
# Signal Connections Created 0
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- D:/USERS/SIHWAN_LAB/DESKTOP/WORKSPACE/PCBDESIGN_SK/ARTIFICIALL_EYE_VER00/allegro\artificiall_eye_ver00.dsn
# Nets 139 Connections 345 Unroutes 0
# Signal Layers 2 Power Layers 2
# Wire Junctions 76, at vias 29 Total Vias 324
# Percent Connected   99.13
# Manhattan Length 4226.5478 Horizontal 2339.0947 Vertical 1887.4532
# Routed Length 5301.5015 Horizontal 2956.5904 Vertical 2496.5628
# Ratio Actual / Manhattan   1.2543
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Total Conflicts: 15 (Cross: 0, Clear: 15, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# Loading Do File pasde.do ...
# Loading Do File D:/USERS/SIHWAN_LAB/DESKTOP/WORKSPACE/PCBDESIGN_SK/ARTIFICIALL_EYE_VER00/allegro\artificiall_eye_ver00_rules.do ...
# Colormap Written to File _notify.std
# Enter command <# Loading Do File D:/Users/SIHWAN~1/AppData/Local/Temp/#Taaaaae09492.tmp ...
# All Components Unselected.
# All Nets Unselected.
set route_diagonal 4
grid wire 0.000100 (direction x) (offset 0.000000)
grid wire 0.000100 (direction y) (offset 0.000000)
grid via 0.000100 (direction x) (offset 0.000000)
grid via 0.000100 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM vertical
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
smart_route (auto_fanout off) (auto_testpoint off) (auto_miter off)
# Smart Route: This board is already 99.13% completed. 
# Using modified smart_route algorithm.
# Smart Route: Executing 50 route passes.
# Current time = Mon Jul 09 20:22:56 2018
# 
#    VIA           TOP              BOTTOM      
# 
#    TOP  ------------------  VIA_PCBEX_SMALLEST
# BOTTOM  VIA_PCBEX_SMALLEST  ------------------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# 
# Wiring Statistics ----------------- D:/USERS/SIHWAN_LAB/DESKTOP/WORKSPACE/PCBDESIGN_SK/ARTIFICIALL_EYE_VER00/allegro\artificiall_eye_ver00.dsn
# Nets 139 Connections 345 Unroutes 0
# Signal Layers 2 Power Layers 2
# Wire Junctions 76, at vias 29 Total Vias 324
# Percent Connected   99.13
# Manhattan Length 4226.5478 Horizontal 2339.0947 Vertical 1887.4532
# Routed Length 5301.5015 Horizontal 2956.5904 Vertical 2496.5628
# Ratio Actual / Manhattan   1.2543
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Route Pass 1 of 50
# Routing 32 wires.
# Total Conflicts: 1 (Cross: 1, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 26 Successes 26 Failures 0 Vias 321
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 1 of 50
# Wiring Written to File D:/USERS/SIHWAN_LAB/DESKTOP/WORKSPACE/PCBDESIGN_SK/ARTIFICIALL_EYE_VER00/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 1 passes.
# Start Route Pass 2 of 50
# Routing 4 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 4 Successes 4 Failures 0 Vias 325
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 50
# Smart Route: Smart_route progressing normally after 2 passes.
# Start Route Pass 3 of 50
# Routing 1 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 1 Successes 1 Failures 0 Vias 323
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 3 of 50
# Wiring Written to File D:/USERS/SIHWAN_LAB/DESKTOP/WORKSPACE/PCBDESIGN_SK/ARTIFICIALL_EYE_VER00/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 3 passes.
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     1|     0|   0|    0|  321|    0|   0|  0|  0:00:01|  0:00:01|
# Route    |  2|     0|     0|   0|    1|  325|    0|   0|100|  0:00:00|  0:00:01|
# Route    |  3|     0|     0|   0|    0|  323|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- D:/USERS/SIHWAN_LAB/DESKTOP/WORKSPACE/PCBDESIGN_SK/ARTIFICIALL_EYE_VER00/allegro\artificiall_eye_ver00.dsn
# Nets 139 Connections 345 Unroutes 0
# Signal Layers 2 Power Layers 2
# Wire Junctions 77, at vias 29 Total Vias 323
# Percent Connected  100.00
# Manhattan Length 4227.1477 Horizontal 2347.5540 Vertical 1879.5937
# Routed Length 5340.7182 Horizontal 2986.2251 Vertical 2504.8982
# Ratio Actual / Manhattan   1.2634
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Smart Route: Executing 2 clean passes.
# Current time = Mon Jul 09 20:22:56 2018
# 
#    VIA           TOP              BOTTOM      
# 
#    TOP  ------------------  VIA_PCBEX_SMALLEST
# BOTTOM  VIA_PCBEX_SMALLEST  ------------------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# 
# Wiring Statistics ----------------- D:/USERS/SIHWAN_LAB/DESKTOP/WORKSPACE/PCBDESIGN_SK/ARTIFICIALL_EYE_VER00/allegro\artificiall_eye_ver00.dsn
# Nets 139 Connections 345 Unroutes 0
# Signal Layers 2 Power Layers 2
# Wire Junctions 77, at vias 29 Total Vias 323
# Percent Connected  100.00
# Manhattan Length 4227.1477 Horizontal 2347.5540 Vertical 1879.5937
# Routed Length 5340.7182 Horizontal 2986.2251 Vertical 2504.8982
# Ratio Actual / Manhattan   1.2634
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Clean Pass 1 of 2
# Routing 620 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 422 Successes 408 Failures 14 Vias 326
# Cpu Time = 0:00:02  Elapsed Time = 0:00:01
# End Pass 1 of 2
# Wiring Written to File D:/USERS/SIHWAN_LAB/DESKTOP/WORKSPACE/PCBDESIGN_SK/ARTIFICIALL_EYE_VER00/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 622 wires.
# 1 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 421 Successes 410 Failures 11 Vias 327
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# End Pass 2 of 2
# Wiring Written to File D:/USERS/SIHWAN_LAB/DESKTOP/WORKSPACE/PCBDESIGN_SK/ARTIFICIALL_EYE_VER00/allegro\bestsave.w
# Cpu Time = 0:00:03  Elapsed Time = 0:00:02
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     1|     0|   0|    0|  321|    0|   0|  0|  0:00:01|  0:00:01|
# Route    |  2|     0|     0|   0|    1|  325|    0|   0|100|  0:00:00|  0:00:01|
# Route    |  3|     0|     0|   0|    0|  323|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  4|     0|     0|  14|    0|  326|    0|   0|   |  0:00:02|  0:00:03|
# Clean    |  5|     0|     0|  11|    0|  327|    0|   0|   |  0:00:01|  0:00:04|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:04
# 
# Wiring Statistics ----------------- D:/USERS/SIHWAN_LAB/DESKTOP/WORKSPACE/PCBDESIGN_SK/ARTIFICIALL_EYE_VER00/allegro\artificiall_eye_ver00.dsn
# Nets 139 Connections 345 Unroutes 0
# Signal Layers 2 Power Layers 2
# Wire Junctions 74, at vias 29 Total Vias 327
# Percent Connected  100.00
# Manhattan Length 4220.5195 Horizontal 2342.8256 Vertical 1877.6939
# Routed Length 5346.2152 Horizontal 2981.1798 Vertical 2514.8049
# Ratio Actual / Manhattan   1.2667
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Smart Route: Executing 2 clean passes.
# Current time = Mon Jul 09 20:22:58 2018
# 
#    VIA           TOP              BOTTOM      
# 
#    TOP  ------------------  VIA_PCBEX_SMALLEST
# BOTTOM  VIA_PCBEX_SMALLEST  ------------------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# 
# Wiring Statistics ----------------- D:/USERS/SIHWAN_LAB/DESKTOP/WORKSPACE/PCBDESIGN_SK/ARTIFICIALL_EYE_VER00/allegro\artificiall_eye_ver00.dsn
# Nets 139 Connections 345 Unroutes 0
# Signal Layers 2 Power Layers 2
# Wire Junctions 74, at vias 29 Total Vias 327
# Percent Connected  100.00
# Manhattan Length 4220.5195 Horizontal 2342.8256 Vertical 1877.6939
# Routed Length 5346.2152 Horizontal 2981.1798 Vertical 2514.8049
# Ratio Actual / Manhattan   1.2667
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Clean Pass 1 of 2
# Routing 620 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 422 Successes 405 Failures 17 Vias 325
# Cpu Time = 0:00:02  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Wiring Written to File D:/USERS/SIHWAN_LAB/DESKTOP/WORKSPACE/PCBDESIGN_SK/ARTIFICIALL_EYE_VER00/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 626 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 422 Successes 407 Failures 15 Vias 327
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# End Pass 2 of 2
# Wiring Written to File D:/USERS/SIHWAN_LAB/DESKTOP/WORKSPACE/PCBDESIGN_SK/ARTIFICIALL_EYE_VER00/allegro\bestsave.w
# Cpu Time = 0:00:03  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     1|     0|   0|    0|  321|    0|   0|  0|  0:00:01|  0:00:01|
# Route    |  2|     0|     0|   0|    1|  325|    0|   0|100|  0:00:00|  0:00:01|
# Route    |  3|     0|     0|   0|    0|  323|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  4|     0|     0|  14|    0|  326|    0|   0|   |  0:00:02|  0:00:03|
# Clean    |  5|     0|     0|  11|    0|  327|    0|   0|   |  0:00:01|  0:00:04|
# Clean    |  6|     0|     0|  17|    0|  325|    0|   0|   |  0:00:02|  0:00:06|
# Clean    |  7|     0|     0|  15|    0|  327|    0|   0|   |  0:00:01|  0:00:07|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:07
# 
# Wiring Statistics ----------------- D:/USERS/SIHWAN_LAB/DESKTOP/WORKSPACE/PCBDESIGN_SK/ARTIFICIALL_EYE_VER00/allegro\artificiall_eye_ver00.dsn
# Nets 139 Connections 345 Unroutes 0
# Signal Layers 2 Power Layers 2
# Wire Junctions 74, at vias 29 Total Vias 327
# Percent Connected  100.00
# Manhattan Length 4216.9478 Horizontal 2340.9202 Vertical 1876.0276
# Routed Length 5327.4746 Horizontal 2977.7826 Vertical 2501.1931
# Ratio Actual / Manhattan   1.2633
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Smart Route: Smart_route finished, completion rate: 100.00.
write routes (changed_only) (reset_changed) D:/Users/SIHWAN~1/AppData/Local/Temp/#Taaaaaf09492.tmp
# Routing Written to File D:/Users/SIHWAN~1/AppData/Local/Temp/#Taaaaaf09492.tmp
quit
