

================================================================
== Vitis HLS Report for 'loop_perfect'
================================================================
* Date:           Tue Feb 14 08:32:03 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        proj_loop_perfect
* Solution:       solution4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.653 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      417|      417|  1.668 us|  1.668 us|  418|  418|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_I_LOOP_J  |      415|      415|        17|          1|          1|   400|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 1, D = 17, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%acc_V_1 = alloca i32 1"   --->   Operation 20 'alloca' 'acc_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 21 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 22 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 23 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%spectopmodule_ln19 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [loop_perfect.cpp:19]   --->   Operation 24 'spectopmodule' 'spectopmodule_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i5 %A_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %A_0"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i5 %A_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %A_1"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %B_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %B_0"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %B_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %B_1"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%store_ln23 = store i9 0, i9 %indvar_flatten" [loop_perfect.cpp:23]   --->   Operation 33 'store' 'store_ln23' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln23 = store i5 0, i5 %i" [loop_perfect.cpp:23]   --->   Operation 34 'store' 'store_ln23' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln23 = store i5 0, i5 %j" [loop_perfect.cpp:23]   --->   Operation 35 'store' 'store_ln23' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln23 = br void %for.body3" [loop_perfect.cpp:23]   --->   Operation 36 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i9 %indvar_flatten" [loop_perfect.cpp:23]   --->   Operation 37 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.59ns)   --->   "%icmp_ln23 = icmp_eq  i9 %indvar_flatten_load, i9 400" [loop_perfect.cpp:23]   --->   Operation 38 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.71ns)   --->   "%add_ln23 = add i9 %indvar_flatten_load, i9 1" [loop_perfect.cpp:23]   --->   Operation 39 'add' 'add_ln23' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %for.inc19, void %for.end21" [loop_perfect.cpp:23]   --->   Operation 40 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [loop_perfect.cpp:24]   --->   Operation 41 'load' 'j_load' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.63ns)   --->   "%icmp_ln24 = icmp_eq  i5 %j_load, i5 20" [loop_perfect.cpp:24]   --->   Operation 42 'icmp' 'icmp_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.27ns)   --->   "%select_ln21 = select i1 %icmp_ln24, i5 0, i5 %j_load" [loop_perfect.cpp:21]   --->   Operation 43 'select' 'select_ln21' <Predicate = (!icmp_ln23)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [9/9] (0.83ns)   --->   "%urem_ln232 = urem i5 %select_ln21, i5 10"   --->   Operation 44 'urem' 'urem_ln232' <Predicate = (!icmp_ln23)> <Delay = 0.83> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.63ns)   --->   "%icmp_ln27 = icmp_eq  i5 %select_ln21, i5 19" [loop_perfect.cpp:27]   --->   Operation 45 'icmp' 'icmp_ln27' <Predicate = (!icmp_ln23)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %for.inc, void %if.then7" [loop_perfect.cpp:27]   --->   Operation 46 'br' 'br_ln27' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln32 = br void %for.inc" [loop_perfect.cpp:32]   --->   Operation 47 'br' 'br_ln32' <Predicate = (!icmp_ln23 & icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.70ns)   --->   "%add_ln24 = add i5 %select_ln21, i5 1" [loop_perfect.cpp:24]   --->   Operation 48 'add' 'add_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.38ns)   --->   "%store_ln24 = store i9 %add_ln23, i9 %indvar_flatten" [loop_perfect.cpp:24]   --->   Operation 49 'store' 'store_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.38>
ST_1 : Operation 50 [1/1] (0.38ns)   --->   "%store_ln24 = store i5 %add_ln24, i5 %j" [loop_perfect.cpp:24]   --->   Operation 50 'store' 'store_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.83>
ST_2 : Operation 51 [8/9] (0.83ns)   --->   "%urem_ln232 = urem i5 %select_ln21, i5 10"   --->   Operation 51 'urem' 'urem_ln232' <Predicate = true> <Delay = 0.83> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 0.83>
ST_3 : Operation 52 [7/9] (0.83ns)   --->   "%urem_ln232 = urem i5 %select_ln21, i5 10"   --->   Operation 52 'urem' 'urem_ln232' <Predicate = true> <Delay = 0.83> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 0.83>
ST_4 : Operation 53 [6/9] (0.83ns)   --->   "%urem_ln232 = urem i5 %select_ln21, i5 10"   --->   Operation 53 'urem' 'urem_ln232' <Predicate = true> <Delay = 0.83> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 0.83>
ST_5 : Operation 54 [5/9] (0.83ns)   --->   "%urem_ln232 = urem i5 %select_ln21, i5 10"   --->   Operation 54 'urem' 'urem_ln232' <Predicate = true> <Delay = 0.83> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 0.83>
ST_6 : Operation 55 [4/9] (0.83ns)   --->   "%urem_ln232 = urem i5 %select_ln21, i5 10"   --->   Operation 55 'urem' 'urem_ln232' <Predicate = true> <Delay = 0.83> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 0.83>
ST_7 : Operation 56 [3/9] (0.83ns)   --->   "%urem_ln232 = urem i5 %select_ln21, i5 10"   --->   Operation 56 'urem' 'urem_ln232' <Predicate = true> <Delay = 0.83> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 0.83>
ST_8 : Operation 57 [2/9] (0.83ns)   --->   "%urem_ln232 = urem i5 %select_ln21, i5 10"   --->   Operation 57 'urem' 'urem_ln232' <Predicate = true> <Delay = 0.83> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.25>
ST_9 : Operation 58 [1/1] (0.00ns)   --->   "%i_load = load i5 %i" [loop_perfect.cpp:23]   --->   Operation 58 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 59 [1/1] (0.70ns)   --->   "%add_ln23_1 = add i5 %i_load, i5 1" [loop_perfect.cpp:23]   --->   Operation 59 'add' 'add_ln23_1' <Predicate = (icmp_ln24)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 60 [1/1] (0.27ns)   --->   "%select_ln21_1 = select i1 %icmp_ln24, i5 %add_ln23_1, i5 %i_load" [loop_perfect.cpp:21]   --->   Operation 60 'select' 'select_ln21_1' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln21 = trunc i5 %select_ln21_1" [loop_perfect.cpp:21]   --->   Operation 61 'trunc' 'trunc_ln21' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 62 [9/9] (0.83ns)   --->   "%urem_ln21 = urem i5 %select_ln21_1, i5 10" [loop_perfect.cpp:21]   --->   Operation 62 'urem' 'urem_ln21' <Predicate = true> <Delay = 0.83> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln21_1 = zext i5 %select_ln21_1" [loop_perfect.cpp:21]   --->   Operation 63 'zext' 'zext_ln21_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 64 [1/1] (1.27ns)   --->   "%mul_ln21 = mul i11 %zext_ln21_1, i11 52" [loop_perfect.cpp:21]   --->   Operation 64 'mul' 'mul_ln21' <Predicate = true> <Delay = 1.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %mul_ln21, i32 9" [loop_perfect.cpp:21]   --->   Operation 65 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 66 [1/9] (0.83ns)   --->   "%urem_ln232 = urem i5 %select_ln21, i5 10"   --->   Operation 66 'urem' 'urem_ln232' <Predicate = true> <Delay = 0.83> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln232 = zext i5 %urem_ln232"   --->   Operation 67 'zext' 'zext_ln232' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%A_0_addr = getelementptr i5 %A_0, i64 0, i64 %zext_ln232"   --->   Operation 68 'getelementptr' 'A_0_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 69 [2/2] (0.66ns)   --->   "%A_0_load = load i4 %A_0_addr"   --->   Operation 69 'load' 'A_0_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10> <RAM>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "%A_1_addr = getelementptr i5 %A_1, i64 0, i64 %zext_ln232"   --->   Operation 70 'getelementptr' 'A_1_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 71 [2/2] (0.66ns)   --->   "%A_1_load = load i4 %A_1_addr"   --->   Operation 71 'load' 'A_1_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10> <RAM>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %trunc_ln21, void %if.then9, void %if.else" [loop_perfect.cpp:28]   --->   Operation 72 'br' 'br_ln28' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %tmp_1, void %arrayidx13.0.0.0911.case.02, void %arrayidx13.0.0.0911.case.13" [loop_perfect.cpp:29]   --->   Operation 73 'br' 'br_ln29' <Predicate = (icmp_ln27 & !trunc_ln21)> <Delay = 0.00>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln29 = br void %if.end17" [loop_perfect.cpp:29]   --->   Operation 74 'br' 'br_ln29' <Predicate = (icmp_ln27 & !trunc_ln21)> <Delay = 0.00>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %tmp_1, void %arrayidx13.0.0.0911.case.0, void %arrayidx13.0.0.0911.case.1" [loop_perfect.cpp:31]   --->   Operation 75 'br' 'br_ln31' <Predicate = (icmp_ln27 & trunc_ln21)> <Delay = 0.00>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end17"   --->   Operation 76 'br' 'br_ln0' <Predicate = (icmp_ln27 & trunc_ln21)> <Delay = 0.00>
ST_9 : Operation 77 [1/1] (0.38ns)   --->   "%store_ln24 = store i5 %select_ln21_1, i5 %i" [loop_perfect.cpp:24]   --->   Operation 77 'store' 'store_ln24' <Predicate = true> <Delay = 0.38>

State 10 <SV = 9> <Delay = 2.65>
ST_10 : Operation 78 [8/9] (0.83ns)   --->   "%urem_ln21 = urem i5 %select_ln21_1, i5 10" [loop_perfect.cpp:21]   --->   Operation 78 'urem' 'urem_ln21' <Predicate = true> <Delay = 0.83> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln232_1 = zext i5 %select_ln21"   --->   Operation 79 'zext' 'zext_ln232_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 80 [1/1] (1.27ns)   --->   "%mul_ln232 = mul i11 %zext_ln232_1, i11 52"   --->   Operation 80 'mul' 'mul_ln232' <Predicate = true> <Delay = 1.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i2 @_ssdm_op_PartSelect.i2.i11.i32.i32, i11 %mul_ln232, i32 9, i32 10"   --->   Operation 81 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 82 [1/2] (0.66ns)   --->   "%A_0_load = load i4 %A_0_addr"   --->   Operation 82 'load' 'A_0_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10> <RAM>
ST_10 : Operation 83 [1/2] (0.66ns)   --->   "%A_1_load = load i4 %A_1_addr"   --->   Operation 83 'load' 'A_1_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10> <RAM>
ST_10 : Operation 84 [1/1] (0.38ns)   --->   "%tmp = mux i5 @_ssdm_op_Mux.ap_auto.2i5.i2, i5 %A_0_load, i5 %A_1_load, i2 %tmp_2"   --->   Operation 84 'mux' 'tmp' <Predicate = true> <Delay = 0.38> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln886 = sext i5 %tmp"   --->   Operation 85 'sext' 'sext_ln886' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln886 = zext i5 %select_ln21"   --->   Operation 86 'zext' 'zext_ln886' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 87 [3/3] (0.99ns) (grouped into DSP with root node acc_V)   --->   "%mul_ln886 = mul i10 %zext_ln886, i10 %sext_ln886"   --->   Operation 87 'mul' 'mul_ln886' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 0.99>
ST_11 : Operation 88 [7/9] (0.83ns)   --->   "%urem_ln21 = urem i5 %select_ln21_1, i5 10" [loop_perfect.cpp:21]   --->   Operation 88 'urem' 'urem_ln21' <Predicate = true> <Delay = 0.83> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 89 [2/3] (0.99ns) (grouped into DSP with root node acc_V)   --->   "%mul_ln886 = mul i10 %zext_ln886, i10 %sext_ln886"   --->   Operation 89 'mul' 'mul_ln886' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 1.58>
ST_12 : Operation 90 [1/1] (0.00ns)   --->   "%acc_V_1_load = load i12 %acc_V_1" [loop_perfect.cpp:25]   --->   Operation 90 'load' 'acc_V_1_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 91 [6/9] (0.83ns)   --->   "%urem_ln21 = urem i5 %select_ln21_1, i5 10" [loop_perfect.cpp:21]   --->   Operation 91 'urem' 'urem_ln21' <Predicate = true> <Delay = 0.83> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 92 [1/1] (0.63ns)   --->   "%icmp_ln25 = icmp_eq  i5 %select_ln21, i5 0" [loop_perfect.cpp:25]   --->   Operation 92 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 93 [1/1] (0.29ns)   --->   "%acc_V_2 = select i1 %icmp_ln25, i12 0, i12 %acc_V_1_load" [loop_perfect.cpp:25]   --->   Operation 93 'select' 'acc_V_2' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 94 [1/3] (0.00ns) (grouped into DSP with root node acc_V)   --->   "%mul_ln886 = mul i10 %zext_ln886, i10 %sext_ln886"   --->   Operation 94 'mul' 'mul_ln886' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 95 [1/1] (0.00ns) (grouped into DSP with root node acc_V)   --->   "%sext_ln886_1 = sext i10 %mul_ln886"   --->   Operation 95 'sext' 'sext_ln886_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 96 [2/2] (0.64ns) (root node of the DSP)   --->   "%acc_V = add i12 %sext_ln886_1, i12 %acc_V_2"   --->   Operation 96 'add' 'acc_V' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 1.18>
ST_13 : Operation 97 [5/9] (0.83ns)   --->   "%urem_ln21 = urem i5 %select_ln21_1, i5 10" [loop_perfect.cpp:21]   --->   Operation 97 'urem' 'urem_ln21' <Predicate = true> <Delay = 0.83> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 98 [1/2] (0.64ns) (root node of the DSP)   --->   "%acc_V = add i12 %sext_ln886_1, i12 %acc_V_2"   --->   Operation 98 'add' 'acc_V' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln1559 = sext i12 %acc_V"   --->   Operation 99 'sext' 'sext_ln1559' <Predicate = (icmp_ln27 & !trunc_ln21)> <Delay = 0.00>
ST_13 : Operation 100 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1559 = mul i26 %sext_ln1559, i26 6554"   --->   Operation 100 'mul' 'mul_ln1559' <Predicate = (icmp_ln27 & !trunc_ln21)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %acc_V, i32 11"   --->   Operation 101 'bitselect' 'tmp_3' <Predicate = (icmp_ln27 & !trunc_ln21)> <Delay = 0.00>
ST_13 : Operation 102 [1/1] (0.00ns)   --->   "%store_ln24 = store i12 %acc_V, i12 %acc_V_1" [loop_perfect.cpp:24]   --->   Operation 102 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln24 = br void %for.body3" [loop_perfect.cpp:24]   --->   Operation 103 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 0.83>
ST_14 : Operation 104 [4/9] (0.83ns)   --->   "%urem_ln21 = urem i5 %select_ln21_1, i5 10" [loop_perfect.cpp:21]   --->   Operation 104 'urem' 'urem_ln21' <Predicate = true> <Delay = 0.83> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 105 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1559 = mul i26 %sext_ln1559, i26 6554"   --->   Operation 105 'mul' 'mul_ln1559' <Predicate = (icmp_ln27 & !trunc_ln21)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 0.83>
ST_15 : Operation 106 [3/9] (0.83ns)   --->   "%urem_ln21 = urem i5 %select_ln21_1, i5 10" [loop_perfect.cpp:21]   --->   Operation 106 'urem' 'urem_ln21' <Predicate = true> <Delay = 0.83> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 107 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1559 = mul i26 %sext_ln1559, i26 6554"   --->   Operation 107 'mul' 'mul_ln1559' <Predicate = (icmp_ln27 & !trunc_ln21)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 1.83>
ST_16 : Operation 108 [2/9] (0.83ns)   --->   "%urem_ln21 = urem i5 %select_ln21_1, i5 10" [loop_perfect.cpp:21]   --->   Operation 108 'urem' 'urem_ln21' <Predicate = true> <Delay = 0.83> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 109 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1559 = mul i26 %sext_ln1559, i26 6554"   --->   Operation 109 'mul' 'mul_ln1559' <Predicate = (icmp_ln27 & !trunc_ln21)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln1559 = trunc i26 %mul_ln1559"   --->   Operation 110 'trunc' 'trunc_ln1559' <Predicate = (icmp_ln27 & !trunc_ln21 & tmp_3)> <Delay = 0.00>
ST_16 : Operation 111 [1/1] (0.83ns)   --->   "%sub_ln1559 = sub i25 0, i25 %trunc_ln1559"   --->   Operation 111 'sub' 'sub_ln1559' <Predicate = (icmp_ln27 & !trunc_ln21 & tmp_3)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1559_1)   --->   "%tmp_4 = partselect i6 @_ssdm_op_PartSelect.i6.i25.i32.i32, i25 %sub_ln1559, i32 17, i32 22"   --->   Operation 112 'partselect' 'tmp_4' <Predicate = (icmp_ln27 & !trunc_ln21 & tmp_3)> <Delay = 0.00>
ST_16 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i6 @_ssdm_op_PartSelect.i6.i26.i32.i32, i26 %mul_ln1559, i32 17, i32 22"   --->   Operation 113 'partselect' 'tmp_5' <Predicate = (icmp_ln27 & !trunc_ln21)> <Delay = 0.00>
ST_16 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1559_1)   --->   "%select_ln1559 = select i1 %tmp_3, i6 %tmp_4, i6 %tmp_5"   --->   Operation 114 'select' 'select_ln1559' <Predicate = (icmp_ln27 & !trunc_ln21 & tmp_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 115 [1/1] (0.70ns) (out node of the LUT)   --->   "%sub_ln1559_1 = sub i6 0, i6 %select_ln1559"   --->   Operation 115 'sub' 'sub_ln1559_1' <Predicate = (icmp_ln27 & !trunc_ln21 & tmp_3)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 116 [1/1] (0.29ns)   --->   "%select_ln1559_1 = select i1 %tmp_3, i6 %sub_ln1559_1, i6 %tmp_5"   --->   Operation 116 'select' 'select_ln1559_1' <Predicate = (icmp_ln27 & !trunc_ln21)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 135 [1/1] (0.00ns)   --->   "%ret_ln35 = ret" [loop_perfect.cpp:35]   --->   Operation 135 'ret' 'ret_ln35' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 1.50>
ST_17 : Operation 117 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LOOP_I_LOOP_J_str"   --->   Operation 117 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 118 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 400, i64 400, i64 400"   --->   Operation 118 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 119 [1/9] (0.83ns)   --->   "%urem_ln21 = urem i5 %select_ln21_1, i5 10" [loop_perfect.cpp:21]   --->   Operation 119 'urem' 'urem_ln21' <Predicate = true> <Delay = 0.83> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i5 %urem_ln21" [loop_perfect.cpp:21]   --->   Operation 120 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 121 [1/1] (0.00ns)   --->   "%specpipeline_ln9 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [Z:/ECC/Desktop/Winter2023/ELEN226/Perfect/proj_loop_perfect/solution4/directives.tcl:9]   --->   Operation 121 'specpipeline' 'specpipeline_ln9' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 122 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [loop_perfect.cpp:21]   --->   Operation 122 'specloopname' 'specloopname_ln21' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 123 [1/1] (0.00ns)   --->   "%B_0_addr_1 = getelementptr i6 %B_0, i64 0, i64 %zext_ln21" [loop_perfect.cpp:29]   --->   Operation 123 'getelementptr' 'B_0_addr_1' <Predicate = (icmp_ln27 & !trunc_ln21 & !tmp_1)> <Delay = 0.00>
ST_17 : Operation 124 [1/1] (0.66ns)   --->   "%store_ln29 = store i6 %select_ln1559_1, i4 %B_0_addr_1" [loop_perfect.cpp:29]   --->   Operation 124 'store' 'store_ln29' <Predicate = (icmp_ln27 & !trunc_ln21 & !tmp_1)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 10> <RAM>
ST_17 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln29 = br void %arrayidx13.0.0.0911.exit1" [loop_perfect.cpp:29]   --->   Operation 125 'br' 'br_ln29' <Predicate = (icmp_ln27 & !trunc_ln21 & !tmp_1)> <Delay = 0.00>
ST_17 : Operation 126 [1/1] (0.00ns)   --->   "%B_1_addr_1 = getelementptr i6 %B_1, i64 0, i64 %zext_ln21" [loop_perfect.cpp:29]   --->   Operation 126 'getelementptr' 'B_1_addr_1' <Predicate = (icmp_ln27 & !trunc_ln21 & tmp_1)> <Delay = 0.00>
ST_17 : Operation 127 [1/1] (0.66ns)   --->   "%store_ln29 = store i6 %select_ln1559_1, i4 %B_1_addr_1" [loop_perfect.cpp:29]   --->   Operation 127 'store' 'store_ln29' <Predicate = (icmp_ln27 & !trunc_ln21 & tmp_1)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 10> <RAM>
ST_17 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln29 = br void %arrayidx13.0.0.0911.exit1" [loop_perfect.cpp:29]   --->   Operation 128 'br' 'br_ln29' <Predicate = (icmp_ln27 & !trunc_ln21 & tmp_1)> <Delay = 0.00>
ST_17 : Operation 129 [1/1] (0.00ns)   --->   "%B_0_addr = getelementptr i6 %B_0, i64 0, i64 %zext_ln21" [loop_perfect.cpp:29]   --->   Operation 129 'getelementptr' 'B_0_addr' <Predicate = (icmp_ln27 & trunc_ln21 & !tmp_1)> <Delay = 0.00>
ST_17 : Operation 130 [1/1] (0.66ns)   --->   "%store_ln31 = store i6 0, i4 %B_0_addr" [loop_perfect.cpp:31]   --->   Operation 130 'store' 'store_ln31' <Predicate = (icmp_ln27 & trunc_ln21 & !tmp_1)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 10> <RAM>
ST_17 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln31 = br void %arrayidx13.0.0.0911.exit" [loop_perfect.cpp:31]   --->   Operation 131 'br' 'br_ln31' <Predicate = (icmp_ln27 & trunc_ln21 & !tmp_1)> <Delay = 0.00>
ST_17 : Operation 132 [1/1] (0.00ns)   --->   "%B_1_addr = getelementptr i6 %B_1, i64 0, i64 %zext_ln21" [loop_perfect.cpp:29]   --->   Operation 132 'getelementptr' 'B_1_addr' <Predicate = (icmp_ln27 & trunc_ln21 & tmp_1)> <Delay = 0.00>
ST_17 : Operation 133 [1/1] (0.66ns)   --->   "%store_ln31 = store i6 0, i4 %B_1_addr" [loop_perfect.cpp:31]   --->   Operation 133 'store' 'store_ln31' <Predicate = (icmp_ln27 & trunc_ln21 & tmp_1)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 10> <RAM>
ST_17 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln31 = br void %arrayidx13.0.0.0911.exit" [loop_perfect.cpp:31]   --->   Operation 134 'br' 'br_ln31' <Predicate = (icmp_ln27 & trunc_ln21 & tmp_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 2.01ns
The critical path consists of the following:
	'alloca' operation ('i_op') [6]  (0 ns)
	'load' operation ('j_load', loop_perfect.cpp:24) on local variable 'i_op' [29]  (0 ns)
	'icmp' operation ('icmp_ln24', loop_perfect.cpp:24) [33]  (0.637 ns)
	'select' operation ('select_ln21', loop_perfect.cpp:21) [34]  (0.278 ns)
	'add' operation ('add_ln24', loop_perfect.cpp:24) [103]  (0.707 ns)
	'store' operation ('store_ln24', loop_perfect.cpp:24) of variable 'add_ln24', loop_perfect.cpp:24 on local variable 'i_op' [106]  (0.387 ns)

 <State 2>: 0.837ns
The critical path consists of the following:
	'urem' operation ('urem_ln232') [50]  (0.837 ns)

 <State 3>: 0.837ns
The critical path consists of the following:
	'urem' operation ('urem_ln232') [50]  (0.837 ns)

 <State 4>: 0.837ns
The critical path consists of the following:
	'urem' operation ('urem_ln232') [50]  (0.837 ns)

 <State 5>: 0.837ns
The critical path consists of the following:
	'urem' operation ('urem_ln232') [50]  (0.837 ns)

 <State 6>: 0.837ns
The critical path consists of the following:
	'urem' operation ('urem_ln232') [50]  (0.837 ns)

 <State 7>: 0.837ns
The critical path consists of the following:
	'urem' operation ('urem_ln232') [50]  (0.837 ns)

 <State 8>: 0.837ns
The critical path consists of the following:
	'urem' operation ('urem_ln232') [50]  (0.837 ns)

 <State 9>: 2.26ns
The critical path consists of the following:
	'load' operation ('i_load', loop_perfect.cpp:23) on local variable 'i' [30]  (0 ns)
	'add' operation ('add_ln23_1', loop_perfect.cpp:23) [35]  (0.707 ns)
	'select' operation ('select_ln21_1', loop_perfect.cpp:21) [36]  (0.278 ns)
	'mul' operation ('mul_ln21', loop_perfect.cpp:21) [41]  (1.27 ns)

 <State 10>: 2.65ns
The critical path consists of the following:
	'mul' operation ('mul_ln232') [48]  (1.27 ns)
	'mux' operation ('tmp') [56]  (0.387 ns)
	'mul' operation of DSP[61] ('mul_ln886') [59]  (0.996 ns)

 <State 11>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[61] ('mul_ln886') [59]  (0.996 ns)

 <State 12>: 1.58ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln25', loop_perfect.cpp:25) [45]  (0.637 ns)
	'select' operation ('acc.V', loop_perfect.cpp:25) [46]  (0.299 ns)
	'add' operation of DSP[61] ('acc.V') [61]  (0.645 ns)

 <State 13>: 1.18ns
The critical path consists of the following:
	'add' operation of DSP[61] ('acc.V') [61]  (0.645 ns)
	'mul' operation of DSP[68] ('mul_ln1559') [68]  (0.535 ns)

 <State 14>: 0.837ns
The critical path consists of the following:
	'urem' operation ('urem_ln21', loop_perfect.cpp:21) [38]  (0.837 ns)

 <State 15>: 0.837ns
The critical path consists of the following:
	'urem' operation ('urem_ln21', loop_perfect.cpp:21) [38]  (0.837 ns)

 <State 16>: 1.84ns
The critical path consists of the following:
	'mul' operation of DSP[68] ('mul_ln1559') [68]  (0 ns)
	'sub' operation ('sub_ln1559') [70]  (0.838 ns)
	'select' operation ('select_ln1559') [74]  (0 ns)
	'sub' operation ('sub_ln1559_1') [75]  (0.706 ns)
	'select' operation ('select_ln1559_1') [76]  (0.293 ns)

 <State 17>: 1.5ns
The critical path consists of the following:
	'urem' operation ('urem_ln21', loop_perfect.cpp:21) [38]  (0.837 ns)
	'getelementptr' operation ('B_1_addr', loop_perfect.cpp:29) [95]  (0 ns)
	'store' operation ('store_ln31', loop_perfect.cpp:31) of constant 0 on array 'B_1' [96]  (0.667 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
