Running: xsim.dir/Parameter_In_Verilog_Tb_behav/xsimk.exe -simmode gui -wdb Parameter_In_Verilog_Tb_behav.wdb -simrunnum 0 -socket 62963
Design successfully loaded
Design Loading Memory Usage: 6656 KB (Peak: 6656 KB)
Design Loading CPU Usage: 0 ms
Simulation completed
Simulation Memory Usage: 7344 KB (Peak: 7344 KB)
Simulation CPU Usage: 0 ms
