# vsim work.pix_bin_comp 
# Start time: 13:07:53 on Jul 12,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.pix_bin_comp(behav)
add wave *
run
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 8 (7 downto 0). Right is 9 (8 downto 0).
#    Time: 0 ps  Iteration: 0  Process: /pix_bin_comp/line__92 File: ../sinhnn/pix_bin_comp.vhd
# Fatal error in Architecture behav at ../sinhnn/pix_bin_comp.vhd line 92
# 
# HDL call sequence:
# Stopped at ../sinhnn/pix_bin_comp.vhd 92 Architecture behav
# 
# End time: 13:08:28 on Jul 12,2017, Elapsed time: 0:00:35
# Errors: 2, Warnings: 0
