

================================================================
== Vitis HLS Report for 'entry_proc'
================================================================
* Date:           Tue Feb 20 09:49:07 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu4ev-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  13.75 ns|  2.167 ns|     3.71 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.16>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %dpYUVCoef_val39_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 2 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%dpYUVCoef_val39_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %dpYUVCoef_val39"   --->   Operation 3 'read' 'dpYUVCoef_val39_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%dpDynamicRange_val38_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %dpDynamicRange_val38"   --->   Operation 4 'read' 'dpDynamicRange_val38_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%boxColorB_val37_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %boxColorB_val37"   --->   Operation 5 'read' 'boxColorB_val37_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%boxColorG_val36_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %boxColorG_val36"   --->   Operation 6 'read' 'boxColorG_val36_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%boxColorR_val35_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %boxColorR_val35"   --->   Operation 7 'read' 'boxColorR_val35_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%boxSize_val34_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %boxSize_val34"   --->   Operation 8 'read' 'boxSize_val34_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%ZplateVerContDelta_val33_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %ZplateVerContDelta_val33"   --->   Operation 9 'read' 'ZplateVerContDelta_val33_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%ZplateVerContStart_val32_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %ZplateVerContStart_val32"   --->   Operation 10 'read' 'ZplateVerContStart_val32_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%ZplateHorContDelta_val31_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %ZplateHorContDelta_val31"   --->   Operation 11 'read' 'ZplateHorContDelta_val31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%ZplateHorContStart_val30_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %ZplateHorContStart_val30"   --->   Operation 12 'read' 'ZplateHorContStart_val30_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%crossHairY_val29_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %crossHairY_val29"   --->   Operation 13 'read' 'crossHairY_val29_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%crossHairX_val28_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %crossHairX_val28"   --->   Operation 14 'read' 'crossHairX_val28_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%motionSpeed_val23_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %motionSpeed_val23"   --->   Operation 15 'read' 'motionSpeed_val23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%maskId_val21_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %maskId_val21"   --->   Operation 16 'read' 'maskId_val21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%ovrlayId_val20_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %ovrlayId_val20"   --->   Operation 17 'read' 'ovrlayId_val20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%bckgndId_val19_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %bckgndId_val19"   --->   Operation 18 'read' 'bckgndId_val19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%passthruEndY_val16_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %passthruEndY_val16"   --->   Operation 19 'read' 'passthruEndY_val16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%passthruEndX_val15_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %passthruEndX_val15"   --->   Operation 20 'read' 'passthruEndX_val15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%passthruStartY_val14_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %passthruStartY_val14"   --->   Operation 21 'read' 'passthruStartY_val14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%passthruStartX_val13_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %passthruStartX_val13"   --->   Operation 22 'read' 'passthruStartX_val13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%fid_in_val12_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %fid_in_val12"   --->   Operation 23 'read' 'fid_in_val12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%field_id_val11_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %field_id_val11"   --->   Operation 24 'read' 'field_id_val11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (2.16ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i8P0A, i8 %dpYUVCoef_val39_c, i8 %dpYUVCoef_val39_read"   --->   Operation 25 'write' 'write_ln0' <Predicate = true> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %dpDynamicRange_val38_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (2.16ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i8P0A, i8 %dpDynamicRange_val38_c, i8 %dpDynamicRange_val38_read"   --->   Operation 27 'write' 'write_ln0' <Predicate = true> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %boxColorB_val37_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (2.16ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i8P0A, i8 %boxColorB_val37_c, i8 %boxColorB_val37_read"   --->   Operation 29 'write' 'write_ln0' <Predicate = true> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %boxColorG_val36_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (2.16ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i8P0A, i8 %boxColorG_val36_c, i8 %boxColorG_val36_read"   --->   Operation 31 'write' 'write_ln0' <Predicate = true> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %boxColorR_val35_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (2.16ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i8P0A, i8 %boxColorR_val35_c, i8 %boxColorR_val35_read"   --->   Operation 33 'write' 'write_ln0' <Predicate = true> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %boxSize_val34_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (2.16ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %boxSize_val34_c, i16 %boxSize_val34_read"   --->   Operation 35 'write' 'write_ln0' <Predicate = true> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 4> <FIFO>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %ZplateVerContDelta_val33_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (2.16ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %ZplateVerContDelta_val33_c, i16 %ZplateVerContDelta_val33_read"   --->   Operation 37 'write' 'write_ln0' <Predicate = true> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %ZplateVerContStart_val32_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (2.16ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %ZplateVerContStart_val32_c, i16 %ZplateVerContStart_val32_read"   --->   Operation 39 'write' 'write_ln0' <Predicate = true> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %ZplateHorContDelta_val31_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (2.16ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %ZplateHorContDelta_val31_c, i16 %ZplateHorContDelta_val31_read"   --->   Operation 41 'write' 'write_ln0' <Predicate = true> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %ZplateHorContStart_val30_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (2.16ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %ZplateHorContStart_val30_c, i16 %ZplateHorContStart_val30_read"   --->   Operation 43 'write' 'write_ln0' <Predicate = true> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %crossHairY_val29_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (2.16ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %crossHairY_val29_c, i16 %crossHairY_val29_read"   --->   Operation 45 'write' 'write_ln0' <Predicate = true> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 4> <FIFO>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %crossHairX_val28_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (2.16ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %crossHairX_val28_c, i16 %crossHairX_val28_read"   --->   Operation 47 'write' 'write_ln0' <Predicate = true> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 4> <FIFO>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %motionSpeed_val23_c18, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (2.16ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i8P0A, i8 %motionSpeed_val23_c18, i8 %motionSpeed_val23_read"   --->   Operation 49 'write' 'write_ln0' <Predicate = true> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %maskId_val21_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (2.16ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i8P0A, i8 %maskId_val21_c, i8 %maskId_val21_read"   --->   Operation 51 'write' 'write_ln0' <Predicate = true> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ovrlayId_val20_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (2.16ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i8P0A, i8 %ovrlayId_val20_c, i8 %ovrlayId_val20_read"   --->   Operation 53 'write' 'write_ln0' <Predicate = true> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %bckgndId_val19_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (2.16ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i8P0A, i8 %bckgndId_val19_c, i8 %bckgndId_val19_read"   --->   Operation 55 'write' 'write_ln0' <Predicate = true> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %passthruEndY_val16_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (2.16ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %passthruEndY_val16_c, i16 %passthruEndY_val16_read"   --->   Operation 57 'write' 'write_ln0' <Predicate = true> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %passthruEndX_val15_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (2.16ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %passthruEndX_val15_c, i16 %passthruEndX_val15_read"   --->   Operation 59 'write' 'write_ln0' <Predicate = true> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %passthruStartY_val14_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (2.16ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %passthruStartY_val14_c, i16 %passthruStartY_val14_read"   --->   Operation 61 'write' 'write_ln0' <Predicate = true> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %passthruStartX_val13_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (2.16ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %passthruStartX_val13_c, i16 %passthruStartX_val13_read"   --->   Operation 63 'write' 'write_ln0' <Predicate = true> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %fid_in_val12_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (2.15ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i1P0A, i1 %fid_in_val12_c, i1 %fid_in_val12_read"   --->   Operation 65 'write' 'write_ln0' <Predicate = true> <Delay = 2.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 5> <FIFO>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %field_id_val11_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (2.15ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %field_id_val11_c, i16 %field_id_val11_read"   --->   Operation 67 'write' 'write_ln0' <Predicate = true> <Delay = 2.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 5> <FIFO>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 68 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ field_id_val11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ field_id_val11_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fid_in_val12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ fid_in_val12_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ passthruStartX_val13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ passthruStartX_val13_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ passthruStartY_val14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ passthruStartY_val14_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ passthruEndX_val15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ passthruEndX_val15_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ passthruEndY_val16]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ passthruEndY_val16_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ bckgndId_val19]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bckgndId_val19_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ovrlayId_val20]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ovrlayId_val20_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ maskId_val21]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ maskId_val21_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ motionSpeed_val23]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ motionSpeed_val23_c18]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ crossHairX_val28]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ crossHairX_val28_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ crossHairY_val29]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ crossHairY_val29_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ZplateHorContStart_val30]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ZplateHorContStart_val30_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ZplateHorContDelta_val31]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ZplateHorContDelta_val31_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ZplateVerContStart_val32]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ZplateVerContStart_val32_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ZplateVerContDelta_val33]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ZplateVerContDelta_val33_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ boxSize_val34]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ boxSize_val34_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ boxColorR_val35]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ boxColorR_val35_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ boxColorG_val36]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ boxColorG_val36_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ boxColorB_val37]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ boxColorB_val37_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dpDynamicRange_val38]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dpDynamicRange_val38_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dpYUVCoef_val39]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dpYUVCoef_val39_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0             (specinterface) [ 00]
dpYUVCoef_val39_read          (read         ) [ 00]
dpDynamicRange_val38_read     (read         ) [ 00]
boxColorB_val37_read          (read         ) [ 00]
boxColorG_val36_read          (read         ) [ 00]
boxColorR_val35_read          (read         ) [ 00]
boxSize_val34_read            (read         ) [ 00]
ZplateVerContDelta_val33_read (read         ) [ 00]
ZplateVerContStart_val32_read (read         ) [ 00]
ZplateHorContDelta_val31_read (read         ) [ 00]
ZplateHorContStart_val30_read (read         ) [ 00]
crossHairY_val29_read         (read         ) [ 00]
crossHairX_val28_read         (read         ) [ 00]
motionSpeed_val23_read        (read         ) [ 00]
maskId_val21_read             (read         ) [ 00]
ovrlayId_val20_read           (read         ) [ 00]
bckgndId_val19_read           (read         ) [ 00]
passthruEndY_val16_read       (read         ) [ 00]
passthruEndX_val15_read       (read         ) [ 00]
passthruStartY_val14_read     (read         ) [ 00]
passthruStartX_val13_read     (read         ) [ 00]
fid_in_val12_read             (read         ) [ 00]
field_id_val11_read           (read         ) [ 00]
write_ln0                     (write        ) [ 00]
specinterface_ln0             (specinterface) [ 00]
write_ln0                     (write        ) [ 00]
specinterface_ln0             (specinterface) [ 00]
write_ln0                     (write        ) [ 00]
specinterface_ln0             (specinterface) [ 00]
write_ln0                     (write        ) [ 00]
specinterface_ln0             (specinterface) [ 00]
write_ln0                     (write        ) [ 00]
specinterface_ln0             (specinterface) [ 00]
write_ln0                     (write        ) [ 00]
specinterface_ln0             (specinterface) [ 00]
write_ln0                     (write        ) [ 00]
specinterface_ln0             (specinterface) [ 00]
write_ln0                     (write        ) [ 00]
specinterface_ln0             (specinterface) [ 00]
write_ln0                     (write        ) [ 00]
specinterface_ln0             (specinterface) [ 00]
write_ln0                     (write        ) [ 00]
specinterface_ln0             (specinterface) [ 00]
write_ln0                     (write        ) [ 00]
specinterface_ln0             (specinterface) [ 00]
write_ln0                     (write        ) [ 00]
specinterface_ln0             (specinterface) [ 00]
write_ln0                     (write        ) [ 00]
specinterface_ln0             (specinterface) [ 00]
write_ln0                     (write        ) [ 00]
specinterface_ln0             (specinterface) [ 00]
write_ln0                     (write        ) [ 00]
specinterface_ln0             (specinterface) [ 00]
write_ln0                     (write        ) [ 00]
specinterface_ln0             (specinterface) [ 00]
write_ln0                     (write        ) [ 00]
specinterface_ln0             (specinterface) [ 00]
write_ln0                     (write        ) [ 00]
specinterface_ln0             (specinterface) [ 00]
write_ln0                     (write        ) [ 00]
specinterface_ln0             (specinterface) [ 00]
write_ln0                     (write        ) [ 00]
specinterface_ln0             (specinterface) [ 00]
write_ln0                     (write        ) [ 00]
specinterface_ln0             (specinterface) [ 00]
write_ln0                     (write        ) [ 00]
ret_ln0                       (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="field_id_val11">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="field_id_val11"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="field_id_val11_c">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="field_id_val11_c"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fid_in_val12">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fid_in_val12"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fid_in_val12_c">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fid_in_val12_c"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="passthruStartX_val13">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="passthruStartX_val13"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="passthruStartX_val13_c">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="passthruStartX_val13_c"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="passthruStartY_val14">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="passthruStartY_val14"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="passthruStartY_val14_c">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="passthruStartY_val14_c"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="passthruEndX_val15">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="passthruEndX_val15"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="passthruEndX_val15_c">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="passthruEndX_val15_c"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="passthruEndY_val16">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="passthruEndY_val16"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="passthruEndY_val16_c">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="passthruEndY_val16_c"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="bckgndId_val19">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bckgndId_val19"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="bckgndId_val19_c">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bckgndId_val19_c"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="ovrlayId_val20">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ovrlayId_val20"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="ovrlayId_val20_c">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ovrlayId_val20_c"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="maskId_val21">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="maskId_val21"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="maskId_val21_c">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="maskId_val21_c"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="motionSpeed_val23">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="motionSpeed_val23"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="motionSpeed_val23_c18">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="motionSpeed_val23_c18"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="crossHairX_val28">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crossHairX_val28"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="crossHairX_val28_c">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crossHairX_val28_c"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="crossHairY_val29">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crossHairY_val29"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="crossHairY_val29_c">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crossHairY_val29_c"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="ZplateHorContStart_val30">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ZplateHorContStart_val30"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="ZplateHorContStart_val30_c">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ZplateHorContStart_val30_c"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="ZplateHorContDelta_val31">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ZplateHorContDelta_val31"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="ZplateHorContDelta_val31_c">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ZplateHorContDelta_val31_c"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="ZplateVerContStart_val32">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ZplateVerContStart_val32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="ZplateVerContStart_val32_c">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ZplateVerContStart_val32_c"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="ZplateVerContDelta_val33">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ZplateVerContDelta_val33"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="ZplateVerContDelta_val33_c">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ZplateVerContDelta_val33_c"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="boxSize_val34">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxSize_val34"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="boxSize_val34_c">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxSize_val34_c"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="boxColorR_val35">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxColorR_val35"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="boxColorR_val35_c">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxColorR_val35_c"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="boxColorG_val36">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxColorG_val36"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="boxColorG_val36_c">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxColorG_val36_c"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="boxColorB_val37">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxColorB_val37"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="boxColorB_val37_c">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxColorB_val37_c"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="dpDynamicRange_val38">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dpDynamicRange_val38"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="dpDynamicRange_val38_c">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dpDynamicRange_val38_c"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="dpYUVCoef_val39">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dpYUVCoef_val39"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="dpYUVCoef_val39_c">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dpYUVCoef_val39_c"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="116" class="1004" name="dpYUVCoef_val39_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="8" slack="0"/>
<pin id="118" dir="0" index="1" bw="8" slack="0"/>
<pin id="119" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dpYUVCoef_val39_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="dpDynamicRange_val38_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8" slack="0"/>
<pin id="124" dir="0" index="1" bw="8" slack="0"/>
<pin id="125" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dpDynamicRange_val38_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="boxColorB_val37_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="0" index="1" bw="8" slack="0"/>
<pin id="131" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="boxColorB_val37_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="boxColorG_val36_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="0"/>
<pin id="136" dir="0" index="1" bw="8" slack="0"/>
<pin id="137" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="boxColorG_val36_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="boxColorR_val35_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="0"/>
<pin id="142" dir="0" index="1" bw="8" slack="0"/>
<pin id="143" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="boxColorR_val35_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="boxSize_val34_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="16" slack="0"/>
<pin id="148" dir="0" index="1" bw="16" slack="0"/>
<pin id="149" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="boxSize_val34_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="ZplateVerContDelta_val33_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="16" slack="0"/>
<pin id="154" dir="0" index="1" bw="16" slack="0"/>
<pin id="155" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ZplateVerContDelta_val33_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="ZplateVerContStart_val32_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="16" slack="0"/>
<pin id="160" dir="0" index="1" bw="16" slack="0"/>
<pin id="161" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ZplateVerContStart_val32_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="ZplateHorContDelta_val31_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="16" slack="0"/>
<pin id="166" dir="0" index="1" bw="16" slack="0"/>
<pin id="167" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ZplateHorContDelta_val31_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="ZplateHorContStart_val30_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="16" slack="0"/>
<pin id="172" dir="0" index="1" bw="16" slack="0"/>
<pin id="173" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ZplateHorContStart_val30_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="crossHairY_val29_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="16" slack="0"/>
<pin id="178" dir="0" index="1" bw="16" slack="0"/>
<pin id="179" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crossHairY_val29_read/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="crossHairX_val28_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="16" slack="0"/>
<pin id="184" dir="0" index="1" bw="16" slack="0"/>
<pin id="185" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crossHairX_val28_read/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="motionSpeed_val23_read_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="0"/>
<pin id="190" dir="0" index="1" bw="8" slack="0"/>
<pin id="191" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="motionSpeed_val23_read/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="maskId_val21_read_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="0"/>
<pin id="196" dir="0" index="1" bw="8" slack="0"/>
<pin id="197" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="maskId_val21_read/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="ovrlayId_val20_read_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="0"/>
<pin id="202" dir="0" index="1" bw="8" slack="0"/>
<pin id="203" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ovrlayId_val20_read/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="bckgndId_val19_read_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="0"/>
<pin id="208" dir="0" index="1" bw="8" slack="0"/>
<pin id="209" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bckgndId_val19_read/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="passthruEndY_val16_read_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="16" slack="0"/>
<pin id="214" dir="0" index="1" bw="16" slack="0"/>
<pin id="215" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="passthruEndY_val16_read/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="passthruEndX_val15_read_read_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="16" slack="0"/>
<pin id="220" dir="0" index="1" bw="16" slack="0"/>
<pin id="221" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="passthruEndX_val15_read/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="passthruStartY_val14_read_read_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="16" slack="0"/>
<pin id="226" dir="0" index="1" bw="16" slack="0"/>
<pin id="227" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="passthruStartY_val14_read/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="passthruStartX_val13_read_read_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="16" slack="0"/>
<pin id="232" dir="0" index="1" bw="16" slack="0"/>
<pin id="233" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="passthruStartX_val13_read/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="fid_in_val12_read_read_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fid_in_val12_read/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="field_id_val11_read_read_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="16" slack="0"/>
<pin id="244" dir="0" index="1" bw="16" slack="0"/>
<pin id="245" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="field_id_val11_read/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="write_ln0_write_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="0" slack="0"/>
<pin id="250" dir="0" index="1" bw="8" slack="0"/>
<pin id="251" dir="0" index="2" bw="8" slack="0"/>
<pin id="252" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="write_ln0_write_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="0" slack="0"/>
<pin id="258" dir="0" index="1" bw="8" slack="0"/>
<pin id="259" dir="0" index="2" bw="8" slack="0"/>
<pin id="260" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="write_ln0_write_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="0" slack="0"/>
<pin id="266" dir="0" index="1" bw="8" slack="0"/>
<pin id="267" dir="0" index="2" bw="8" slack="0"/>
<pin id="268" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="write_ln0_write_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="0" slack="0"/>
<pin id="274" dir="0" index="1" bw="8" slack="0"/>
<pin id="275" dir="0" index="2" bw="8" slack="0"/>
<pin id="276" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="write_ln0_write_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="0" slack="0"/>
<pin id="282" dir="0" index="1" bw="8" slack="0"/>
<pin id="283" dir="0" index="2" bw="8" slack="0"/>
<pin id="284" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="write_ln0_write_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="0" slack="0"/>
<pin id="290" dir="0" index="1" bw="16" slack="0"/>
<pin id="291" dir="0" index="2" bw="16" slack="0"/>
<pin id="292" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="write_ln0_write_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="0" slack="0"/>
<pin id="298" dir="0" index="1" bw="16" slack="0"/>
<pin id="299" dir="0" index="2" bw="16" slack="0"/>
<pin id="300" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="write_ln0_write_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="0" slack="0"/>
<pin id="306" dir="0" index="1" bw="16" slack="0"/>
<pin id="307" dir="0" index="2" bw="16" slack="0"/>
<pin id="308" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="write_ln0_write_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="0" slack="0"/>
<pin id="314" dir="0" index="1" bw="16" slack="0"/>
<pin id="315" dir="0" index="2" bw="16" slack="0"/>
<pin id="316" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="write_ln0_write_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="0" slack="0"/>
<pin id="322" dir="0" index="1" bw="16" slack="0"/>
<pin id="323" dir="0" index="2" bw="16" slack="0"/>
<pin id="324" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="write_ln0_write_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="0" slack="0"/>
<pin id="330" dir="0" index="1" bw="16" slack="0"/>
<pin id="331" dir="0" index="2" bw="16" slack="0"/>
<pin id="332" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="write_ln0_write_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="0" slack="0"/>
<pin id="338" dir="0" index="1" bw="16" slack="0"/>
<pin id="339" dir="0" index="2" bw="16" slack="0"/>
<pin id="340" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="write_ln0_write_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="0" slack="0"/>
<pin id="346" dir="0" index="1" bw="8" slack="0"/>
<pin id="347" dir="0" index="2" bw="8" slack="0"/>
<pin id="348" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="write_ln0_write_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="0" slack="0"/>
<pin id="354" dir="0" index="1" bw="8" slack="0"/>
<pin id="355" dir="0" index="2" bw="8" slack="0"/>
<pin id="356" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="write_ln0_write_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="0" slack="0"/>
<pin id="362" dir="0" index="1" bw="8" slack="0"/>
<pin id="363" dir="0" index="2" bw="8" slack="0"/>
<pin id="364" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="write_ln0_write_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="0" slack="0"/>
<pin id="370" dir="0" index="1" bw="8" slack="0"/>
<pin id="371" dir="0" index="2" bw="8" slack="0"/>
<pin id="372" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="write_ln0_write_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="0" slack="0"/>
<pin id="378" dir="0" index="1" bw="16" slack="0"/>
<pin id="379" dir="0" index="2" bw="16" slack="0"/>
<pin id="380" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="write_ln0_write_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="0" slack="0"/>
<pin id="386" dir="0" index="1" bw="16" slack="0"/>
<pin id="387" dir="0" index="2" bw="16" slack="0"/>
<pin id="388" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="write_ln0_write_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="0" slack="0"/>
<pin id="394" dir="0" index="1" bw="16" slack="0"/>
<pin id="395" dir="0" index="2" bw="16" slack="0"/>
<pin id="396" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="write_ln0_write_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="0" slack="0"/>
<pin id="402" dir="0" index="1" bw="16" slack="0"/>
<pin id="403" dir="0" index="2" bw="16" slack="0"/>
<pin id="404" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="write_ln0_write_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="0" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="0" index="2" bw="1" slack="0"/>
<pin id="412" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="write_ln0_write_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="0" slack="0"/>
<pin id="418" dir="0" index="1" bw="16" slack="0"/>
<pin id="419" dir="0" index="2" bw="16" slack="0"/>
<pin id="420" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="120"><net_src comp="104" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="84" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="104" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="80" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="104" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="76" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="104" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="72" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="104" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="68" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="106" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="64" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="106" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="60" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="106" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="56" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="106" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="52" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="106" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="48" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="106" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="44" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="106" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="40" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="104" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="36" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="104" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="32" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="104" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="28" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="104" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="24" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="106" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="20" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="106" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="16" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="106" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="12" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="106" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="8" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="108" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="4" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="106" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="0" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="253"><net_src comp="110" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="86" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="116" pin="2"/><net_sink comp="248" pin=2"/></net>

<net id="261"><net_src comp="110" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="82" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="122" pin="2"/><net_sink comp="256" pin=2"/></net>

<net id="269"><net_src comp="110" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="78" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="128" pin="2"/><net_sink comp="264" pin=2"/></net>

<net id="277"><net_src comp="110" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="74" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="279"><net_src comp="134" pin="2"/><net_sink comp="272" pin=2"/></net>

<net id="285"><net_src comp="110" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="70" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="287"><net_src comp="140" pin="2"/><net_sink comp="280" pin=2"/></net>

<net id="293"><net_src comp="112" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="66" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="295"><net_src comp="146" pin="2"/><net_sink comp="288" pin=2"/></net>

<net id="301"><net_src comp="112" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="62" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="152" pin="2"/><net_sink comp="296" pin=2"/></net>

<net id="309"><net_src comp="112" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="58" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="311"><net_src comp="158" pin="2"/><net_sink comp="304" pin=2"/></net>

<net id="317"><net_src comp="112" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="54" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="319"><net_src comp="164" pin="2"/><net_sink comp="312" pin=2"/></net>

<net id="325"><net_src comp="112" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="50" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="327"><net_src comp="170" pin="2"/><net_sink comp="320" pin=2"/></net>

<net id="333"><net_src comp="112" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="46" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="335"><net_src comp="176" pin="2"/><net_sink comp="328" pin=2"/></net>

<net id="341"><net_src comp="112" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="42" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="343"><net_src comp="182" pin="2"/><net_sink comp="336" pin=2"/></net>

<net id="349"><net_src comp="110" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="38" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="351"><net_src comp="188" pin="2"/><net_sink comp="344" pin=2"/></net>

<net id="357"><net_src comp="110" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="34" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="359"><net_src comp="194" pin="2"/><net_sink comp="352" pin=2"/></net>

<net id="365"><net_src comp="110" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="30" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="367"><net_src comp="200" pin="2"/><net_sink comp="360" pin=2"/></net>

<net id="373"><net_src comp="110" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="26" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="375"><net_src comp="206" pin="2"/><net_sink comp="368" pin=2"/></net>

<net id="381"><net_src comp="112" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="22" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="383"><net_src comp="212" pin="2"/><net_sink comp="376" pin=2"/></net>

<net id="389"><net_src comp="112" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="18" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="391"><net_src comp="218" pin="2"/><net_sink comp="384" pin=2"/></net>

<net id="397"><net_src comp="112" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="14" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="399"><net_src comp="224" pin="2"/><net_sink comp="392" pin=2"/></net>

<net id="405"><net_src comp="112" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="10" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="407"><net_src comp="230" pin="2"/><net_sink comp="400" pin=2"/></net>

<net id="413"><net_src comp="114" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="6" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="415"><net_src comp="236" pin="2"/><net_sink comp="408" pin=2"/></net>

<net id="421"><net_src comp="112" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="2" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="423"><net_src comp="242" pin="2"/><net_sink comp="416" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: field_id_val11_c | {1 }
	Port: fid_in_val12_c | {1 }
	Port: passthruStartX_val13_c | {1 }
	Port: passthruStartY_val14_c | {1 }
	Port: passthruEndX_val15_c | {1 }
	Port: passthruEndY_val16_c | {1 }
	Port: bckgndId_val19_c | {1 }
	Port: ovrlayId_val20_c | {1 }
	Port: maskId_val21_c | {1 }
	Port: motionSpeed_val23_c18 | {1 }
	Port: crossHairX_val28_c | {1 }
	Port: crossHairY_val29_c | {1 }
	Port: ZplateHorContStart_val30_c | {1 }
	Port: ZplateHorContDelta_val31_c | {1 }
	Port: ZplateVerContStart_val32_c | {1 }
	Port: ZplateVerContDelta_val33_c | {1 }
	Port: boxSize_val34_c | {1 }
	Port: boxColorR_val35_c | {1 }
	Port: boxColorG_val36_c | {1 }
	Port: boxColorB_val37_c | {1 }
	Port: dpDynamicRange_val38_c | {1 }
	Port: dpYUVCoef_val39_c | {1 }
 - Input state : 
	Port: entry_proc : field_id_val11 | {1 }
	Port: entry_proc : fid_in_val12 | {1 }
	Port: entry_proc : passthruStartX_val13 | {1 }
	Port: entry_proc : passthruStartY_val14 | {1 }
	Port: entry_proc : passthruEndX_val15 | {1 }
	Port: entry_proc : passthruEndY_val16 | {1 }
	Port: entry_proc : bckgndId_val19 | {1 }
	Port: entry_proc : ovrlayId_val20 | {1 }
	Port: entry_proc : maskId_val21 | {1 }
	Port: entry_proc : motionSpeed_val23 | {1 }
	Port: entry_proc : crossHairX_val28 | {1 }
	Port: entry_proc : crossHairY_val29 | {1 }
	Port: entry_proc : ZplateHorContStart_val30 | {1 }
	Port: entry_proc : ZplateHorContDelta_val31 | {1 }
	Port: entry_proc : ZplateVerContStart_val32 | {1 }
	Port: entry_proc : ZplateVerContDelta_val33 | {1 }
	Port: entry_proc : boxSize_val34 | {1 }
	Port: entry_proc : boxColorR_val35 | {1 }
	Port: entry_proc : boxColorG_val36 | {1 }
	Port: entry_proc : boxColorB_val37 | {1 }
	Port: entry_proc : dpDynamicRange_val38 | {1 }
	Port: entry_proc : dpYUVCoef_val39 | {1 }
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------|
| Operation|              Functional Unit              |
|----------|-------------------------------------------|
|          |      dpYUVCoef_val39_read_read_fu_116     |
|          |   dpDynamicRange_val38_read_read_fu_122   |
|          |      boxColorB_val37_read_read_fu_128     |
|          |      boxColorG_val36_read_read_fu_134     |
|          |      boxColorR_val35_read_read_fu_140     |
|          |       boxSize_val34_read_read_fu_146      |
|          | ZplateVerContDelta_val33_read_read_fu_152 |
|          | ZplateVerContStart_val32_read_read_fu_158 |
|          | ZplateHorContDelta_val31_read_read_fu_164 |
|          | ZplateHorContStart_val30_read_read_fu_170 |
|   read   |     crossHairY_val29_read_read_fu_176     |
|          |     crossHairX_val28_read_read_fu_182     |
|          |     motionSpeed_val23_read_read_fu_188    |
|          |       maskId_val21_read_read_fu_194       |
|          |      ovrlayId_val20_read_read_fu_200      |
|          |      bckgndId_val19_read_read_fu_206      |
|          |    passthruEndY_val16_read_read_fu_212    |
|          |    passthruEndX_val15_read_read_fu_218    |
|          |   passthruStartY_val14_read_read_fu_224   |
|          |   passthruStartX_val13_read_read_fu_230   |
|          |       fid_in_val12_read_read_fu_236       |
|          |      field_id_val11_read_read_fu_242      |
|----------|-------------------------------------------|
|          |           write_ln0_write_fu_248          |
|          |           write_ln0_write_fu_256          |
|          |           write_ln0_write_fu_264          |
|          |           write_ln0_write_fu_272          |
|          |           write_ln0_write_fu_280          |
|          |           write_ln0_write_fu_288          |
|          |           write_ln0_write_fu_296          |
|          |           write_ln0_write_fu_304          |
|          |           write_ln0_write_fu_312          |
|          |           write_ln0_write_fu_320          |
|   write  |           write_ln0_write_fu_328          |
|          |           write_ln0_write_fu_336          |
|          |           write_ln0_write_fu_344          |
|          |           write_ln0_write_fu_352          |
|          |           write_ln0_write_fu_360          |
|          |           write_ln0_write_fu_368          |
|          |           write_ln0_write_fu_376          |
|          |           write_ln0_write_fu_384          |
|          |           write_ln0_write_fu_392          |
|          |           write_ln0_write_fu_400          |
|          |           write_ln0_write_fu_408          |
|          |           write_ln0_write_fu_416          |
|----------|-------------------------------------------|
|   Total  |                                           |
|----------|-------------------------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
