

================================================================
== Vivado HLS Report for 'ethernet_axi'
================================================================
* Date:           Thu Jul 14 17:16:19 2022

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ProjEthernetAXI
* Solution:       SolutionX
* Product family: kintexu
* Target device:  xcku040-ffva1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.00|     2.321|        0.30|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   14|   14|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 1, D = 15, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.13>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%fsm_state_V_load = load i1* @fsm_state_V, align 1" [ethernet_axi.cpp:58]   --->   Operation 16 'load' 'fsm_state_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%axi_command_V_load = load i8* @axi_command_V, align 1" [ethernet_axi.cpp:104]   --->   Operation 17 'load' 'axi_command_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%t_V_3 = load i9* @read_len_V, align 2" [ethernet_axi.cpp:156]   --->   Operation 18 'load' 't_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %fsm_state_V_load, label %9, label %0" [ethernet_axi.cpp:58]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.axis.i64P.i8P.i1P(i64* %data_in_V_data_V, i8* %data_in_V_keep_V, i1* %data_in_V_last_V, i32 1)" [ethernet_axi.cpp:61]   --->   Operation 20 'nbreadreq' 'tmp' <Predicate = (!fsm_state_V_load)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %tmp, label %1, label %._crit_edge849" [ethernet_axi.cpp:61]   --->   Operation 21 'br' <Predicate = (!fsm_state_V_load)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty = call { i64, i8, i1 } @_ssdm_op_Read.axis.volatile.i64P.i8P.i1P(i64* %data_in_V_data_V, i8* %data_in_V_keep_V, i1* %data_in_V_last_V)" [ethernet_axi.cpp:62]   --->   Operation 22 'read' 'empty' <Predicate = (!fsm_state_V_load & tmp)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue { i64, i8, i1 } %empty, 0" [ethernet_axi.cpp:62]   --->   Operation 23 'extractvalue' 'tmp_data_V_1' <Predicate = (!fsm_state_V_load & tmp)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i64, i8, i1 } %empty, 2" [ethernet_axi.cpp:62]   --->   Operation 24 'extractvalue' 'tmp_last_V' <Predicate = (!fsm_state_V_load & tmp)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%t_V_1 = load i2* @word_count_V, align 1" [ethernet_axi.cpp:64]   --->   Operation 25 'load' 't_V_1' <Predicate = (!fsm_state_V_load & tmp)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.90ns)   --->   "switch i2 %t_V_1, label %5 [
    i2 0, label %2
    i2 1, label %3
    i2 -2, label %4
  ]" [ethernet_axi.cpp:64]   --->   Operation 26 'switch' <Predicate = (!fsm_state_V_load & tmp)> <Delay = 0.90>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_Result_10 = call i9 @_ssdm_op_PartSelect.i9.i64.i32.i32(i64 %tmp_data_V_1, i32 32, i32 40)" [ethernet_axi.cpp:86]   --->   Operation 27 'partselect' 'p_Result_10' <Predicate = (!fsm_state_V_load & tmp & t_V_1 == 2)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.83ns)   --->   "store i9 %p_Result_10, i9* @read_len_V, align 2" [ethernet_axi.cpp:96]   --->   Operation 28 'store' <Predicate = (!fsm_state_V_load & tmp & t_V_1 == 2)> <Delay = 0.83>
ST_1 : Operation 29 [1/1] (0.91ns)   --->   "br label %7" [ethernet_axi.cpp:99]   --->   Operation 29 'br' <Predicate = (!fsm_state_V_load & tmp & t_V_1 == 2)> <Delay = 0.91>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_Result_9 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_1, i32 56, i32 63)" [ethernet_axi.cpp:78]   --->   Operation 30 'partselect' 'p_Result_9' <Predicate = (!fsm_state_V_load & tmp & t_V_1 == 1)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "store i8 %p_Result_9, i8* @axi_command_V, align 1" [ethernet_axi.cpp:78]   --->   Operation 31 'store' <Predicate = (!fsm_state_V_load & tmp & t_V_1 == 1)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.91ns)   --->   "br label %7" [ethernet_axi.cpp:81]   --->   Operation 32 'br' <Predicate = (!fsm_state_V_load & tmp & t_V_1 == 1)> <Delay = 0.91>
ST_1 : Operation 33 [1/1] (0.91ns)   --->   "br label %7" [ethernet_axi.cpp:71]   --->   Operation 33 'br' <Predicate = (!fsm_state_V_load & tmp & t_V_1 == 0)> <Delay = 0.91>
ST_1 : Operation 34 [1/1] (0.91ns)   --->   "br label %7" [ethernet_axi.cpp:110]   --->   Operation 34 'br' <Predicate = (!fsm_state_V_load & tmp & t_V_1 == 3)> <Delay = 0.91>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%word_count_V_flag = phi i1 [ false, %._crit_edge850 ], [ true, %4 ], [ true, %3 ], [ true, %2 ]"   --->   Operation 35 'phi' 'word_count_V_flag' <Predicate = (!fsm_state_V_load & tmp)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%word_count_V_new = phi i2 [ undef, %._crit_edge850 ], [ -1, %4 ], [ -2, %3 ], [ 1, %2 ]"   --->   Operation 36 'phi' 'word_count_V_new' <Predicate = (!fsm_state_V_load & tmp)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.83ns)   --->   "br i1 %tmp_last_V, label %8, label %._crit_edge852" [ethernet_axi.cpp:113]   --->   Operation 37 'br' <Predicate = (!fsm_state_V_load & tmp)> <Delay = 0.83>
ST_1 : Operation 38 [1/1] (0.83ns)   --->   "store i1 true, i1* @fsm_state_V, align 1" [ethernet_axi.cpp:115]   --->   Operation 38 'store' <Predicate = (!fsm_state_V_load & tmp & tmp_last_V)> <Delay = 0.83>
ST_1 : Operation 39 [1/1] (0.83ns)   --->   "br label %._crit_edge852" [ethernet_axi.cpp:116]   --->   Operation 39 'br' <Predicate = (!fsm_state_V_load & tmp & tmp_last_V)> <Delay = 0.83>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%word_count_V_flag_1 = phi i1 [ true, %8 ], [ %word_count_V_flag, %7 ]"   --->   Operation 40 'phi' 'word_count_V_flag_1' <Predicate = (!fsm_state_V_load & tmp)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%word_count_V_new_1 = phi i2 [ 0, %8 ], [ %word_count_V_new, %7 ]"   --->   Operation 41 'phi' 'word_count_V_new_1' <Predicate = (!fsm_state_V_load & tmp)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %word_count_V_flag_1, label %mergeST, label %._crit_edge852.new"   --->   Operation 42 'br' <Predicate = (!fsm_state_V_load & tmp)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "store i2 %word_count_V_new_1, i2* @word_count_V, align 1" [ethernet_axi.cpp:70]   --->   Operation 43 'store' <Predicate = (!fsm_state_V_load & tmp & word_count_V_flag_1)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%t_V = load i2* @send_word_count_V, align 1" [ethernet_axi.cpp:122]   --->   Operation 44 'load' 't_V' <Predicate = (fsm_state_V_load)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.90ns)   --->   "switch i2 %t_V, label %13 [
    i2 0, label %10
    i2 1, label %11
    i2 -2, label %12
  ]" [ethernet_axi.cpp:122]   --->   Operation 45 'switch' <Predicate = (fsm_state_V_load)> <Delay = 0.90>
ST_1 : Operation 46 [1/1] (1.00ns)   --->   "store i2 -1, i2* @send_word_count_V, align 1" [ethernet_axi.cpp:150]   --->   Operation 46 'store' <Predicate = (fsm_state_V_load & t_V == 2)> <Delay = 1.00>
ST_1 : Operation 47 [1/1] (1.00ns)   --->   "store i2 -2, i2* @send_word_count_V, align 1" [ethernet_axi.cpp:140]   --->   Operation 47 'store' <Predicate = (fsm_state_V_load & t_V == 1)> <Delay = 1.00>
ST_1 : Operation 48 [1/1] (1.00ns)   --->   "store i2 1, i2* @send_word_count_V, align 1" [ethernet_axi.cpp:129]   --->   Operation 48 'store' <Predicate = (fsm_state_V_load & t_V == 0)> <Delay = 1.00>
ST_1 : Operation 49 [1/1] (0.78ns)   --->   "%tmp_5 = icmp eq i8 %axi_command_V_load, 82" [ethernet_axi.cpp:156]   --->   Operation 49 'icmp' 'tmp_5' <Predicate = (fsm_state_V_load & t_V == 3)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %tmp_5, label %14, label %.critedge" [ethernet_axi.cpp:156]   --->   Operation 50 'br' <Predicate = (fsm_state_V_load & t_V == 3)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.82ns)   --->   "%tmp_s = icmp eq i9 %t_V_3, 0" [ethernet_axi.cpp:156]   --->   Operation 51 'icmp' 'tmp_s' <Predicate = (fsm_state_V_load & t_V == 3 & tmp_5)> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %._crit_edge853, label %15" [ethernet_axi.cpp:156]   --->   Operation 52 'br' <Predicate = (fsm_state_V_load & t_V == 3 & tmp_5)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.30ns)   --->   "%tmp_3 = add i9 %t_V_3, -1" [ethernet_axi.cpp:161]   --->   Operation 53 'add' 'tmp_3' <Predicate = (fsm_state_V_load & t_V == 3 & tmp_5 & !tmp_s)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.83ns)   --->   "store i9 %tmp_3, i9* @read_len_V, align 2" [ethernet_axi.cpp:161]   --->   Operation 54 'store' <Predicate = (fsm_state_V_load & t_V == 3 & tmp_5 & !tmp_s)> <Delay = 0.83>
ST_1 : Operation 55 [1/1] (1.00ns)   --->   "store i2 0, i2* @send_word_count_V, align 1" [ethernet_axi.cpp:177]   --->   Operation 55 'store' <Predicate = (fsm_state_V_load & t_V == 3 & tmp_s) | (fsm_state_V_load & t_V == 3 & !tmp_5)> <Delay = 1.00>
ST_1 : Operation 56 [1/1] (0.83ns)   --->   "store i1 false, i1* @fsm_state_V, align 1" [ethernet_axi.cpp:178]   --->   Operation 56 'store' <Predicate = (fsm_state_V_load & t_V == 3 & tmp_s) | (fsm_state_V_load & t_V == 3 & !tmp_5)> <Delay = 0.83>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%p_Result_11 = call i29 @_ssdm_op_PartSelect.i29.i64.i32.i32(i64 %tmp_data_V_1, i32 3, i32 31)" [ethernet_axi.cpp:90]   --->   Operation 57 'partselect' 'p_Result_11' <Predicate = (!fsm_state_V_load & tmp & t_V_1 == 2)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%p_4 = zext i29 %p_Result_11 to i32" [ethernet_axi.cpp:90]   --->   Operation 58 'zext' 'p_4' <Predicate = (!fsm_state_V_load & tmp & t_V_1 == 2)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.83ns)   --->   "store i32 %p_4, i32* @read_address_V, align 4" [ethernet_axi.cpp:95]   --->   Operation 59 'store' <Predicate = (!fsm_state_V_load & tmp & t_V_1 == 2)> <Delay = 0.83>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%mem_V_addr = getelementptr i64* %mem_V, i64 268435456" [ethernet_axi.cpp:168]   --->   Operation 60 'getelementptr' 'mem_V_addr' <Predicate = (fsm_state_V_load & t_V == 3 & !tmp_5)> <Delay = 0.00>
ST_2 : Operation 61 [7/7] (1.70ns)   --->   "%tmp_V_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %mem_V_addr, i32 1)" [ethernet_axi.cpp:168]   --->   Operation 61 'readreq' 'tmp_V_2_req' <Predicate = (fsm_state_V_load & t_V == 3 & !tmp_5)> <Delay = 1.70> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%t_V_2 = load i32* @read_address_V, align 4" [ethernet_axi.cpp:157]   --->   Operation 62 'load' 't_V_2' <Predicate = (fsm_state_V_load & t_V == 3 & tmp_5 & !tmp_s)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_1 = zext i32 %t_V_2 to i64" [ethernet_axi.cpp:157]   --->   Operation 63 'zext' 'tmp_1' <Predicate = (fsm_state_V_load & t_V == 3 & tmp_5 & !tmp_s)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%mem_V_addr_2 = getelementptr i64* %mem_V, i64 %tmp_1" [ethernet_axi.cpp:157]   --->   Operation 64 'getelementptr' 'mem_V_addr_2' <Predicate = (fsm_state_V_load & t_V == 3 & tmp_5 & !tmp_s)> <Delay = 0.00>
ST_2 : Operation 65 [7/7] (1.70ns)   --->   "%mem_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %mem_V_addr_2, i32 1)" [ethernet_axi.cpp:157]   --->   Operation 65 'readreq' 'mem_V_load_req' <Predicate = (fsm_state_V_load & t_V == 3 & tmp_5 & !tmp_s)> <Delay = 1.70> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 66 [1/1] (1.48ns)   --->   "%tmp_2 = add i32 %t_V_2, 1" [ethernet_axi.cpp:160]   --->   Operation 66 'add' 'tmp_2' <Predicate = (fsm_state_V_load & t_V == 3 & tmp_5 & !tmp_s)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.83ns)   --->   "store i32 %tmp_2, i32* @read_address_V, align 4" [ethernet_axi.cpp:160]   --->   Operation 67 'store' <Predicate = (fsm_state_V_load & t_V == 3 & tmp_5 & !tmp_s)> <Delay = 0.83>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%mem_V_addr_1 = getelementptr i64* %mem_V, i64 268435458" [ethernet_axi.cpp:166]   --->   Operation 68 'getelementptr' 'mem_V_addr_1' <Predicate = (fsm_state_V_load & t_V == 3 & tmp_5 & tmp_s)> <Delay = 0.00>
ST_2 : Operation 69 [7/7] (1.70ns)   --->   "%tmp_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %mem_V_addr_1, i32 1)" [ethernet_axi.cpp:166]   --->   Operation 69 'readreq' 'tmp_V_req' <Predicate = (fsm_state_V_load & t_V == 3 & tmp_5 & tmp_s)> <Delay = 1.70> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 1.70>
ST_3 : Operation 70 [6/7] (1.70ns)   --->   "%tmp_V_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %mem_V_addr, i32 1)" [ethernet_axi.cpp:168]   --->   Operation 70 'readreq' 'tmp_V_2_req' <Predicate = (fsm_state_V_load & t_V == 3 & !tmp_5)> <Delay = 1.70> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 71 [6/7] (1.70ns)   --->   "%mem_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %mem_V_addr_2, i32 1)" [ethernet_axi.cpp:157]   --->   Operation 71 'readreq' 'mem_V_load_req' <Predicate = (fsm_state_V_load & t_V == 3 & tmp_5 & !tmp_s)> <Delay = 1.70> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 72 [6/7] (1.70ns)   --->   "%tmp_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %mem_V_addr_1, i32 1)" [ethernet_axi.cpp:166]   --->   Operation 72 'readreq' 'tmp_V_req' <Predicate = (fsm_state_V_load & t_V == 3 & tmp_5 & tmp_s)> <Delay = 1.70> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 1.70>
ST_4 : Operation 73 [5/7] (1.70ns)   --->   "%tmp_V_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %mem_V_addr, i32 1)" [ethernet_axi.cpp:168]   --->   Operation 73 'readreq' 'tmp_V_2_req' <Predicate = (fsm_state_V_load & t_V == 3 & !tmp_5)> <Delay = 1.70> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 74 [5/7] (1.70ns)   --->   "%mem_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %mem_V_addr_2, i32 1)" [ethernet_axi.cpp:157]   --->   Operation 74 'readreq' 'mem_V_load_req' <Predicate = (fsm_state_V_load & t_V == 3 & tmp_5 & !tmp_s)> <Delay = 1.70> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 75 [5/7] (1.70ns)   --->   "%tmp_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %mem_V_addr_1, i32 1)" [ethernet_axi.cpp:166]   --->   Operation 75 'readreq' 'tmp_V_req' <Predicate = (fsm_state_V_load & t_V == 3 & tmp_5 & tmp_s)> <Delay = 1.70> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 1.70>
ST_5 : Operation 76 [4/7] (1.70ns)   --->   "%tmp_V_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %mem_V_addr, i32 1)" [ethernet_axi.cpp:168]   --->   Operation 76 'readreq' 'tmp_V_2_req' <Predicate = (fsm_state_V_load & t_V == 3 & !tmp_5)> <Delay = 1.70> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 77 [4/7] (1.70ns)   --->   "%mem_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %mem_V_addr_2, i32 1)" [ethernet_axi.cpp:157]   --->   Operation 77 'readreq' 'mem_V_load_req' <Predicate = (fsm_state_V_load & t_V == 3 & tmp_5 & !tmp_s)> <Delay = 1.70> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 78 [4/7] (1.70ns)   --->   "%tmp_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %mem_V_addr_1, i32 1)" [ethernet_axi.cpp:166]   --->   Operation 78 'readreq' 'tmp_V_req' <Predicate = (fsm_state_V_load & t_V == 3 & tmp_5 & tmp_s)> <Delay = 1.70> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 1.70>
ST_6 : Operation 79 [3/7] (1.70ns)   --->   "%tmp_V_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %mem_V_addr, i32 1)" [ethernet_axi.cpp:168]   --->   Operation 79 'readreq' 'tmp_V_2_req' <Predicate = (fsm_state_V_load & t_V == 3 & !tmp_5)> <Delay = 1.70> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 80 [3/7] (1.70ns)   --->   "%mem_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %mem_V_addr_2, i32 1)" [ethernet_axi.cpp:157]   --->   Operation 80 'readreq' 'mem_V_load_req' <Predicate = (fsm_state_V_load & t_V == 3 & tmp_5 & !tmp_s)> <Delay = 1.70> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 81 [3/7] (1.70ns)   --->   "%tmp_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %mem_V_addr_1, i32 1)" [ethernet_axi.cpp:166]   --->   Operation 81 'readreq' 'tmp_V_req' <Predicate = (fsm_state_V_load & t_V == 3 & tmp_5 & tmp_s)> <Delay = 1.70> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 1.70>
ST_7 : Operation 82 [2/7] (1.70ns)   --->   "%tmp_V_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %mem_V_addr, i32 1)" [ethernet_axi.cpp:168]   --->   Operation 82 'readreq' 'tmp_V_2_req' <Predicate = (fsm_state_V_load & t_V == 3 & !tmp_5)> <Delay = 1.70> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 83 [2/7] (1.70ns)   --->   "%mem_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %mem_V_addr_2, i32 1)" [ethernet_axi.cpp:157]   --->   Operation 83 'readreq' 'mem_V_load_req' <Predicate = (fsm_state_V_load & t_V == 3 & tmp_5 & !tmp_s)> <Delay = 1.70> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 84 [2/7] (1.70ns)   --->   "%tmp_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %mem_V_addr_1, i32 1)" [ethernet_axi.cpp:166]   --->   Operation 84 'readreq' 'tmp_V_req' <Predicate = (fsm_state_V_load & t_V == 3 & tmp_5 & tmp_s)> <Delay = 1.70> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.32>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%t_V_5 = load i9* @write_len_V, align 2" [ethernet_axi.cpp:104]   --->   Operation 85 'load' 't_V_5' <Predicate = (!fsm_state_V_load & tmp)> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.83ns)   --->   "store i32 %p_4, i32* @write_address_V, align 4" [ethernet_axi.cpp:90]   --->   Operation 86 'store' <Predicate = (!fsm_state_V_load & tmp & t_V_1 == 2)> <Delay = 0.83>
ST_8 : Operation 87 [1/1] (0.83ns)   --->   "store i9 %p_Result_10, i9* @write_len_V, align 2" [ethernet_axi.cpp:91]   --->   Operation 87 'store' <Predicate = (!fsm_state_V_load & tmp & t_V_1 == 2)> <Delay = 0.83>
ST_8 : Operation 88 [1/1] (0.78ns)   --->   "%tmp_9 = icmp ne i8 %axi_command_V_load, 87" [ethernet_axi.cpp:104]   --->   Operation 88 'icmp' 'tmp_9' <Predicate = (!fsm_state_V_load & tmp & t_V_1 == 3)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 89 [1/1] (0.82ns)   --->   "%tmp_4 = icmp eq i9 %t_V_5, 0" [ethernet_axi.cpp:104]   --->   Operation 89 'icmp' 'tmp_4' <Predicate = (!fsm_state_V_load & tmp & t_V_1 == 3)> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (0.33ns)   --->   "%or_cond = or i1 %tmp_9, %tmp_4" [ethernet_axi.cpp:104]   --->   Operation 90 'or' 'or_cond' <Predicate = (!fsm_state_V_load & tmp & t_V_1 == 3)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %._crit_edge850, label %6" [ethernet_axi.cpp:104]   --->   Operation 91 'br' <Predicate = (!fsm_state_V_load & tmp & t_V_1 == 3)> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%t_V_4 = load i32* @write_address_V, align 4" [ethernet_axi.cpp:105]   --->   Operation 92 'load' 't_V_4' <Predicate = (!fsm_state_V_load & tmp & t_V_1 == 3 & !or_cond)> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (1.48ns)   --->   "%tmp_6 = add i32 %t_V_4, 1" [ethernet_axi.cpp:107]   --->   Operation 93 'add' 'tmp_6' <Predicate = (!fsm_state_V_load & tmp & t_V_1 == 3 & !or_cond)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [1/1] (0.83ns)   --->   "store i32 %tmp_6, i32* @write_address_V, align 4" [ethernet_axi.cpp:107]   --->   Operation 94 'store' <Predicate = (!fsm_state_V_load & tmp & t_V_1 == 3 & !or_cond)> <Delay = 0.83>
ST_8 : Operation 95 [1/1] (1.30ns)   --->   "%tmp_7 = add i9 %t_V_5, -1" [ethernet_axi.cpp:108]   --->   Operation 95 'add' 'tmp_7' <Predicate = (!fsm_state_V_load & tmp & t_V_1 == 3 & !or_cond)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 96 [1/1] (0.83ns)   --->   "store i9 %tmp_7, i9* @write_len_V, align 2" [ethernet_axi.cpp:108]   --->   Operation 96 'store' <Predicate = (!fsm_state_V_load & tmp & t_V_1 == 3 & !or_cond)> <Delay = 0.83>
ST_8 : Operation 97 [1/7] (1.70ns)   --->   "%tmp_V_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %mem_V_addr, i32 1)" [ethernet_axi.cpp:168]   --->   Operation 97 'readreq' 'tmp_V_2_req' <Predicate = (fsm_state_V_load & t_V == 3 & !tmp_5)> <Delay = 1.70> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 98 [1/7] (1.70ns)   --->   "%mem_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %mem_V_addr_2, i32 1)" [ethernet_axi.cpp:157]   --->   Operation 98 'readreq' 'mem_V_load_req' <Predicate = (fsm_state_V_load & t_V == 3 & tmp_5 & !tmp_s)> <Delay = 1.70> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 99 [1/7] (1.70ns)   --->   "%tmp_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %mem_V_addr_1, i32 1)" [ethernet_axi.cpp:166]   --->   Operation 99 'readreq' 'tmp_V_req' <Predicate = (fsm_state_V_load & t_V == 3 & tmp_5 & tmp_s)> <Delay = 1.70> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 1.70>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_8 = zext i32 %t_V_4 to i64" [ethernet_axi.cpp:105]   --->   Operation 100 'zext' 'tmp_8' <Predicate = (!fsm_state_V_load & tmp & t_V_1 == 3 & !or_cond)> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%mem_V_addr_3 = getelementptr i64* %mem_V, i64 %tmp_8" [ethernet_axi.cpp:105]   --->   Operation 101 'getelementptr' 'mem_V_addr_3' <Predicate = (!fsm_state_V_load & tmp & t_V_1 == 3 & !or_cond)> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (1.70ns)   --->   "%mem_V_addr_3_req = call i1 @_ssdm_op_WriteReq.m_axi.i64P(i64* %mem_V_addr_3, i32 1)" [ethernet_axi.cpp:105]   --->   Operation 102 'writereq' 'mem_V_addr_3_req' <Predicate = (!fsm_state_V_load & tmp & t_V_1 == 3 & !or_cond)> <Delay = 1.70> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 103 [1/1] (1.70ns)   --->   "%tmp_V_2 = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %mem_V_addr)" [ethernet_axi.cpp:168]   --->   Operation 103 'read' 'tmp_V_2' <Predicate = (fsm_state_V_load & t_V == 3 & !tmp_5)> <Delay = 1.70> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_11 = trunc i64 %tmp_V_2 to i32" [ethernet_axi.cpp:168]   --->   Operation 104 'trunc' 'tmp_11' <Predicate = (fsm_state_V_load & t_V == 3 & !tmp_5)> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (1.70ns)   --->   "%mem_V_addr_2_read = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %mem_V_addr_2)" [ethernet_axi.cpp:157]   --->   Operation 105 'read' 'mem_V_addr_2_read' <Predicate = (fsm_state_V_load & t_V == 3 & tmp_5 & !tmp_s)> <Delay = 1.70> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 106 [1/1] (1.70ns)   --->   "%tmp_V = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %mem_V_addr_1)" [ethernet_axi.cpp:166]   --->   Operation 106 'read' 'tmp_V' <Predicate = (fsm_state_V_load & t_V == 3 & tmp_5 & tmp_s)> <Delay = 1.70> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_15 = trunc i64 %tmp_V to i32" [ethernet_axi.cpp:166]   --->   Operation 107 'trunc' 'tmp_15' <Predicate = (fsm_state_V_load & t_V == 3 & tmp_5 & tmp_s)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 1.70>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_14 = trunc i64 %tmp_data_V_1 to i32" [ethernet_axi.cpp:85]   --->   Operation 108 'trunc' 'tmp_14' <Predicate = (!fsm_state_V_load & tmp & t_V_1 == 2)> <Delay = 0.00>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "store i32 %tmp_14, i32* @axi_address_V, align 4" [ethernet_axi.cpp:85]   --->   Operation 109 'store' <Predicate = (!fsm_state_V_load & tmp & t_V_1 == 2)> <Delay = 0.00>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "store i9 %p_Result_10, i9* @axi_len_V, align 2" [ethernet_axi.cpp:86]   --->   Operation 110 'store' <Predicate = (!fsm_state_V_load & tmp & t_V_1 == 2)> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%p_Result_s = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %tmp_data_V_1, i32 32, i32 47)" [ethernet_axi.cpp:76]   --->   Operation 111 'partselect' 'p_Result_s' <Predicate = (!fsm_state_V_load & tmp & t_V_1 == 1)> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "store i16 %p_Result_s, i16* @mac_type_V, align 2" [ethernet_axi.cpp:76]   --->   Operation 112 'store' <Predicate = (!fsm_state_V_load & tmp & t_V_1 == 1)> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%p_Result_8 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_1, i32 48, i32 55)" [ethernet_axi.cpp:77]   --->   Operation 113 'partselect' 'p_Result_8' <Predicate = (!fsm_state_V_load & tmp & t_V_1 == 1)> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "store i8 %p_Result_8, i8* @ethernet_axi_id_V, align 1" [ethernet_axi.cpp:77]   --->   Operation 114 'store' <Predicate = (!fsm_state_V_load & tmp & t_V_1 == 1)> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (1.70ns)   --->   "call void @_ssdm_op_Write.m_axi.i64P(i64* %mem_V_addr_3, i64 %tmp_data_V_1, i8 -1)" [ethernet_axi.cpp:105]   --->   Operation 115 'write' <Predicate = (!fsm_state_V_load & tmp & t_V_1 == 3 & !or_cond)> <Delay = 1.70> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%p_Result_4 = call i64 @llvm.part.set.i64.i32(i64 undef, i32 %tmp_11, i32 0, i32 31)" [ethernet_axi.cpp:168]   --->   Operation 116 'partset' 'p_Result_4' <Predicate = (fsm_state_V_load & t_V == 3 & !tmp_5)> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.83ns)   --->   "br label %16"   --->   Operation 117 'br' <Predicate = (fsm_state_V_load & t_V == 3 & !tmp_5)> <Delay = 0.83>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%p_Result_12 = call i64 @llvm.part.set.i64.i32(i64 undef, i32 %tmp_15, i32 0, i32 31)" [ethernet_axi.cpp:166]   --->   Operation 118 'partset' 'p_Result_12' <Predicate = (fsm_state_V_load & t_V == 3 & tmp_5 & tmp_s)> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.83ns)   --->   "br label %16" [ethernet_axi.cpp:166]   --->   Operation 119 'br' <Predicate = (fsm_state_V_load & t_V == 3 & tmp_5 & tmp_s)> <Delay = 0.83>

State 11 <SV = 10> <Delay = 1.70>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "%p_Val2_s = load i48* @dest_address_V, align 8" [ethernet_axi.cpp:126]   --->   Operation 120 'load' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 121 [1/1] (0.00ns)   --->   "%p_Val2_2 = load i48* @src_address_V, align 8" [ethernet_axi.cpp:68]   --->   Operation 121 'load' 'p_Val2_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_13 = trunc i64 %tmp_data_V_1 to i32" [ethernet_axi.cpp:75]   --->   Operation 122 'trunc' 'tmp_13' <Predicate = (!fsm_state_V_load & tmp & t_V_1 == 1)> <Delay = 0.00>
ST_11 : Operation 123 [1/1] (0.00ns)   --->   "%p_Result_7 = call i48 @llvm.part.set.i48.i32(i48 %p_Val2_2, i32 %tmp_13, i32 16, i32 47)" [ethernet_axi.cpp:75]   --->   Operation 123 'partset' 'p_Result_7' <Predicate = (!fsm_state_V_load & tmp & t_V_1 == 1)> <Delay = 0.00>
ST_11 : Operation 124 [1/1] (0.83ns)   --->   "store i48 %p_Result_7, i48* @src_address_V, align 8" [ethernet_axi.cpp:75]   --->   Operation 124 'store' <Predicate = (!fsm_state_V_load & tmp & t_V_1 == 1)> <Delay = 0.83>
ST_11 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_12 = trunc i64 %tmp_data_V_1 to i48" [ethernet_axi.cpp:67]   --->   Operation 125 'trunc' 'tmp_12' <Predicate = (!fsm_state_V_load & tmp & t_V_1 == 0)> <Delay = 0.00>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "store i48 %tmp_12, i48* @dest_address_V, align 8" [ethernet_axi.cpp:67]   --->   Operation 126 'store' <Predicate = (!fsm_state_V_load & tmp & t_V_1 == 0)> <Delay = 0.00>
ST_11 : Operation 127 [1/1] (0.00ns)   --->   "%p_Result_6 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %tmp_data_V_1, i32 48, i32 63)" [ethernet_axi.cpp:68]   --->   Operation 127 'partselect' 'p_Result_6' <Predicate = (!fsm_state_V_load & tmp & t_V_1 == 0)> <Delay = 0.00>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%p_Result_5 = call i48 @llvm.part.set.i48.i16(i48 %p_Val2_2, i16 %p_Result_6, i32 0, i32 15)" [ethernet_axi.cpp:68]   --->   Operation 128 'partset' 'p_Result_5' <Predicate = (!fsm_state_V_load & tmp & t_V_1 == 0)> <Delay = 0.00>
ST_11 : Operation 129 [1/1] (0.83ns)   --->   "store i48 %p_Result_5, i48* @src_address_V, align 8" [ethernet_axi.cpp:68]   --->   Operation 129 'store' <Predicate = (!fsm_state_V_load & tmp & t_V_1 == 0)> <Delay = 0.83>
ST_11 : Operation 130 [5/5] (1.70ns)   --->   "%mem_V_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %mem_V_addr_3)" [ethernet_axi.cpp:105]   --->   Operation 130 'writeresp' 'mem_V_addr_3_resp' <Predicate = (!fsm_state_V_load & tmp & t_V_1 == 3 & !or_cond)> <Delay = 1.70> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%axi_address_V_load = load i32* @axi_address_V, align 4" [ethernet_axi.cpp:145]   --->   Operation 131 'load' 'axi_address_V_load' <Predicate = (fsm_state_V_load & t_V == 2)> <Delay = 0.00>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%axi_len_V_load = load i9* @axi_len_V, align 2" [ethernet_axi.cpp:146]   --->   Operation 132 'load' 'axi_len_V_load' <Predicate = (fsm_state_V_load & t_V == 2)> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%p_Result_3 = call i64 @_ssdm_op_BitConcatenate.i64.i23.i9.i32(i23 0, i9 %axi_len_V_load, i32 %axi_address_V_load)" [ethernet_axi.cpp:147]   --->   Operation 133 'bitconcatenate' 'p_Result_3' <Predicate = (fsm_state_V_load & t_V == 2)> <Delay = 0.00>
ST_11 : Operation 134 [1/1] (1.08ns)   --->   "br label %17" [ethernet_axi.cpp:151]   --->   Operation 134 'br' <Predicate = (fsm_state_V_load & t_V == 2)> <Delay = 1.08>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "%p_Result_1 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_s, i32 16, i32 47)" [ethernet_axi.cpp:134]   --->   Operation 135 'partselect' 'p_Result_1' <Predicate = (fsm_state_V_load & t_V == 1)> <Delay = 0.00>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%mac_type_V_load = load i16* @mac_type_V, align 2" [ethernet_axi.cpp:135]   --->   Operation 136 'load' 'mac_type_V_load' <Predicate = (fsm_state_V_load & t_V == 1)> <Delay = 0.00>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "%ethernet_axi_id_V_lo = load i8* @ethernet_axi_id_V, align 1" [ethernet_axi.cpp:136]   --->   Operation 137 'load' 'ethernet_axi_id_V_lo' <Predicate = (fsm_state_V_load & t_V == 1)> <Delay = 0.00>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "%p_Result_2 = call i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i16.i32(i8 %axi_command_V_load, i8 %ethernet_axi_id_V_lo, i16 %mac_type_V_load, i32 %p_Result_1)" [ethernet_axi.cpp:137]   --->   Operation 138 'bitconcatenate' 'p_Result_2' <Predicate = (fsm_state_V_load & t_V == 1)> <Delay = 0.00>
ST_11 : Operation 139 [1/1] (1.08ns)   --->   "br label %17" [ethernet_axi.cpp:141]   --->   Operation 139 'br' <Predicate = (fsm_state_V_load & t_V == 1)> <Delay = 1.08>
ST_11 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_10 = trunc i48 %p_Val2_s to i16" [ethernet_axi.cpp:126]   --->   Operation 140 'trunc' 'tmp_10' <Predicate = (fsm_state_V_load & t_V == 0)> <Delay = 0.00>
ST_11 : Operation 141 [1/1] (0.00ns)   --->   "%p_Result_s_15 = call i64 @_ssdm_op_BitConcatenate.i64.i16.i48(i16 %tmp_10, i48 %p_Val2_2)" [ethernet_axi.cpp:126]   --->   Operation 141 'bitconcatenate' 'p_Result_s_15' <Predicate = (fsm_state_V_load & t_V == 0)> <Delay = 0.00>
ST_11 : Operation 142 [1/1] (1.08ns)   --->   "br label %17" [ethernet_axi.cpp:130]   --->   Operation 142 'br' <Predicate = (fsm_state_V_load & t_V == 0)> <Delay = 1.08>
ST_11 : Operation 143 [1/1] (1.08ns)   --->   "br label %17" [ethernet_axi.cpp:162]   --->   Operation 143 'br' <Predicate = (fsm_state_V_load & t_V == 3 & tmp_5 & !tmp_s)> <Delay = 1.08>
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "%p_Val2_3 = phi i64 [ %p_Result_4, %.critedge ], [ %p_Result_12, %._crit_edge853 ]"   --->   Operation 144 'phi' 'p_Val2_3' <Predicate = (fsm_state_V_load & t_V == 3 & tmp_s) | (fsm_state_V_load & t_V == 3 & !tmp_5)> <Delay = 0.00>
ST_11 : Operation 145 [1/1] (0.00ns)   --->   "%p_Result_13 = call i64 @llvm.part.set.i64.i32(i64 %p_Val2_3, i32 -559038737, i32 32, i32 63)" [ethernet_axi.cpp:173]   --->   Operation 145 'partset' 'p_Result_13' <Predicate = (fsm_state_V_load & t_V == 3 & tmp_s) | (fsm_state_V_load & t_V == 3 & !tmp_5)> <Delay = 0.00>
ST_11 : Operation 146 [1/1] (1.08ns)   --->   "br label %17"   --->   Operation 146 'br' <Predicate = (fsm_state_V_load & t_V == 3 & tmp_s) | (fsm_state_V_load & t_V == 3 & !tmp_5)> <Delay = 1.08>

State 12 <SV = 11> <Delay = 1.70>
ST_12 : Operation 147 [4/5] (1.70ns)   --->   "%mem_V_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %mem_V_addr_3)" [ethernet_axi.cpp:105]   --->   Operation 147 'writeresp' 'mem_V_addr_3_resp' <Predicate = (!fsm_state_V_load & tmp & t_V_1 == 3 & !or_cond)> <Delay = 1.70> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_data_V = phi i64 [ %p_Result_3, %12 ], [ %p_Result_2, %11 ], [ %p_Result_s_15, %10 ], [ %p_Result_13, %16 ], [ %mem_V_addr_2_read, %15 ]"   --->   Operation 148 'phi' 'tmp_data_V' <Predicate = (fsm_state_V_load)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 1.70>
ST_13 : Operation 149 [3/5] (1.70ns)   --->   "%mem_V_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %mem_V_addr_3)" [ethernet_axi.cpp:105]   --->   Operation 149 'writeresp' 'mem_V_addr_3_resp' <Predicate = (!fsm_state_V_load & tmp & t_V_1 == 3 & !or_cond)> <Delay = 1.70> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 1.70>
ST_14 : Operation 150 [2/5] (1.70ns)   --->   "%mem_V_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %mem_V_addr_3)" [ethernet_axi.cpp:105]   --->   Operation 150 'writeresp' 'mem_V_addr_3_resp' <Predicate = (!fsm_state_V_load & tmp & t_V_1 == 3 & !or_cond)> <Delay = 1.70> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_last_V_1 = phi i1 [ false, %12 ], [ false, %11 ], [ false, %10 ], [ true, %16 ], [ false, %15 ]"   --->   Operation 151 'phi' 'tmp_last_V_1' <Predicate = (fsm_state_V_load)> <Delay = 0.00>
ST_14 : Operation 152 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P(i64* %data_out_V_data_V, i8* %data_out_V_keep_V, i1* %data_out_V_last_V, i64 %tmp_data_V, i8 -1, i1 %tmp_last_V_1)" [ethernet_axi.cpp:183]   --->   Operation 152 'write' <Predicate = (fsm_state_V_load)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 15 <SV = 14> <Delay = 1.70>
ST_15 : Operation 153 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %data_in_V_data_V), !map !108"   --->   Operation 153 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 154 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %data_in_V_keep_V), !map !112"   --->   Operation 154 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 155 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %data_in_V_last_V), !map !116"   --->   Operation 155 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 156 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %data_out_V_data_V), !map !120"   --->   Operation 156 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 157 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %data_out_V_keep_V), !map !124"   --->   Operation 157 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 158 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %data_out_V_last_V), !map !128"   --->   Operation 158 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 159 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %mem_V), !map !132"   --->   Operation 159 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 160 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @ethernet_axi_str) nounwind"   --->   Operation 160 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 161 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 2, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [ethernet_axi.cpp:30]   --->   Operation 161 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 162 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [ethernet_axi.cpp:31]   --->   Operation 162 'specinterface' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 163 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %data_in_V_data_V, i8* %data_in_V_keep_V, i1* %data_in_V_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [ethernet_axi.cpp:32]   --->   Operation 163 'specinterface' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 164 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %data_out_V_data_V, i8* %data_out_V_keep_V, i1* %data_out_V_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [ethernet_axi.cpp:33]   --->   Operation 164 'specinterface' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 165 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %mem_V, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 65536, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [ethernet_axi.cpp:34]   --->   Operation 165 'specinterface' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 166 [1/5] (1.70ns)   --->   "%mem_V_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %mem_V_addr_3)" [ethernet_axi.cpp:105]   --->   Operation 166 'writeresp' 'mem_V_addr_3_resp' <Predicate = (!fsm_state_V_load & tmp & t_V_1 == 3 & !or_cond)> <Delay = 1.70> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 167 [1/1] (0.00ns)   --->   "br label %._crit_edge850" [ethernet_axi.cpp:109]   --->   Operation 167 'br' <Predicate = (!fsm_state_V_load & tmp & t_V_1 == 3 & !or_cond)> <Delay = 0.00>
ST_15 : Operation 168 [1/1] (0.00ns)   --->   "br label %._crit_edge852.new"   --->   Operation 168 'br' <Predicate = (!fsm_state_V_load & tmp & word_count_V_flag_1)> <Delay = 0.00>
ST_15 : Operation 169 [1/1] (0.00ns)   --->   "br label %._crit_edge849" [ethernet_axi.cpp:117]   --->   Operation 169 'br' <Predicate = (!fsm_state_V_load & tmp)> <Delay = 0.00>
ST_15 : Operation 170 [1/1] (0.00ns)   --->   "br label %._crit_edge848" [ethernet_axi.cpp:118]   --->   Operation 170 'br' <Predicate = (!fsm_state_V_load)> <Delay = 0.00>
ST_15 : Operation 171 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P(i64* %data_out_V_data_V, i8* %data_out_V_keep_V, i1* %data_out_V_last_V, i64 %tmp_data_V, i8 -1, i1 %tmp_last_V_1)" [ethernet_axi.cpp:183]   --->   Operation 171 'write' <Predicate = (fsm_state_V_load)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_15 : Operation 172 [1/1] (0.00ns)   --->   "br label %._crit_edge848" [ethernet_axi.cpp:184]   --->   Operation 172 'br' <Predicate = (fsm_state_V_load)> <Delay = 0.00>
ST_15 : Operation 173 [1/1] (0.00ns)   --->   "ret void" [ethernet_axi.cpp:186]   --->   Operation 173 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ data_in_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_in_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_in_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_out_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ mem_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ fsm_state_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ dest_address_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ src_address_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ axi_command_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ read_len_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ word_count_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ write_len_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ mac_type_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ ethernet_axi_id_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ axi_address_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ axi_len_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ write_address_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ read_address_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ send_word_count_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
fsm_state_V_load     (load          ) [ 0111111111111111]
axi_command_V_load   (load          ) [ 0111111111110000]
t_V_3                (load          ) [ 0000000000000000]
StgValue_19          (br            ) [ 0000000000000000]
tmp                  (nbreadreq     ) [ 0111111111111111]
StgValue_21          (br            ) [ 0000000000000000]
empty                (read          ) [ 0000000000000000]
tmp_data_V_1         (extractvalue  ) [ 0111111111110000]
tmp_last_V           (extractvalue  ) [ 0100000000000000]
t_V_1                (load          ) [ 0111111111111111]
StgValue_26          (switch        ) [ 0000000000000000]
p_Result_10          (partselect    ) [ 0111111111100000]
StgValue_28          (store         ) [ 0000000000000000]
StgValue_29          (br            ) [ 0000000000000000]
p_Result_9           (partselect    ) [ 0000000000000000]
StgValue_31          (store         ) [ 0000000000000000]
StgValue_32          (br            ) [ 0000000000000000]
StgValue_33          (br            ) [ 0000000000000000]
StgValue_34          (br            ) [ 0000000000000000]
word_count_V_flag    (phi           ) [ 0000000000000000]
word_count_V_new     (phi           ) [ 0000000000000000]
StgValue_37          (br            ) [ 0000000000000000]
StgValue_38          (store         ) [ 0000000000000000]
StgValue_39          (br            ) [ 0000000000000000]
word_count_V_flag_1  (phi           ) [ 0111111111111111]
word_count_V_new_1   (phi           ) [ 0000000000000000]
StgValue_42          (br            ) [ 0000000000000000]
StgValue_43          (store         ) [ 0000000000000000]
t_V                  (load          ) [ 0111111111110000]
StgValue_45          (switch        ) [ 0000000000000000]
StgValue_46          (store         ) [ 0000000000000000]
StgValue_47          (store         ) [ 0000000000000000]
StgValue_48          (store         ) [ 0000000000000000]
tmp_5                (icmp          ) [ 0111111111110000]
StgValue_50          (br            ) [ 0000000000000000]
tmp_s                (icmp          ) [ 0111111111110000]
StgValue_52          (br            ) [ 0000000000000000]
tmp_3                (add           ) [ 0000000000000000]
StgValue_54          (store         ) [ 0000000000000000]
StgValue_55          (store         ) [ 0000000000000000]
StgValue_56          (store         ) [ 0000000000000000]
p_Result_11          (partselect    ) [ 0000000000000000]
p_4                  (zext          ) [ 0101111110000000]
StgValue_59          (store         ) [ 0000000000000000]
mem_V_addr           (getelementptr ) [ 0101111111000000]
t_V_2                (load          ) [ 0000000000000000]
tmp_1                (zext          ) [ 0000000000000000]
mem_V_addr_2         (getelementptr ) [ 0101111111000000]
tmp_2                (add           ) [ 0000000000000000]
StgValue_67          (store         ) [ 0000000000000000]
mem_V_addr_1         (getelementptr ) [ 0101111111000000]
t_V_5                (load          ) [ 0000000000000000]
StgValue_86          (store         ) [ 0000000000000000]
StgValue_87          (store         ) [ 0000000000000000]
tmp_9                (icmp          ) [ 0000000000000000]
tmp_4                (icmp          ) [ 0000000000000000]
or_cond              (or            ) [ 0100000011111111]
StgValue_91          (br            ) [ 0000000000000000]
t_V_4                (load          ) [ 0100000001000000]
tmp_6                (add           ) [ 0000000000000000]
StgValue_94          (store         ) [ 0000000000000000]
tmp_7                (add           ) [ 0000000000000000]
StgValue_96          (store         ) [ 0000000000000000]
tmp_V_2_req          (readreq       ) [ 0000000000000000]
mem_V_load_req       (readreq       ) [ 0000000000000000]
tmp_V_req            (readreq       ) [ 0000000000000000]
tmp_8                (zext          ) [ 0000000000000000]
mem_V_addr_3         (getelementptr ) [ 0100000000111111]
mem_V_addr_3_req     (writereq      ) [ 0000000000000000]
tmp_V_2              (read          ) [ 0000000000000000]
tmp_11               (trunc         ) [ 0100000000100000]
mem_V_addr_2_read    (read          ) [ 0100000000111000]
tmp_V                (read          ) [ 0000000000000000]
tmp_15               (trunc         ) [ 0100000000100000]
tmp_14               (trunc         ) [ 0000000000000000]
StgValue_109         (store         ) [ 0000000000000000]
StgValue_110         (store         ) [ 0000000000000000]
p_Result_s           (partselect    ) [ 0000000000000000]
StgValue_112         (store         ) [ 0000000000000000]
p_Result_8           (partselect    ) [ 0000000000000000]
StgValue_114         (store         ) [ 0000000000000000]
StgValue_115         (write         ) [ 0000000000000000]
p_Result_4           (partset       ) [ 0100000000110000]
StgValue_117         (br            ) [ 0100000000110000]
p_Result_12          (partset       ) [ 0100000000110000]
StgValue_119         (br            ) [ 0100000000110000]
p_Val2_s             (load          ) [ 0000000000000000]
p_Val2_2             (load          ) [ 0000000000000000]
tmp_13               (trunc         ) [ 0000000000000000]
p_Result_7           (partset       ) [ 0000000000000000]
StgValue_124         (store         ) [ 0000000000000000]
tmp_12               (trunc         ) [ 0000000000000000]
StgValue_126         (store         ) [ 0000000000000000]
p_Result_6           (partselect    ) [ 0000000000000000]
p_Result_5           (partset       ) [ 0000000000000000]
StgValue_129         (store         ) [ 0000000000000000]
axi_address_V_load   (load          ) [ 0000000000000000]
axi_len_V_load       (load          ) [ 0000000000000000]
p_Result_3           (bitconcatenate) [ 0100000000011000]
StgValue_134         (br            ) [ 0100000000011110]
p_Result_1           (partselect    ) [ 0000000000000000]
mac_type_V_load      (load          ) [ 0000000000000000]
ethernet_axi_id_V_lo (load          ) [ 0000000000000000]
p_Result_2           (bitconcatenate) [ 0100000000011000]
StgValue_139         (br            ) [ 0100000000011110]
tmp_10               (trunc         ) [ 0000000000000000]
p_Result_s_15        (bitconcatenate) [ 0100000000011000]
StgValue_142         (br            ) [ 0100000000011110]
StgValue_143         (br            ) [ 0100000000011110]
p_Val2_3             (phi           ) [ 0100000000010000]
p_Result_13          (partset       ) [ 0100000000011000]
StgValue_146         (br            ) [ 0100000000011110]
tmp_data_V           (phi           ) [ 0100000000001111]
tmp_last_V_1         (phi           ) [ 0100000000001111]
StgValue_153         (specbitsmap   ) [ 0000000000000000]
StgValue_154         (specbitsmap   ) [ 0000000000000000]
StgValue_155         (specbitsmap   ) [ 0000000000000000]
StgValue_156         (specbitsmap   ) [ 0000000000000000]
StgValue_157         (specbitsmap   ) [ 0000000000000000]
StgValue_158         (specbitsmap   ) [ 0000000000000000]
StgValue_159         (specbitsmap   ) [ 0000000000000000]
StgValue_160         (spectopmodule ) [ 0000000000000000]
StgValue_161         (specpipeline  ) [ 0000000000000000]
StgValue_162         (specinterface ) [ 0000000000000000]
StgValue_163         (specinterface ) [ 0000000000000000]
StgValue_164         (specinterface ) [ 0000000000000000]
StgValue_165         (specinterface ) [ 0000000000000000]
mem_V_addr_3_resp    (writeresp     ) [ 0000000000000000]
StgValue_167         (br            ) [ 0000000000000000]
StgValue_168         (br            ) [ 0000000000000000]
StgValue_169         (br            ) [ 0000000000000000]
StgValue_170         (br            ) [ 0000000000000000]
StgValue_171         (write         ) [ 0000000000000000]
StgValue_172         (br            ) [ 0000000000000000]
StgValue_173         (ret           ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_in_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_in_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_in_V_last_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_out_V_data_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_out_V_keep_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_out_V_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="mem_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="fsm_state_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fsm_state_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dest_address_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dest_address_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="src_address_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_address_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="axi_command_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axi_command_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="read_len_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_len_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="word_count_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="word_count_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="write_len_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_len_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="mac_type_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mac_type_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="ethernet_axi_id_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ethernet_axi_id_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="axi_address_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axi_address_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="axi_len_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axi_len_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="write_address_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_address_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="read_address_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_address_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="send_word_count_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="send_word_count_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i64P.i8P.i1P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i64P.i8P.i1P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i48.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i48.i16"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i23.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i8.i8.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i16.i48"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P.i8P.i1P"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ethernet_axi_str"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1004" name="tmp_nbreadreq_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="64" slack="0"/>
<pin id="167" dir="0" index="2" bw="8" slack="0"/>
<pin id="168" dir="0" index="3" bw="1" slack="0"/>
<pin id="169" dir="0" index="4" bw="1" slack="0"/>
<pin id="170" dir="1" index="5" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="empty_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="73" slack="0"/>
<pin id="178" dir="0" index="1" bw="64" slack="0"/>
<pin id="179" dir="0" index="2" bw="8" slack="0"/>
<pin id="180" dir="0" index="3" bw="1" slack="0"/>
<pin id="181" dir="1" index="4" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_readreq_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="64" slack="0"/>
<pin id="189" dir="0" index="2" bw="1" slack="0"/>
<pin id="190" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="tmp_V_2_req/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_readreq_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="0"/>
<pin id="195" dir="0" index="1" bw="64" slack="0"/>
<pin id="196" dir="0" index="2" bw="1" slack="0"/>
<pin id="197" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="mem_V_load_req/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_readreq_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="64" slack="0"/>
<pin id="203" dir="0" index="2" bw="1" slack="0"/>
<pin id="204" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="tmp_V_req/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_writeresp_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="64" slack="0"/>
<pin id="210" dir="0" index="2" bw="1" slack="0"/>
<pin id="211" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="mem_V_addr_3_req/9 mem_V_addr_3_resp/11 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_V_2_read_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="64" slack="0"/>
<pin id="216" dir="0" index="1" bw="64" slack="7"/>
<pin id="217" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_2/9 "/>
</bind>
</comp>

<comp id="219" class="1004" name="mem_V_addr_2_read_read_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="64" slack="0"/>
<pin id="221" dir="0" index="1" bw="64" slack="7"/>
<pin id="222" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mem_V_addr_2_read/9 "/>
</bind>
</comp>

<comp id="224" class="1004" name="tmp_V_read_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="64" slack="0"/>
<pin id="226" dir="0" index="1" bw="64" slack="7"/>
<pin id="227" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/9 "/>
</bind>
</comp>

<comp id="229" class="1004" name="StgValue_115_write_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="0" slack="0"/>
<pin id="231" dir="0" index="1" bw="64" slack="1"/>
<pin id="232" dir="0" index="2" bw="64" slack="9"/>
<pin id="233" dir="0" index="3" bw="1" slack="0"/>
<pin id="234" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_115/10 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_write_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="0" slack="0"/>
<pin id="240" dir="0" index="1" bw="64" slack="0"/>
<pin id="241" dir="0" index="2" bw="8" slack="0"/>
<pin id="242" dir="0" index="3" bw="1" slack="0"/>
<pin id="243" dir="0" index="4" bw="64" slack="2"/>
<pin id="244" dir="0" index="5" bw="1" slack="0"/>
<pin id="245" dir="0" index="6" bw="1" slack="0"/>
<pin id="246" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_152/14 "/>
</bind>
</comp>

<comp id="252" class="1005" name="word_count_V_flag_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="254" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="word_count_V_flag (phireg) "/>
</bind>
</comp>

<comp id="255" class="1004" name="word_count_V_flag_phi_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="258" dir="0" index="2" bw="1" slack="0"/>
<pin id="259" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="260" dir="0" index="4" bw="1" slack="0"/>
<pin id="261" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="262" dir="0" index="6" bw="1" slack="0"/>
<pin id="263" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="8" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="word_count_V_flag/1 "/>
</bind>
</comp>

<comp id="269" class="1005" name="word_count_V_new_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="271" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="word_count_V_new (phireg) "/>
</bind>
</comp>

<comp id="272" class="1004" name="word_count_V_new_phi_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="275" dir="0" index="2" bw="1" slack="0"/>
<pin id="276" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="277" dir="0" index="4" bw="2" slack="0"/>
<pin id="278" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="279" dir="0" index="6" bw="1" slack="0"/>
<pin id="280" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="8" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="word_count_V_new/1 "/>
</bind>
</comp>

<comp id="286" class="1005" name="word_count_V_flag_1_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="14"/>
<pin id="288" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="word_count_V_flag_1 (phireg) "/>
</bind>
</comp>

<comp id="289" class="1004" name="word_count_V_flag_1_phi_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="292" dir="0" index="2" bw="1" slack="0"/>
<pin id="293" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="4" bw="1" slack="14"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="word_count_V_flag_1/1 "/>
</bind>
</comp>

<comp id="298" class="1005" name="word_count_V_new_1_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="300" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="word_count_V_new_1 (phireg) "/>
</bind>
</comp>

<comp id="301" class="1004" name="word_count_V_new_1_phi_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="304" dir="0" index="2" bw="2" slack="0"/>
<pin id="305" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="word_count_V_new_1/1 "/>
</bind>
</comp>

<comp id="309" class="1005" name="p_Val2_3_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="311" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Val2_3 (phireg) "/>
</bind>
</comp>

<comp id="312" class="1004" name="p_Val2_3_phi_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="64" slack="1"/>
<pin id="314" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="315" dir="0" index="2" bw="64" slack="1"/>
<pin id="316" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="317" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_3/11 "/>
</bind>
</comp>

<comp id="318" class="1005" name="tmp_data_V_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="64" slack="2"/>
<pin id="320" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="tmp_data_V (phireg) "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp_data_V_phi_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="64" slack="1"/>
<pin id="324" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="325" dir="0" index="2" bw="64" slack="1"/>
<pin id="326" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="327" dir="0" index="4" bw="64" slack="1"/>
<pin id="328" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="329" dir="0" index="6" bw="64" slack="1"/>
<pin id="330" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="331" dir="0" index="8" bw="64" slack="3"/>
<pin id="332" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="333" dir="1" index="10" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_V/12 "/>
</bind>
</comp>

<comp id="335" class="1005" name="tmp_last_V_1_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="1"/>
<pin id="337" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V_1 (phireg) "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_last_V_1_phi_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="3"/>
<pin id="343" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="344" dir="0" index="2" bw="1" slack="3"/>
<pin id="345" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="346" dir="0" index="4" bw="1" slack="3"/>
<pin id="347" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="348" dir="0" index="6" bw="1" slack="3"/>
<pin id="349" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="350" dir="0" index="8" bw="1" slack="3"/>
<pin id="351" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="352" dir="1" index="10" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_last_V_1/14 "/>
</bind>
</comp>

<comp id="360" class="1004" name="fsm_state_V_load_load_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fsm_state_V_load/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="axi_command_V_load_load_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="8" slack="0"/>
<pin id="366" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="axi_command_V_load/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="t_V_3_load_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="9" slack="0"/>
<pin id="370" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_V_3/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_data_V_1_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="73" slack="0"/>
<pin id="374" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_1/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp_last_V_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="73" slack="0"/>
<pin id="378" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="t_V_1_load_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="2" slack="0"/>
<pin id="382" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_V_1/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="p_Result_10_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="9" slack="0"/>
<pin id="386" dir="0" index="1" bw="64" slack="0"/>
<pin id="387" dir="0" index="2" bw="7" slack="0"/>
<pin id="388" dir="0" index="3" bw="7" slack="0"/>
<pin id="389" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_10/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="StgValue_28_store_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="9" slack="0"/>
<pin id="396" dir="0" index="1" bw="9" slack="0"/>
<pin id="397" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_28/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="p_Result_9_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="8" slack="0"/>
<pin id="402" dir="0" index="1" bw="64" slack="0"/>
<pin id="403" dir="0" index="2" bw="7" slack="0"/>
<pin id="404" dir="0" index="3" bw="7" slack="0"/>
<pin id="405" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_9/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="StgValue_31_store_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="8" slack="0"/>
<pin id="412" dir="0" index="1" bw="8" slack="0"/>
<pin id="413" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_31/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="StgValue_38_store_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_38/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="StgValue_43_store_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="2" slack="0"/>
<pin id="424" dir="0" index="1" bw="2" slack="0"/>
<pin id="425" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_43/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="t_V_load_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="2" slack="0"/>
<pin id="430" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_V/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="StgValue_46_store_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="0" index="1" bw="2" slack="0"/>
<pin id="435" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_46/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="StgValue_47_store_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="2" slack="0"/>
<pin id="440" dir="0" index="1" bw="2" slack="0"/>
<pin id="441" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_47/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="StgValue_48_store_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="0" index="1" bw="2" slack="0"/>
<pin id="447" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_48/1 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp_5_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="8" slack="0"/>
<pin id="452" dir="0" index="1" bw="8" slack="0"/>
<pin id="453" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="tmp_s_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="9" slack="0"/>
<pin id="458" dir="0" index="1" bw="1" slack="0"/>
<pin id="459" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="462" class="1004" name="tmp_3_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="9" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="StgValue_54_store_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="9" slack="0"/>
<pin id="470" dir="0" index="1" bw="9" slack="0"/>
<pin id="471" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_54/1 "/>
</bind>
</comp>

<comp id="474" class="1004" name="StgValue_55_store_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="0"/>
<pin id="476" dir="0" index="1" bw="2" slack="0"/>
<pin id="477" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_55/1 "/>
</bind>
</comp>

<comp id="480" class="1004" name="StgValue_56_store_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="0" index="1" bw="1" slack="0"/>
<pin id="483" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_56/1 "/>
</bind>
</comp>

<comp id="486" class="1004" name="p_Result_11_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="29" slack="0"/>
<pin id="488" dir="0" index="1" bw="64" slack="1"/>
<pin id="489" dir="0" index="2" bw="3" slack="0"/>
<pin id="490" dir="0" index="3" bw="6" slack="0"/>
<pin id="491" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_11/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="p_4_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="29" slack="0"/>
<pin id="497" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_4/2 "/>
</bind>
</comp>

<comp id="499" class="1004" name="StgValue_59_store_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="29" slack="0"/>
<pin id="501" dir="0" index="1" bw="32" slack="0"/>
<pin id="502" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_59/2 "/>
</bind>
</comp>

<comp id="505" class="1004" name="mem_V_addr_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="64" slack="0"/>
<pin id="507" dir="0" index="1" bw="30" slack="0"/>
<pin id="508" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_V_addr/2 "/>
</bind>
</comp>

<comp id="512" class="1004" name="t_V_2_load_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="0"/>
<pin id="514" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_V_2/2 "/>
</bind>
</comp>

<comp id="516" class="1004" name="tmp_1_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="0"/>
<pin id="518" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="520" class="1004" name="mem_V_addr_2_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="64" slack="0"/>
<pin id="522" dir="0" index="1" bw="32" slack="0"/>
<pin id="523" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_V_addr_2/2 "/>
</bind>
</comp>

<comp id="527" class="1004" name="tmp_2_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="0"/>
<pin id="529" dir="0" index="1" bw="1" slack="0"/>
<pin id="530" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="533" class="1004" name="StgValue_67_store_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="32" slack="0"/>
<pin id="535" dir="0" index="1" bw="32" slack="0"/>
<pin id="536" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_67/2 "/>
</bind>
</comp>

<comp id="539" class="1004" name="mem_V_addr_1_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="64" slack="0"/>
<pin id="541" dir="0" index="1" bw="30" slack="0"/>
<pin id="542" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_V_addr_1/2 "/>
</bind>
</comp>

<comp id="546" class="1004" name="t_V_5_load_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="9" slack="0"/>
<pin id="548" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_V_5/8 "/>
</bind>
</comp>

<comp id="550" class="1004" name="StgValue_86_store_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="29" slack="6"/>
<pin id="552" dir="0" index="1" bw="32" slack="0"/>
<pin id="553" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_86/8 "/>
</bind>
</comp>

<comp id="555" class="1004" name="StgValue_87_store_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="9" slack="7"/>
<pin id="557" dir="0" index="1" bw="9" slack="0"/>
<pin id="558" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_87/8 "/>
</bind>
</comp>

<comp id="560" class="1004" name="tmp_9_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="8" slack="7"/>
<pin id="562" dir="0" index="1" bw="8" slack="0"/>
<pin id="563" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/8 "/>
</bind>
</comp>

<comp id="565" class="1004" name="tmp_4_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="9" slack="0"/>
<pin id="567" dir="0" index="1" bw="1" slack="0"/>
<pin id="568" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/8 "/>
</bind>
</comp>

<comp id="571" class="1004" name="or_cond_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="0"/>
<pin id="573" dir="0" index="1" bw="1" slack="0"/>
<pin id="574" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/8 "/>
</bind>
</comp>

<comp id="577" class="1004" name="t_V_4_load_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="0"/>
<pin id="579" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_V_4/8 "/>
</bind>
</comp>

<comp id="581" class="1004" name="tmp_6_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="32" slack="0"/>
<pin id="583" dir="0" index="1" bw="1" slack="0"/>
<pin id="584" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/8 "/>
</bind>
</comp>

<comp id="587" class="1004" name="StgValue_94_store_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="0"/>
<pin id="589" dir="0" index="1" bw="32" slack="0"/>
<pin id="590" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_94/8 "/>
</bind>
</comp>

<comp id="593" class="1004" name="tmp_7_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="9" slack="0"/>
<pin id="595" dir="0" index="1" bw="1" slack="0"/>
<pin id="596" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/8 "/>
</bind>
</comp>

<comp id="599" class="1004" name="StgValue_96_store_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="9" slack="0"/>
<pin id="601" dir="0" index="1" bw="9" slack="0"/>
<pin id="602" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_96/8 "/>
</bind>
</comp>

<comp id="605" class="1004" name="tmp_8_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="32" slack="1"/>
<pin id="607" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8/9 "/>
</bind>
</comp>

<comp id="608" class="1004" name="mem_V_addr_3_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="64" slack="0"/>
<pin id="610" dir="0" index="1" bw="32" slack="0"/>
<pin id="611" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_V_addr_3/9 "/>
</bind>
</comp>

<comp id="615" class="1004" name="tmp_11_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="64" slack="0"/>
<pin id="617" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_11/9 "/>
</bind>
</comp>

<comp id="619" class="1004" name="tmp_15_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="64" slack="0"/>
<pin id="621" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_15/9 "/>
</bind>
</comp>

<comp id="623" class="1004" name="tmp_14_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="64" slack="9"/>
<pin id="625" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_14/10 "/>
</bind>
</comp>

<comp id="626" class="1004" name="StgValue_109_store_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="32" slack="0"/>
<pin id="628" dir="0" index="1" bw="32" slack="0"/>
<pin id="629" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_109/10 "/>
</bind>
</comp>

<comp id="632" class="1004" name="StgValue_110_store_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="9" slack="9"/>
<pin id="634" dir="0" index="1" bw="9" slack="0"/>
<pin id="635" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_110/10 "/>
</bind>
</comp>

<comp id="637" class="1004" name="p_Result_s_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="16" slack="0"/>
<pin id="639" dir="0" index="1" bw="64" slack="9"/>
<pin id="640" dir="0" index="2" bw="7" slack="0"/>
<pin id="641" dir="0" index="3" bw="7" slack="0"/>
<pin id="642" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/10 "/>
</bind>
</comp>

<comp id="646" class="1004" name="StgValue_112_store_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="16" slack="0"/>
<pin id="648" dir="0" index="1" bw="16" slack="0"/>
<pin id="649" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_112/10 "/>
</bind>
</comp>

<comp id="652" class="1004" name="p_Result_8_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="8" slack="0"/>
<pin id="654" dir="0" index="1" bw="64" slack="9"/>
<pin id="655" dir="0" index="2" bw="7" slack="0"/>
<pin id="656" dir="0" index="3" bw="7" slack="0"/>
<pin id="657" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_8/10 "/>
</bind>
</comp>

<comp id="661" class="1004" name="StgValue_114_store_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="8" slack="0"/>
<pin id="663" dir="0" index="1" bw="8" slack="0"/>
<pin id="664" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_114/10 "/>
</bind>
</comp>

<comp id="667" class="1004" name="p_Result_4_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="64" slack="0"/>
<pin id="669" dir="0" index="1" bw="1" slack="0"/>
<pin id="670" dir="0" index="2" bw="32" slack="1"/>
<pin id="671" dir="0" index="3" bw="1" slack="0"/>
<pin id="672" dir="0" index="4" bw="6" slack="0"/>
<pin id="673" dir="1" index="5" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_4/10 "/>
</bind>
</comp>

<comp id="678" class="1004" name="p_Result_12_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="64" slack="0"/>
<pin id="680" dir="0" index="1" bw="1" slack="0"/>
<pin id="681" dir="0" index="2" bw="32" slack="1"/>
<pin id="682" dir="0" index="3" bw="1" slack="0"/>
<pin id="683" dir="0" index="4" bw="6" slack="0"/>
<pin id="684" dir="1" index="5" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_12/10 "/>
</bind>
</comp>

<comp id="689" class="1004" name="p_Val2_s_load_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="48" slack="0"/>
<pin id="691" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/11 "/>
</bind>
</comp>

<comp id="693" class="1004" name="p_Val2_2_load_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="48" slack="0"/>
<pin id="695" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_2/11 "/>
</bind>
</comp>

<comp id="697" class="1004" name="tmp_13_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="64" slack="10"/>
<pin id="699" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_13/11 "/>
</bind>
</comp>

<comp id="700" class="1004" name="p_Result_7_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="48" slack="0"/>
<pin id="702" dir="0" index="1" bw="48" slack="0"/>
<pin id="703" dir="0" index="2" bw="32" slack="0"/>
<pin id="704" dir="0" index="3" bw="6" slack="0"/>
<pin id="705" dir="0" index="4" bw="7" slack="0"/>
<pin id="706" dir="1" index="5" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_7/11 "/>
</bind>
</comp>

<comp id="712" class="1004" name="StgValue_124_store_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="48" slack="0"/>
<pin id="714" dir="0" index="1" bw="48" slack="0"/>
<pin id="715" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_124/11 "/>
</bind>
</comp>

<comp id="718" class="1004" name="tmp_12_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="64" slack="10"/>
<pin id="720" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_12/11 "/>
</bind>
</comp>

<comp id="721" class="1004" name="StgValue_126_store_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="48" slack="0"/>
<pin id="723" dir="0" index="1" bw="48" slack="0"/>
<pin id="724" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_126/11 "/>
</bind>
</comp>

<comp id="727" class="1004" name="p_Result_6_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="16" slack="0"/>
<pin id="729" dir="0" index="1" bw="64" slack="10"/>
<pin id="730" dir="0" index="2" bw="7" slack="0"/>
<pin id="731" dir="0" index="3" bw="7" slack="0"/>
<pin id="732" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_6/11 "/>
</bind>
</comp>

<comp id="736" class="1004" name="p_Result_5_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="48" slack="0"/>
<pin id="738" dir="0" index="1" bw="48" slack="0"/>
<pin id="739" dir="0" index="2" bw="16" slack="0"/>
<pin id="740" dir="0" index="3" bw="1" slack="0"/>
<pin id="741" dir="0" index="4" bw="5" slack="0"/>
<pin id="742" dir="1" index="5" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_5/11 "/>
</bind>
</comp>

<comp id="748" class="1004" name="StgValue_129_store_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="48" slack="0"/>
<pin id="750" dir="0" index="1" bw="48" slack="0"/>
<pin id="751" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_129/11 "/>
</bind>
</comp>

<comp id="754" class="1004" name="axi_address_V_load_load_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="32" slack="0"/>
<pin id="756" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="axi_address_V_load/11 "/>
</bind>
</comp>

<comp id="758" class="1004" name="axi_len_V_load_load_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="9" slack="0"/>
<pin id="760" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="axi_len_V_load/11 "/>
</bind>
</comp>

<comp id="762" class="1004" name="p_Result_3_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="64" slack="0"/>
<pin id="764" dir="0" index="1" bw="1" slack="0"/>
<pin id="765" dir="0" index="2" bw="9" slack="0"/>
<pin id="766" dir="0" index="3" bw="32" slack="0"/>
<pin id="767" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_3/11 "/>
</bind>
</comp>

<comp id="772" class="1004" name="p_Result_1_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="32" slack="0"/>
<pin id="774" dir="0" index="1" bw="48" slack="0"/>
<pin id="775" dir="0" index="2" bw="6" slack="0"/>
<pin id="776" dir="0" index="3" bw="7" slack="0"/>
<pin id="777" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_1/11 "/>
</bind>
</comp>

<comp id="782" class="1004" name="mac_type_V_load_load_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="16" slack="0"/>
<pin id="784" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mac_type_V_load/11 "/>
</bind>
</comp>

<comp id="786" class="1004" name="ethernet_axi_id_V_lo_load_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="8" slack="0"/>
<pin id="788" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ethernet_axi_id_V_lo/11 "/>
</bind>
</comp>

<comp id="790" class="1004" name="p_Result_2_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="64" slack="0"/>
<pin id="792" dir="0" index="1" bw="8" slack="10"/>
<pin id="793" dir="0" index="2" bw="8" slack="0"/>
<pin id="794" dir="0" index="3" bw="16" slack="0"/>
<pin id="795" dir="0" index="4" bw="32" slack="0"/>
<pin id="796" dir="1" index="5" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_2/11 "/>
</bind>
</comp>

<comp id="801" class="1004" name="tmp_10_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="48" slack="0"/>
<pin id="803" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_10/11 "/>
</bind>
</comp>

<comp id="805" class="1004" name="p_Result_s_15_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="64" slack="0"/>
<pin id="807" dir="0" index="1" bw="16" slack="0"/>
<pin id="808" dir="0" index="2" bw="48" slack="0"/>
<pin id="809" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s_15/11 "/>
</bind>
</comp>

<comp id="813" class="1004" name="p_Result_13_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="64" slack="0"/>
<pin id="815" dir="0" index="1" bw="64" slack="0"/>
<pin id="816" dir="0" index="2" bw="31" slack="0"/>
<pin id="817" dir="0" index="3" bw="7" slack="0"/>
<pin id="818" dir="0" index="4" bw="7" slack="0"/>
<pin id="819" dir="1" index="5" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_13/11 "/>
</bind>
</comp>

<comp id="825" class="1005" name="fsm_state_V_load_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="1" slack="1"/>
<pin id="827" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="fsm_state_V_load "/>
</bind>
</comp>

<comp id="829" class="1005" name="axi_command_V_load_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="8" slack="7"/>
<pin id="831" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="axi_command_V_load "/>
</bind>
</comp>

<comp id="835" class="1005" name="tmp_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="1" slack="1"/>
<pin id="837" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="839" class="1005" name="tmp_data_V_1_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="64" slack="1"/>
<pin id="841" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_1 "/>
</bind>
</comp>

<comp id="854" class="1005" name="t_V_1_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="2" slack="1"/>
<pin id="856" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="t_V_1 "/>
</bind>
</comp>

<comp id="858" class="1005" name="p_Result_10_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="9" slack="7"/>
<pin id="860" dir="1" index="1" bw="9" slack="7"/>
</pin_list>
<bind>
<opset="p_Result_10 "/>
</bind>
</comp>

<comp id="864" class="1005" name="t_V_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="2" slack="1"/>
<pin id="866" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="t_V "/>
</bind>
</comp>

<comp id="868" class="1005" name="tmp_5_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="1" slack="1"/>
<pin id="870" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="872" class="1005" name="tmp_s_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="1" slack="1"/>
<pin id="874" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="876" class="1005" name="p_4_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="32" slack="6"/>
<pin id="878" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="p_4 "/>
</bind>
</comp>

<comp id="881" class="1005" name="mem_V_addr_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="64" slack="1"/>
<pin id="883" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mem_V_addr "/>
</bind>
</comp>

<comp id="887" class="1005" name="mem_V_addr_2_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="64" slack="1"/>
<pin id="889" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mem_V_addr_2 "/>
</bind>
</comp>

<comp id="893" class="1005" name="mem_V_addr_1_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="64" slack="1"/>
<pin id="895" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mem_V_addr_1 "/>
</bind>
</comp>

<comp id="899" class="1005" name="or_cond_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="1" slack="1"/>
<pin id="901" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="903" class="1005" name="t_V_4_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="32" slack="1"/>
<pin id="905" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V_4 "/>
</bind>
</comp>

<comp id="908" class="1005" name="mem_V_addr_3_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="64" slack="1"/>
<pin id="910" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mem_V_addr_3 "/>
</bind>
</comp>

<comp id="914" class="1005" name="tmp_11_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="32" slack="1"/>
<pin id="916" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="919" class="1005" name="mem_V_addr_2_read_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="64" slack="3"/>
<pin id="921" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="mem_V_addr_2_read "/>
</bind>
</comp>

<comp id="924" class="1005" name="tmp_15_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="32" slack="1"/>
<pin id="926" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="929" class="1005" name="p_Result_4_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="64" slack="1"/>
<pin id="931" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_4 "/>
</bind>
</comp>

<comp id="934" class="1005" name="p_Result_12_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="64" slack="1"/>
<pin id="936" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_12 "/>
</bind>
</comp>

<comp id="939" class="1005" name="p_Result_3_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="64" slack="1"/>
<pin id="941" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_3 "/>
</bind>
</comp>

<comp id="944" class="1005" name="p_Result_2_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="64" slack="1"/>
<pin id="946" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_2 "/>
</bind>
</comp>

<comp id="949" class="1005" name="p_Result_s_15_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="64" slack="1"/>
<pin id="951" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s_15 "/>
</bind>
</comp>

<comp id="954" class="1005" name="p_Result_13_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="64" slack="1"/>
<pin id="956" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_13 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="171"><net_src comp="42" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="172"><net_src comp="0" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="173"><net_src comp="2" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="174"><net_src comp="4" pin="0"/><net_sink comp="164" pin=3"/></net>

<net id="175"><net_src comp="44" pin="0"/><net_sink comp="164" pin=4"/></net>

<net id="182"><net_src comp="46" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="0" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="184"><net_src comp="2" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="185"><net_src comp="4" pin="0"/><net_sink comp="176" pin=3"/></net>

<net id="191"><net_src comp="88" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="44" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="198"><net_src comp="88" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="44" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="205"><net_src comp="88" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="44" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="212"><net_src comp="94" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="44" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="218"><net_src comp="96" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="223"><net_src comp="96" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="228"><net_src comp="96" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="235"><net_src comp="106" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="108" pin="0"/><net_sink comp="229" pin=3"/></net>

<net id="237"><net_src comp="124" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="247"><net_src comp="138" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="6" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="249"><net_src comp="8" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="250"><net_src comp="10" pin="0"/><net_sink comp="238" pin=3"/></net>

<net id="251"><net_src comp="108" pin="0"/><net_sink comp="238" pin=5"/></net>

<net id="265"><net_src comp="66" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="266"><net_src comp="68" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="267"><net_src comp="68" pin="0"/><net_sink comp="255" pin=4"/></net>

<net id="268"><net_src comp="68" pin="0"/><net_sink comp="255" pin=6"/></net>

<net id="282"><net_src comp="70" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="283"><net_src comp="72" pin="0"/><net_sink comp="272" pin=2"/></net>

<net id="284"><net_src comp="52" pin="0"/><net_sink comp="272" pin=4"/></net>

<net id="285"><net_src comp="50" pin="0"/><net_sink comp="272" pin=6"/></net>

<net id="295"><net_src comp="68" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="255" pin="8"/><net_sink comp="289" pin=2"/></net>

<net id="297"><net_src comp="289" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="307"><net_src comp="48" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="272" pin="8"/><net_sink comp="301" pin=2"/></net>

<net id="321"><net_src comp="318" pin="1"/><net_sink comp="238" pin=4"/></net>

<net id="334"><net_src comp="322" pin="10"/><net_sink comp="318" pin=0"/></net>

<net id="338"><net_src comp="66" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="68" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="335" pin="1"/><net_sink comp="238" pin=6"/></net>

<net id="353"><net_src comp="335" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="354"><net_src comp="335" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="355"><net_src comp="335" pin="1"/><net_sink comp="341" pin=4"/></net>

<net id="356"><net_src comp="335" pin="1"/><net_sink comp="341" pin=6"/></net>

<net id="357"><net_src comp="335" pin="1"/><net_sink comp="341" pin=8"/></net>

<net id="358"><net_src comp="341" pin="10"/><net_sink comp="238" pin=6"/></net>

<net id="359"><net_src comp="341" pin="10"/><net_sink comp="335" pin=0"/></net>

<net id="363"><net_src comp="14" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="20" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="22" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="176" pin="4"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="176" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="24" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="390"><net_src comp="54" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="372" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="392"><net_src comp="56" pin="0"/><net_sink comp="384" pin=2"/></net>

<net id="393"><net_src comp="58" pin="0"/><net_sink comp="384" pin=3"/></net>

<net id="398"><net_src comp="384" pin="4"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="22" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="406"><net_src comp="60" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="407"><net_src comp="372" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="408"><net_src comp="62" pin="0"/><net_sink comp="400" pin=2"/></net>

<net id="409"><net_src comp="64" pin="0"/><net_sink comp="400" pin=3"/></net>

<net id="414"><net_src comp="400" pin="4"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="20" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="68" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="14" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="426"><net_src comp="301" pin="4"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="24" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="431"><net_src comp="40" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="436"><net_src comp="72" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="40" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="442"><net_src comp="52" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="40" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="448"><net_src comp="50" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="40" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="454"><net_src comp="364" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="74" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="368" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="76" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="368" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="78" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="462" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="22" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="48" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="40" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="66" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="14" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="492"><net_src comp="80" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="493"><net_src comp="82" pin="0"/><net_sink comp="486" pin=2"/></net>

<net id="494"><net_src comp="84" pin="0"/><net_sink comp="486" pin=3"/></net>

<net id="498"><net_src comp="486" pin="4"/><net_sink comp="495" pin=0"/></net>

<net id="503"><net_src comp="495" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="38" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="509"><net_src comp="12" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="86" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="511"><net_src comp="505" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="515"><net_src comp="38" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="519"><net_src comp="512" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="524"><net_src comp="12" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="516" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="526"><net_src comp="520" pin="2"/><net_sink comp="193" pin=1"/></net>

<net id="531"><net_src comp="512" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="44" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="537"><net_src comp="527" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="38" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="543"><net_src comp="12" pin="0"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="90" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="545"><net_src comp="539" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="549"><net_src comp="26" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="554"><net_src comp="36" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="559"><net_src comp="26" pin="0"/><net_sink comp="555" pin=1"/></net>

<net id="564"><net_src comp="92" pin="0"/><net_sink comp="560" pin=1"/></net>

<net id="569"><net_src comp="546" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="76" pin="0"/><net_sink comp="565" pin=1"/></net>

<net id="575"><net_src comp="560" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="565" pin="2"/><net_sink comp="571" pin=1"/></net>

<net id="580"><net_src comp="36" pin="0"/><net_sink comp="577" pin=0"/></net>

<net id="585"><net_src comp="577" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="44" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="591"><net_src comp="581" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="36" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="597"><net_src comp="546" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="78" pin="0"/><net_sink comp="593" pin=1"/></net>

<net id="603"><net_src comp="593" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="26" pin="0"/><net_sink comp="599" pin=1"/></net>

<net id="612"><net_src comp="12" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="613"><net_src comp="605" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="614"><net_src comp="608" pin="2"/><net_sink comp="207" pin=1"/></net>

<net id="618"><net_src comp="214" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="622"><net_src comp="224" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="630"><net_src comp="623" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="631"><net_src comp="32" pin="0"/><net_sink comp="626" pin=1"/></net>

<net id="636"><net_src comp="34" pin="0"/><net_sink comp="632" pin=1"/></net>

<net id="643"><net_src comp="98" pin="0"/><net_sink comp="637" pin=0"/></net>

<net id="644"><net_src comp="56" pin="0"/><net_sink comp="637" pin=2"/></net>

<net id="645"><net_src comp="100" pin="0"/><net_sink comp="637" pin=3"/></net>

<net id="650"><net_src comp="637" pin="4"/><net_sink comp="646" pin=0"/></net>

<net id="651"><net_src comp="28" pin="0"/><net_sink comp="646" pin=1"/></net>

<net id="658"><net_src comp="60" pin="0"/><net_sink comp="652" pin=0"/></net>

<net id="659"><net_src comp="102" pin="0"/><net_sink comp="652" pin=2"/></net>

<net id="660"><net_src comp="104" pin="0"/><net_sink comp="652" pin=3"/></net>

<net id="665"><net_src comp="652" pin="4"/><net_sink comp="661" pin=0"/></net>

<net id="666"><net_src comp="30" pin="0"/><net_sink comp="661" pin=1"/></net>

<net id="674"><net_src comp="110" pin="0"/><net_sink comp="667" pin=0"/></net>

<net id="675"><net_src comp="112" pin="0"/><net_sink comp="667" pin=1"/></net>

<net id="676"><net_src comp="114" pin="0"/><net_sink comp="667" pin=3"/></net>

<net id="677"><net_src comp="84" pin="0"/><net_sink comp="667" pin=4"/></net>

<net id="685"><net_src comp="110" pin="0"/><net_sink comp="678" pin=0"/></net>

<net id="686"><net_src comp="112" pin="0"/><net_sink comp="678" pin=1"/></net>

<net id="687"><net_src comp="114" pin="0"/><net_sink comp="678" pin=3"/></net>

<net id="688"><net_src comp="84" pin="0"/><net_sink comp="678" pin=4"/></net>

<net id="692"><net_src comp="16" pin="0"/><net_sink comp="689" pin=0"/></net>

<net id="696"><net_src comp="18" pin="0"/><net_sink comp="693" pin=0"/></net>

<net id="707"><net_src comp="116" pin="0"/><net_sink comp="700" pin=0"/></net>

<net id="708"><net_src comp="693" pin="1"/><net_sink comp="700" pin=1"/></net>

<net id="709"><net_src comp="697" pin="1"/><net_sink comp="700" pin=2"/></net>

<net id="710"><net_src comp="118" pin="0"/><net_sink comp="700" pin=3"/></net>

<net id="711"><net_src comp="100" pin="0"/><net_sink comp="700" pin=4"/></net>

<net id="716"><net_src comp="700" pin="5"/><net_sink comp="712" pin=0"/></net>

<net id="717"><net_src comp="18" pin="0"/><net_sink comp="712" pin=1"/></net>

<net id="725"><net_src comp="718" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="726"><net_src comp="16" pin="0"/><net_sink comp="721" pin=1"/></net>

<net id="733"><net_src comp="98" pin="0"/><net_sink comp="727" pin=0"/></net>

<net id="734"><net_src comp="102" pin="0"/><net_sink comp="727" pin=2"/></net>

<net id="735"><net_src comp="64" pin="0"/><net_sink comp="727" pin=3"/></net>

<net id="743"><net_src comp="120" pin="0"/><net_sink comp="736" pin=0"/></net>

<net id="744"><net_src comp="693" pin="1"/><net_sink comp="736" pin=1"/></net>

<net id="745"><net_src comp="727" pin="4"/><net_sink comp="736" pin=2"/></net>

<net id="746"><net_src comp="114" pin="0"/><net_sink comp="736" pin=3"/></net>

<net id="747"><net_src comp="122" pin="0"/><net_sink comp="736" pin=4"/></net>

<net id="752"><net_src comp="736" pin="5"/><net_sink comp="748" pin=0"/></net>

<net id="753"><net_src comp="18" pin="0"/><net_sink comp="748" pin=1"/></net>

<net id="757"><net_src comp="32" pin="0"/><net_sink comp="754" pin=0"/></net>

<net id="761"><net_src comp="34" pin="0"/><net_sink comp="758" pin=0"/></net>

<net id="768"><net_src comp="126" pin="0"/><net_sink comp="762" pin=0"/></net>

<net id="769"><net_src comp="128" pin="0"/><net_sink comp="762" pin=1"/></net>

<net id="770"><net_src comp="758" pin="1"/><net_sink comp="762" pin=2"/></net>

<net id="771"><net_src comp="754" pin="1"/><net_sink comp="762" pin=3"/></net>

<net id="778"><net_src comp="130" pin="0"/><net_sink comp="772" pin=0"/></net>

<net id="779"><net_src comp="689" pin="1"/><net_sink comp="772" pin=1"/></net>

<net id="780"><net_src comp="118" pin="0"/><net_sink comp="772" pin=2"/></net>

<net id="781"><net_src comp="100" pin="0"/><net_sink comp="772" pin=3"/></net>

<net id="785"><net_src comp="28" pin="0"/><net_sink comp="782" pin=0"/></net>

<net id="789"><net_src comp="30" pin="0"/><net_sink comp="786" pin=0"/></net>

<net id="797"><net_src comp="132" pin="0"/><net_sink comp="790" pin=0"/></net>

<net id="798"><net_src comp="786" pin="1"/><net_sink comp="790" pin=2"/></net>

<net id="799"><net_src comp="782" pin="1"/><net_sink comp="790" pin=3"/></net>

<net id="800"><net_src comp="772" pin="4"/><net_sink comp="790" pin=4"/></net>

<net id="804"><net_src comp="689" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="810"><net_src comp="134" pin="0"/><net_sink comp="805" pin=0"/></net>

<net id="811"><net_src comp="801" pin="1"/><net_sink comp="805" pin=1"/></net>

<net id="812"><net_src comp="693" pin="1"/><net_sink comp="805" pin=2"/></net>

<net id="820"><net_src comp="110" pin="0"/><net_sink comp="813" pin=0"/></net>

<net id="821"><net_src comp="312" pin="4"/><net_sink comp="813" pin=1"/></net>

<net id="822"><net_src comp="136" pin="0"/><net_sink comp="813" pin=2"/></net>

<net id="823"><net_src comp="56" pin="0"/><net_sink comp="813" pin=3"/></net>

<net id="824"><net_src comp="64" pin="0"/><net_sink comp="813" pin=4"/></net>

<net id="828"><net_src comp="360" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="832"><net_src comp="364" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="834"><net_src comp="829" pin="1"/><net_sink comp="790" pin=1"/></net>

<net id="838"><net_src comp="164" pin="5"/><net_sink comp="835" pin=0"/></net>

<net id="842"><net_src comp="372" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="844"><net_src comp="839" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="845"><net_src comp="839" pin="1"/><net_sink comp="637" pin=1"/></net>

<net id="846"><net_src comp="839" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="847"><net_src comp="839" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="848"><net_src comp="839" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="849"><net_src comp="839" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="850"><net_src comp="839" pin="1"/><net_sink comp="727" pin=1"/></net>

<net id="857"><net_src comp="380" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="861"><net_src comp="384" pin="4"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="863"><net_src comp="858" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="867"><net_src comp="428" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="871"><net_src comp="450" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="875"><net_src comp="456" pin="2"/><net_sink comp="872" pin=0"/></net>

<net id="879"><net_src comp="495" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="884"><net_src comp="505" pin="2"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="886"><net_src comp="881" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="890"><net_src comp="520" pin="2"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="892"><net_src comp="887" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="896"><net_src comp="539" pin="2"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="898"><net_src comp="893" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="902"><net_src comp="571" pin="2"/><net_sink comp="899" pin=0"/></net>

<net id="906"><net_src comp="577" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="911"><net_src comp="608" pin="2"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="913"><net_src comp="908" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="917"><net_src comp="615" pin="1"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="667" pin=2"/></net>

<net id="922"><net_src comp="219" pin="2"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="322" pin=8"/></net>

<net id="927"><net_src comp="619" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="678" pin=2"/></net>

<net id="932"><net_src comp="667" pin="5"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="937"><net_src comp="678" pin="5"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="942"><net_src comp="762" pin="4"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="947"><net_src comp="790" pin="5"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="952"><net_src comp="805" pin="3"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="322" pin=4"/></net>

<net id="957"><net_src comp="813" pin="5"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="322" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_out_V_data_V | {15 }
	Port: data_out_V_keep_V | {15 }
	Port: data_out_V_last_V | {15 }
	Port: mem_V | {9 10 11 12 13 14 15 }
	Port: fsm_state_V | {1 }
	Port: dest_address_V | {11 }
	Port: src_address_V | {11 }
	Port: axi_command_V | {1 }
	Port: read_len_V | {1 }
	Port: word_count_V | {1 }
	Port: write_len_V | {8 }
	Port: mac_type_V | {10 }
	Port: ethernet_axi_id_V | {10 }
	Port: axi_address_V | {10 }
	Port: axi_len_V | {10 }
	Port: write_address_V | {8 }
	Port: read_address_V | {2 }
	Port: send_word_count_V | {1 }
 - Input state : 
	Port: ethernet_axi : data_in_V_data_V | {1 }
	Port: ethernet_axi : data_in_V_keep_V | {1 }
	Port: ethernet_axi : data_in_V_last_V | {1 }
	Port: ethernet_axi : mem_V | {2 3 4 5 6 7 8 9 }
	Port: ethernet_axi : fsm_state_V | {1 }
	Port: ethernet_axi : dest_address_V | {11 }
	Port: ethernet_axi : src_address_V | {11 }
	Port: ethernet_axi : axi_command_V | {1 }
	Port: ethernet_axi : read_len_V | {1 }
	Port: ethernet_axi : word_count_V | {1 }
	Port: ethernet_axi : write_len_V | {8 }
	Port: ethernet_axi : mac_type_V | {11 }
	Port: ethernet_axi : ethernet_axi_id_V | {11 }
	Port: ethernet_axi : axi_address_V | {11 }
	Port: ethernet_axi : axi_len_V | {11 }
	Port: ethernet_axi : write_address_V | {8 }
	Port: ethernet_axi : read_address_V | {2 }
	Port: ethernet_axi : send_word_count_V | {1 }
  - Chain level:
	State 1
		StgValue_19 : 1
		StgValue_26 : 1
		p_Result_10 : 1
		StgValue_28 : 2
		p_Result_9 : 1
		StgValue_31 : 2
		word_count_V_flag : 1
		word_count_V_new : 1
		StgValue_37 : 1
		word_count_V_flag_1 : 2
		word_count_V_new_1 : 2
		StgValue_42 : 3
		StgValue_43 : 3
		StgValue_45 : 1
		tmp_5 : 1
		StgValue_50 : 2
		tmp_s : 1
		StgValue_52 : 2
		tmp_3 : 1
		StgValue_54 : 2
	State 2
		p_4 : 1
		StgValue_59 : 2
		tmp_V_2_req : 1
		tmp_1 : 1
		mem_V_addr_2 : 2
		mem_V_load_req : 3
		tmp_2 : 1
		StgValue_67 : 2
		tmp_V_req : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		tmp_4 : 1
		or_cond : 2
		StgValue_91 : 2
		tmp_6 : 1
		StgValue_94 : 2
		tmp_7 : 1
		StgValue_96 : 2
	State 9
		mem_V_addr_3 : 1
		mem_V_addr_3_req : 2
	State 10
		StgValue_109 : 1
		StgValue_112 : 1
		StgValue_114 : 1
	State 11
		p_Result_7 : 1
		StgValue_124 : 2
		StgValue_126 : 1
		p_Result_5 : 1
		StgValue_129 : 2
		p_Result_3 : 1
		p_Result_1 : 1
		p_Result_2 : 2
		tmp_10 : 1
		p_Result_s_15 : 2
		p_Result_13 : 1
	State 12
	State 13
	State 14
		StgValue_152 : 1
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |          tmp_3_fu_462         |    0    |    16   |
|    add   |          tmp_2_fu_527         |    0    |    39   |
|          |          tmp_6_fu_581         |    0    |    39   |
|          |          tmp_7_fu_593         |    0    |    16   |
|----------|-------------------------------|---------|---------|
|          |          tmp_5_fu_450         |    0    |    11   |
|   icmp   |          tmp_s_fu_456         |    0    |    13   |
|          |          tmp_9_fu_560         |    0    |    11   |
|          |          tmp_4_fu_565         |    0    |    13   |
|----------|-------------------------------|---------|---------|
|    or    |         or_cond_fu_571        |    0    |    2    |
|----------|-------------------------------|---------|---------|
| nbreadreq|      tmp_nbreadreq_fu_164     |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       empty_read_fu_176       |    0    |    0    |
|   read   |      tmp_V_2_read_fu_214      |    0    |    0    |
|          | mem_V_addr_2_read_read_fu_219 |    0    |    0    |
|          |       tmp_V_read_fu_224       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       grp_readreq_fu_186      |    0    |    0    |
|  readreq |       grp_readreq_fu_193      |    0    |    0    |
|          |       grp_readreq_fu_200      |    0    |    0    |
|----------|-------------------------------|---------|---------|
| writeresp|      grp_writeresp_fu_207     |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   write  |   StgValue_115_write_fu_229   |    0    |    0    |
|          |        grp_write_fu_238       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|extractvalue|      tmp_data_V_1_fu_372      |    0    |    0    |
|          |       tmp_last_V_fu_376       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       p_Result_10_fu_384      |    0    |    0    |
|          |       p_Result_9_fu_400       |    0    |    0    |
|          |       p_Result_11_fu_486      |    0    |    0    |
|partselect|       p_Result_s_fu_637       |    0    |    0    |
|          |       p_Result_8_fu_652       |    0    |    0    |
|          |       p_Result_6_fu_727       |    0    |    0    |
|          |       p_Result_1_fu_772       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |           p_4_fu_495          |    0    |    0    |
|   zext   |          tmp_1_fu_516         |    0    |    0    |
|          |          tmp_8_fu_605         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |         tmp_11_fu_615         |    0    |    0    |
|          |         tmp_15_fu_619         |    0    |    0    |
|   trunc  |         tmp_14_fu_623         |    0    |    0    |
|          |         tmp_13_fu_697         |    0    |    0    |
|          |         tmp_12_fu_718         |    0    |    0    |
|          |         tmp_10_fu_801         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       p_Result_4_fu_667       |    0    |    0    |
|          |       p_Result_12_fu_678      |    0    |    0    |
|  partset |       p_Result_7_fu_700       |    0    |    0    |
|          |       p_Result_5_fu_736       |    0    |    0    |
|          |       p_Result_13_fu_813      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       p_Result_3_fu_762       |    0    |    0    |
|bitconcatenate|       p_Result_2_fu_790       |    0    |    0    |
|          |      p_Result_s_15_fu_805     |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   160   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
| axi_command_V_load_reg_829|    8   |
|  fsm_state_V_load_reg_825 |    1   |
|    mem_V_addr_1_reg_893   |   64   |
| mem_V_addr_2_read_reg_919 |   64   |
|    mem_V_addr_2_reg_887   |   64   |
|    mem_V_addr_3_reg_908   |   64   |
|     mem_V_addr_reg_881    |   64   |
|      or_cond_reg_899      |    1   |
|        p_4_reg_876        |   32   |
|    p_Result_10_reg_858    |    9   |
|    p_Result_12_reg_934    |   64   |
|    p_Result_13_reg_954    |   64   |
|     p_Result_2_reg_944    |   64   |
|     p_Result_3_reg_939    |   64   |
|     p_Result_4_reg_929    |   64   |
|   p_Result_s_15_reg_949   |   64   |
|      p_Val2_3_reg_309     |   64   |
|       t_V_1_reg_854       |    2   |
|       t_V_4_reg_903       |   32   |
|        t_V_reg_864        |    2   |
|       tmp_11_reg_914      |   32   |
|       tmp_15_reg_924      |   32   |
|       tmp_5_reg_868       |    1   |
|    tmp_data_V_1_reg_839   |   64   |
|     tmp_data_V_reg_318    |   64   |
|    tmp_last_V_1_reg_335   |    1   |
|        tmp_reg_835        |    1   |
|       tmp_s_reg_872       |    1   |
|word_count_V_flag_1_reg_286|    1   |
| word_count_V_flag_reg_252 |    1   |
| word_count_V_new_1_reg_298|    2   |
|  word_count_V_new_reg_269 |    2   |
+---------------------------+--------+
|           Total           |  1057  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|  grp_readreq_fu_186  |  p1  |   2  |  64  |   128  ||    9    |
|  grp_readreq_fu_193  |  p1  |   2  |  64  |   128  ||    9    |
|  grp_readreq_fu_200  |  p1  |   2  |  64  |   128  ||    9    |
| grp_writeresp_fu_207 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_207 |  p1  |   2  |  64  |   128  ||    9    |
|   grp_write_fu_238   |  p6  |   2  |   1  |    2   ||    9    |
| tmp_last_V_1_reg_335 |  p0  |   3  |   1  |    3   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   519  ||  5.9285 ||    54   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   160  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   54   |
|  Register |    -   |  1057  |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |  1057  |   214  |
+-----------+--------+--------+--------+
