<शैली गुरु>
// SPDX-License-Identअगरier: GPL-2.0-or-later
/*
 * Copyright (c) 2014, Fuzhou Rockchip Electronics Co., Ltd
 */

#समावेश <linux/module.h>
#समावेश <linux/platक्रमm_device.h>
#समावेश <linux/clk.h>
#समावेश <linux/mmc/host.h>
#समावेश <linux/of_address.h>
#समावेश <linux/mmc/slot-gpपन.स>
#समावेश <linux/pm_runसमय.स>
#समावेश <linux/slab.h>

#समावेश "dw_mmc.h"
#समावेश "dw_mmc-pltfm.h"

#घोषणा RK3288_CLKGEN_DIV       2

काष्ठा dw_mci_rockchip_priv_data अणु
	काष्ठा clk		*drv_clk;
	काष्ठा clk		*sample_clk;
	पूर्णांक			शेष_sample_phase;
	पूर्णांक			num_phases;
पूर्ण;

अटल व्योम dw_mci_rk3288_set_ios(काष्ठा dw_mci *host, काष्ठा mmc_ios *ios)
अणु
	काष्ठा dw_mci_rockchip_priv_data *priv = host->priv;
	पूर्णांक ret;
	अचिन्हित पूर्णांक cclkin;
	u32 bus_hz;

	अगर (ios->घड़ी == 0)
		वापस;

	/*
	 * cclkin: source घड़ी of mmc controller
	 * bus_hz: card पूर्णांकerface घड़ी generated by CLKGEN
	 * bus_hz = cclkin / RK3288_CLKGEN_DIV
	 * ios->घड़ी = (भाग == 0) ? bus_hz : (bus_hz / (2 * भाग))
	 *
	 * Note: भाग can only be 0 or 1, but भाग must be set to 1 क्रम eMMC
	 * DDR52 8-bit mode.
	 */
	अगर (ios->bus_width == MMC_BUS_WIDTH_8 &&
	    ios->timing == MMC_TIMING_MMC_DDR52)
		cclkin = 2 * ios->घड़ी * RK3288_CLKGEN_DIV;
	अन्यथा
		cclkin = ios->घड़ी * RK3288_CLKGEN_DIV;

	ret = clk_set_rate(host->ciu_clk, cclkin);
	अगर (ret)
		dev_warn(host->dev, "failed to set rate %uHz\n", ios->घड़ी);

	bus_hz = clk_get_rate(host->ciu_clk) / RK3288_CLKGEN_DIV;
	अगर (bus_hz != host->bus_hz) अणु
		host->bus_hz = bus_hz;
		/* क्रमce dw_mci_setup_bus() */
		host->current_speed = 0;
	पूर्ण

	/* Make sure we use phases which we can क्रमागतerate with */
	अगर (!IS_ERR(priv->sample_clk) && ios->timing <= MMC_TIMING_SD_HS)
		clk_set_phase(priv->sample_clk, priv->शेष_sample_phase);

	/*
	 * Set the drive phase offset based on speed mode to achieve hold बार.
	 *
	 * NOTE: this is _not_ a value that is dynamically tuned and is also
	 * _not_ a value that will vary from board to board.  It is a value
	 * that could vary between dअगरferent SoC models अगर they had massively
	 * dअगरferent output घड़ी delays inside their dw_mmc IP block (delay_o),
	 * but since it's OK to overshoot a little we don't need to करो complex
	 * calculations and can pick values that will just work क्रम everyone.
	 *
	 * When picking values we'll stick with picking 0/90/180/270 since
	 * those can be made very accurately on all known Rockchip SoCs.
	 *
	 * Note that these values match values from the DesignWare Databook
	 * tables क्रम the most part except क्रम SDR12 and "ID mode".  For those
	 * two modes the databook calculations assume a घड़ी in of 50MHz.  As
	 * seen above, we always use a घड़ी in rate that is exactly the
	 * card's input घड़ी (बार RK3288_CLKGEN_DIV, but that माला_लो भागided
	 * back out beक्रमe the controller sees it).
	 *
	 * From measurement of a single device, it appears that delay_o is
	 * about .5 ns.  Since we try to leave a bit of margin, it's expected
	 * that numbers here will be fine even with much larger delay_o
	 * (the 1.4 ns assumed by the DesignWare Databook would result in the
	 * same results, क्रम instance).
	 */
	अगर (!IS_ERR(priv->drv_clk)) अणु
		पूर्णांक phase;

		/*
		 * In almost all हालs a 90 degree phase offset will provide
		 * sufficient hold बार across all valid input घड़ी rates
		 * assuming delay_o is not असलurd क्रम a given SoC.  We'll use
		 * that as a शेष.
		 */
		phase = 90;

		चयन (ios->timing) अणु
		हाल MMC_TIMING_MMC_DDR52:
			/*
			 * Since घड़ी in rate with MMC_DDR52 is द्विगुनd when
			 * bus width is 8 we need to द्विगुन the phase offset
			 * to get the same timings.
			 */
			अगर (ios->bus_width == MMC_BUS_WIDTH_8)
				phase = 180;
			अवरोध;
		हाल MMC_TIMING_UHS_SDR104:
		हाल MMC_TIMING_MMC_HS200:
			/*
			 * In the हाल of 150 MHz घड़ी (typical max क्रम
			 * Rockchip SoCs), 90 degree offset will add a delay
			 * of 1.67 ns.  That will meet min hold समय of .8 ns
			 * as दीर्घ as घड़ी output delay is < .87 ns.  On
			 * SoCs measured this seems to be OK, but it करोesn't
			 * hurt to give margin here, so we use 180.
			 */
			phase = 180;
			अवरोध;
		पूर्ण

		clk_set_phase(priv->drv_clk, phase);
	पूर्ण
पूर्ण

#घोषणा TUNING_ITERATION_TO_PHASE(i, num_phases) \
		(DIV_ROUND_UP((i) * 360, num_phases))

अटल पूर्णांक dw_mci_rk3288_execute_tuning(काष्ठा dw_mci_slot *slot, u32 opcode)
अणु
	काष्ठा dw_mci *host = slot->host;
	काष्ठा dw_mci_rockchip_priv_data *priv = host->priv;
	काष्ठा mmc_host *mmc = slot->mmc;
	पूर्णांक ret = 0;
	पूर्णांक i;
	bool v, prev_v = 0, first_v;
	काष्ठा range_t अणु
		पूर्णांक start;
		पूर्णांक end; /* inclusive */
	पूर्ण;
	काष्ठा range_t *ranges;
	अचिन्हित पूर्णांक range_count = 0;
	पूर्णांक दीर्घest_range_len = -1;
	पूर्णांक दीर्घest_range = -1;
	पूर्णांक middle_phase;

	अगर (IS_ERR(priv->sample_clk)) अणु
		dev_err(host->dev, "Tuning clock (sample_clk) not defined.\n");
		वापस -EIO;
	पूर्ण

	ranges = kदो_स्मृति_array(priv->num_phases / 2 + 1,
			       माप(*ranges), GFP_KERNEL);
	अगर (!ranges)
		वापस -ENOMEM;

	/* Try each phase and extract good ranges */
	क्रम (i = 0; i < priv->num_phases; ) अणु
		clk_set_phase(priv->sample_clk,
			      TUNING_ITERATION_TO_PHASE(i, priv->num_phases));

		v = !mmc_send_tuning(mmc, opcode, शून्य);

		अगर (i == 0)
			first_v = v;

		अगर ((!prev_v) && v) अणु
			range_count++;
			ranges[range_count-1].start = i;
		पूर्ण
		अगर (v) अणु
			ranges[range_count-1].end = i;
			i++;
		पूर्ण अन्यथा अगर (i == priv->num_phases - 1) अणु
			/* No extra skipping rules अगर we're at the end */
			i++;
		पूर्ण अन्यथा अणु
			/*
			 * No need to check too बंद to an invalid
			 * one since testing bad phases is slow.  Skip
			 * 20 degrees.
			 */
			i += DIV_ROUND_UP(20 * priv->num_phases, 360);

			/* Always test the last one */
			अगर (i >= priv->num_phases)
				i = priv->num_phases - 1;
		पूर्ण

		prev_v = v;
	पूर्ण

	अगर (range_count == 0) अणु
		dev_warn(host->dev, "All phases bad!");
		ret = -EIO;
		जाओ मुक्त;
	पूर्ण

	/* wrap around हाल, merge the end poपूर्णांकs */
	अगर ((range_count > 1) && first_v && v) अणु
		ranges[0].start = ranges[range_count-1].start;
		range_count--;
	पूर्ण

	अगर (ranges[0].start == 0 && ranges[0].end == priv->num_phases - 1) अणु
		clk_set_phase(priv->sample_clk, priv->शेष_sample_phase);
		dev_info(host->dev, "All phases work, using default phase %d.",
			 priv->शेष_sample_phase);
		जाओ मुक्त;
	पूर्ण

	/* Find the दीर्घest range */
	क्रम (i = 0; i < range_count; i++) अणु
		पूर्णांक len = (ranges[i].end - ranges[i].start + 1);

		अगर (len < 0)
			len += priv->num_phases;

		अगर (दीर्घest_range_len < len) अणु
			दीर्घest_range_len = len;
			दीर्घest_range = i;
		पूर्ण

		dev_dbg(host->dev, "Good phase range %d-%d (%d len)\n",
			TUNING_ITERATION_TO_PHASE(ranges[i].start,
						  priv->num_phases),
			TUNING_ITERATION_TO_PHASE(ranges[i].end,
						  priv->num_phases),
			len
		);
	पूर्ण

	dev_dbg(host->dev, "Best phase range %d-%d (%d len)\n",
		TUNING_ITERATION_TO_PHASE(ranges[दीर्घest_range].start,
					  priv->num_phases),
		TUNING_ITERATION_TO_PHASE(ranges[दीर्घest_range].end,
					  priv->num_phases),
		दीर्घest_range_len
	);

	middle_phase = ranges[दीर्घest_range].start + दीर्घest_range_len / 2;
	middle_phase %= priv->num_phases;
	dev_info(host->dev, "Successfully tuned phase to %d\n",
		 TUNING_ITERATION_TO_PHASE(middle_phase, priv->num_phases));

	clk_set_phase(priv->sample_clk,
		      TUNING_ITERATION_TO_PHASE(middle_phase,
						priv->num_phases));

मुक्त:
	kमुक्त(ranges);
	वापस ret;
पूर्ण

अटल पूर्णांक dw_mci_rk3288_parse_dt(काष्ठा dw_mci *host)
अणु
	काष्ठा device_node *np = host->dev->of_node;
	काष्ठा dw_mci_rockchip_priv_data *priv;

	priv = devm_kzalloc(host->dev, माप(*priv), GFP_KERNEL);
	अगर (!priv)
		वापस -ENOMEM;

	अगर (of_property_पढ़ो_u32(np, "rockchip,desired-num-phases",
					&priv->num_phases))
		priv->num_phases = 360;

	अगर (of_property_पढ़ो_u32(np, "rockchip,default-sample-phase",
					&priv->शेष_sample_phase))
		priv->शेष_sample_phase = 0;

	priv->drv_clk = devm_clk_get(host->dev, "ciu-drive");
	अगर (IS_ERR(priv->drv_clk))
		dev_dbg(host->dev, "ciu-drive not available\n");

	priv->sample_clk = devm_clk_get(host->dev, "ciu-sample");
	अगर (IS_ERR(priv->sample_clk))
		dev_dbg(host->dev, "ciu-sample not available\n");

	host->priv = priv;

	वापस 0;
पूर्ण

अटल पूर्णांक dw_mci_rockchip_init(काष्ठा dw_mci *host)
अणु
	/* It is slot 8 on Rockchip SoCs */
	host->sdio_id0 = 8;

	अगर (of_device_is_compatible(host->dev->of_node,
				    "rockchip,rk3288-dw-mshc"))
		host->bus_hz /= RK3288_CLKGEN_DIV;

	वापस 0;
पूर्ण

/* Common capabilities of RK3288 SoC */
अटल अचिन्हित दीर्घ dw_mci_rk3288_dwmmc_caps[4] = अणु
	MMC_CAP_CMD23,
	MMC_CAP_CMD23,
	MMC_CAP_CMD23,
	MMC_CAP_CMD23,
पूर्ण;

अटल स्थिर काष्ठा dw_mci_drv_data rk2928_drv_data = अणु
	.init			= dw_mci_rockchip_init,
पूर्ण;

अटल स्थिर काष्ठा dw_mci_drv_data rk3288_drv_data = अणु
	.caps			= dw_mci_rk3288_dwmmc_caps,
	.num_caps		= ARRAY_SIZE(dw_mci_rk3288_dwmmc_caps),
	.set_ios		= dw_mci_rk3288_set_ios,
	.execute_tuning		= dw_mci_rk3288_execute_tuning,
	.parse_dt		= dw_mci_rk3288_parse_dt,
	.init			= dw_mci_rockchip_init,
पूर्ण;

अटल स्थिर काष्ठा of_device_id dw_mci_rockchip_match[] = अणु
	अणु .compatible = "rockchip,rk2928-dw-mshc",
		.data = &rk2928_drv_data पूर्ण,
	अणु .compatible = "rockchip,rk3288-dw-mshc",
		.data = &rk3288_drv_data पूर्ण,
	अणुपूर्ण,
पूर्ण;
MODULE_DEVICE_TABLE(of, dw_mci_rockchip_match);

अटल पूर्णांक dw_mci_rockchip_probe(काष्ठा platक्रमm_device *pdev)
अणु
	स्थिर काष्ठा dw_mci_drv_data *drv_data;
	स्थिर काष्ठा of_device_id *match;
	पूर्णांक ret;

	अगर (!pdev->dev.of_node)
		वापस -ENODEV;

	match = of_match_node(dw_mci_rockchip_match, pdev->dev.of_node);
	drv_data = match->data;

	pm_runसमय_get_noresume(&pdev->dev);
	pm_runसमय_set_active(&pdev->dev);
	pm_runसमय_enable(&pdev->dev);
	pm_runसमय_set_स्वतःsuspend_delay(&pdev->dev, 50);
	pm_runसमय_use_स्वतःsuspend(&pdev->dev);

	ret = dw_mci_pltfm_रेजिस्टर(pdev, drv_data);
	अगर (ret) अणु
		pm_runसमय_disable(&pdev->dev);
		pm_runसमय_set_suspended(&pdev->dev);
		pm_runसमय_put_noidle(&pdev->dev);
		वापस ret;
	पूर्ण

	pm_runसमय_put_स्वतःsuspend(&pdev->dev);

	वापस 0;
पूर्ण

अटल पूर्णांक dw_mci_rockchip_हटाओ(काष्ठा platक्रमm_device *pdev)
अणु
	pm_runसमय_get_sync(&pdev->dev);
	pm_runसमय_disable(&pdev->dev);
	pm_runसमय_put_noidle(&pdev->dev);

	वापस dw_mci_pltfm_हटाओ(pdev);
पूर्ण

अटल स्थिर काष्ठा dev_pm_ops dw_mci_rockchip_dev_pm_ops = अणु
	SET_SYSTEM_SLEEP_PM_OPS(pm_runसमय_क्रमce_suspend,
				pm_runसमय_क्रमce_resume)
	SET_RUNTIME_PM_OPS(dw_mci_runसमय_suspend,
			   dw_mci_runसमय_resume,
			   शून्य)
पूर्ण;

अटल काष्ठा platक्रमm_driver dw_mci_rockchip_pltfm_driver = अणु
	.probe		= dw_mci_rockchip_probe,
	.हटाओ		= dw_mci_rockchip_हटाओ,
	.driver		= अणु
		.name		= "dwmmc_rockchip",
		.probe_type	= PROBE_PREFER_ASYNCHRONOUS,
		.of_match_table	= dw_mci_rockchip_match,
		.pm		= &dw_mci_rockchip_dev_pm_ops,
	पूर्ण,
पूर्ण;

module_platक्रमm_driver(dw_mci_rockchip_pltfm_driver);

MODULE_AUTHOR("Addy Ke <addy.ke@rock-chips.com>");
MODULE_DESCRIPTION("Rockchip Specific DW-MSHC Driver Extension");
MODULE_ALIAS("platform:dwmmc_rockchip");
MODULE_LICENSE("GPL v2");
