// Seed: 562351670
module module_0 (
    output tri1  id_0,
    output uwire id_1
);
  assign id_1 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    output tri1 id_1,
    output wand id_2,
    input wor id_3,
    output tri id_4,
    output supply0 id_5,
    output tri id_6,
    input tri1 id_7,
    output wire id_8,
    input tri id_9,
    input wand id_10,
    input uwire id_11,
    input wor id_12,
    input supply0 id_13,
    input wor id_14,
    output wand id_15,
    input wor id_16,
    inout supply0 id_17,
    input tri id_18,
    input supply0 id_19,
    output tri0 id_20
    , id_38,
    input wire id_21,
    output uwire id_22,
    input uwire id_23,
    output uwire id_24,
    input supply1 id_25,
    input tri1 id_26,
    input supply0 id_27
    , id_39,
    output tri0 id_28,
    input uwire id_29,
    input wor id_30,
    input wor id_31,
    input tri1 id_32,
    input tri1 id_33,
    input wand id_34,
    output uwire id_35,
    input supply0 id_36
);
  wire id_40;
  module_0(
      id_8, id_15
  );
endmodule
