# half_adder
Verilog implementation of half adder with testbench
