<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>microHAL: tests/stubs/CMSIS/stm32f4xx.h Source File</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">microHAL
   </div>
   <div id="projectbrief">An abstraction layer for your future F4xx projects</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "../../search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="../../dir_59425e443f801f1f2fd8bbe4959a3ccf.html">tests</a></li><li class="navelem"><a class="el" href="../../dir_cca2ba6cc60345ab42b239d70c289b2c.html">stubs</a></li><li class="navelem"><a class="el" href="../../dir_a475a3f6a6d14fbc51ff0211b0a28eb5.html">CMSIS</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">stm32f4xx.h</div></div>
</div><!--header-->
<div class="contents">
<a href="../../dc/dfd/stm32f4xx_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">/* -- Includes -- */</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="preprocessor">#include &lt;stdint.h&gt;</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="preprocessor">#include &quot;<a class="code" href="../../d5/df2/system__stm32f4xx_8h.html">system_stm32f4xx.h</a>&quot;</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span> </div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment">/* GPIO */</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="preprocessor">#define GPIOA_BASE (0UL)</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span> </div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment">/* ADC */</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#define ADC1_BASE           (0UL)</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#define ADC123_COMMON_BASE  (0UL)</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#define ADC_SR_EOC_Pos      (1U)</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#define ADC_CCR_ADCPRE_Pos  (16U)</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#define ADC_CCR_ADCPRE_Msk  (0x3UL &lt;&lt; ADC_CCR_ADCPRE_Pos)</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="preprocessor">#define ADC_CR1_RES_Pos     (24U)</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#define ADC_CR1_RES_Msk     (0x3UL &lt;&lt; ADC_CR1_RES_Pos)</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="preprocessor">#define ADC_CR1_SCAN_Pos    (8U)</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="preprocessor">#define ADC_CR1_SCAN_Msk    (0x1UL &lt;&lt; ADC_CR1_SCAN_Pos)</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="preprocessor">#define ADC_CR1_DISCEN_Pos  (11U)</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="preprocessor">#define ADC_CR1_DISCEN_Msk  (0x1UL &lt;&lt; ADC_CR1_DISCEN_Pos)</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="preprocessor">#define ADC_CR2_CONT_Pos    (1U)</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="preprocessor">#define ADC_CR2_CONT_Msk    (0x1UL &lt;&lt; ADC_CR2_CONT_Pos)</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="preprocessor">#define ADC_CR2_DMA_Pos     (8U)</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="preprocessor">#define ADC_CR2_DMA_Msk     (0x1UL &lt;&lt; ADC_CR2_DMA_Pos)</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="preprocessor">#define ADC_CR2_DDS_Pos     (9U)</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="preprocessor">#define ADC_CR2_DDS_Msk     (0x1UL &lt;&lt; ADC_CR2_DDS_Pos)</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="preprocessor">#define ADC_CR2_SWSTART_Msk (0x1UL &lt;&lt; (30U))</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="preprocessor">#define ADC_CR2_ADON_Msk    (0x1UL &lt;&lt; (0U))</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="preprocessor">#define ADC_SQR1_L_Pos      (20U)</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span> </div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">/* DMA */</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="preprocessor">#define DMA1_BASE           (0U)</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="preprocessor">#define DMA_SxCR_EN_Msk     (0x1UL &lt;&lt; (0UL))</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="preprocessor">#define DMA_SxCR_MSIZE_Pos  (13U)</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="preprocessor">#define DMA_SxCR_MSIZE_Msk  (0x3UL &lt;&lt; DMA_SxCR_MSIZE_Pos)</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="preprocessor">#define DMA_SxCR_PSIZE_Pos  (11U)</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="preprocessor">#define DMA_SxCR_PSIZE_Msk  (0x3UL &lt;&lt; DMA_SxCR_PSIZE_Pos)</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="preprocessor">#define DMA_SxCR_DIR_Pos    (6U)</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="preprocessor">#define DMA_SxCR_DIR_Msk    (0x3UL &lt;&lt; DMA_SxCR_DIR_Pos)</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="preprocessor">#define DMA_SxCR_CIRC_Pos   (8U)</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="preprocessor">#define DMA_SxCR_CIRC_Msk   (0x1UL &lt;&lt; DMA_SxCR_CIRC_Pos)</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="preprocessor">#define DMA_SxCR_MINC_Pos   (10U)</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="preprocessor">#define DMA_SxCR_MINC_Msk   (0x1UL &lt;&lt; DMA_SxCR_MINC_Pos)</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="preprocessor">#define DMA_SxCR_PINC_Pos   (9U)</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="preprocessor">#define DMA_SxCR_PINC_Msk   (0x1UL &lt;&lt; DMA_SxCR_PINC_Pos)</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="preprocessor">#define DMA_SxCR_DBM_Pos    (18U)</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="preprocessor">#define DMA_SxCR_DBM_Msk    (0x1UL &lt;&lt; DMA_SxCR_DBM_Pos)</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="preprocessor">#define DMA_SxCR_PFCTRL_Pos (5U)</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="preprocessor">#define DMA_SxCR_PFCTRL_Msk (0x1UL &lt;&lt; DMA_SxCR_PFCTRL_Pos)</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="preprocessor">#define DMA_SxCR_CHSEL_Pos  (25U)</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="preprocessor">#define DMA_SxCR_CHSEL_Msk  (0x7UL &lt;&lt; DMA_SxCR_CHSEL_Pos)</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="preprocessor">#define DMA_SxCR_PL_Pos     (16U)</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="preprocessor">#define DMA_SxCR_PL_Msk     (0x3UL &lt;&lt; DMA_SxCR_PL_Pos)</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="preprocessor">#define DMA_SxCR_DMEIE_Pos  (1U)</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="preprocessor">#define DMA_SxCR_DMEIE_Msk  (0x1UL &lt;&lt; DMA_SxCR_DMEIE_Pos)</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="preprocessor">#define DMA_SxCR_HTIE_Pos   (3U)</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="preprocessor">#define DMA_SxCR_HTIE_Msk   (0x1UL &lt;&lt; DMA_SxCR_HTIE_Pos)</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="preprocessor">#define DMA_SxCR_TCIE_Pos   (4U)</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="preprocessor">#define DMA_SxCR_TCIE_Msk   (0x1UL &lt;&lt; DMA_SxCR_TCIE_Pos)</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="preprocessor">#define DMA_SxCR_TEIE_Pos   (2U)</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="preprocessor">#define DMA_SxCR_TEIE_Msk   (0x1UL &lt;&lt; DMA_SxCR_TEIE_Pos)</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="preprocessor">#define DMA_SxFCR_FEIE_Pos  (7U)</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="preprocessor">#define DMA_SxFCR_FEIE_Msk  (0x1UL &lt;&lt; DMA_SxFCR_FEIE_Pos)</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span> </div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="comment">/* U(S)ART */</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="preprocessor">#define USART1_BASE          (0UL)</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="preprocessor">#define USART2_BASE          (1UL)</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="preprocessor">#define USART3_BASE          (2UL)</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="preprocessor">#define UART4_BASE           (3UL)</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="preprocessor">#define UART5_BASE           (4UL)</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="preprocessor">#define USART6_BASE          (5UL)</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="preprocessor">#define USART_CR1_TE_Pos     (3U)</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="preprocessor">#define USART_CR1_TE_Msk     (0x1UL &lt;&lt; USART_CR1_TE_Pos)</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="preprocessor">#define USART_CR1_RE_Pos     (2U)</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="preprocessor">#define USART_CR1_RE_Msk     (0x1UL &lt;&lt; USART_CR1_RE_Pos)</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="preprocessor">#define USART_CR1_UE_Pos     (13U)</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="preprocessor">#define USART_CR1_UE_Msk     (0x1UL &lt;&lt; USART_CR1_UE_Pos)</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="preprocessor">#define USART_CR1_PEIE_Pos   (8U)</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="preprocessor">#define USART_CR1_PEIE_Msk   (0x1UL &lt;&lt; USART_CR1_PEIE_Pos)</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="preprocessor">#define USART_CR1_TXEIE_Pos  (7U)</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="preprocessor">#define USART_CR1_TXEIE_Msk  (0x1UL &lt;&lt; USART_CR1_TXEIE_Pos)</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="preprocessor">#define USART_CR1_TCIE_Pos   (6U)</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="preprocessor">#define USART_CR1_TCIE_Msk   (0x1UL &lt;&lt; USART_CR1_TCIE_Pos)</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="preprocessor">#define USART_CR1_RXNEIE_Pos (5U)</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="preprocessor">#define USART_CR1_RXNEIE_Msk (0x1UL &lt;&lt; USART_CR1_RXNEIE_Pos)</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="preprocessor">#define USART_CR1_IDLEIE_Pos (4U)</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="preprocessor">#define USART_CR1_IDLEIE_Msk (0x1UL &lt;&lt; USART_CR1_IDLEIE_Pos)</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="preprocessor">#define USART_CR1_M_Pos      (12U)</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="preprocessor">#define USART_CR1_M_Msk      (0x1UL &lt;&lt; USART_CR1_M_Pos)</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="preprocessor">#define USART_CR1_PS_Msk     (0x1UL &lt;&lt; (9U))</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="preprocessor">#define USART_CR1_PCE_Msk    (0x1UL &lt;&lt; (10U))</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="preprocessor">#define USART_CR2_LBDIE_Pos  (6U)</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="preprocessor">#define USART_CR2_LBDIE_Msk  (0x1UL &lt;&lt; USART_CR2_LBDIE_Pos)</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="preprocessor">#define USART_CR2_STOP_Pos   (12U)</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="preprocessor">#define USART_CR2_STOP_Msk   (0x3UL &lt;&lt; USART_CR2_STOP_Pos)</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="preprocessor">#define USART_CR3_CTSIE_Pos  (10U)</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="preprocessor">#define USART_CR3_CTSIE_Msk  (0x1UL &lt;&lt; USART_CR3_CTSIE_Pos)</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="preprocessor">#define USART_CR3_EIE_Pos    (0U)</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="preprocessor">#define USART_CR3_EIE_Msk    (0x1UL &lt;&lt; USART_CR3_EIE_Pos)</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="preprocessor">#define USART_CR3_DMAT_Pos   (7U)</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="preprocessor">#define USART_CR3_DMAT_Msk   (0x1UL &lt;&lt; USART_CR3_DMAT_Pos)</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="preprocessor">#define USART_CR3_DMAR_Pos   (6U)</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="preprocessor">#define USART_CR3_DMAR_Msk   (0x1UL &lt;&lt; USART_CR3_DMAR_Pos)</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="preprocessor">#define USART_SR_TXE_Msk     (0x1UL &lt;&lt; (7U))</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="preprocessor">#define USART_SR_TC_Msk      (0x1UL &lt;&lt; (6U))</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="preprocessor">#define USART_SR_RXNE_Msk    (0x1UL &lt;&lt; (5U))</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span> </div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="comment">/* RCC */</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="../../d0/dea/structRCC__TypeDef.html">  121</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span>  <span class="keyword">volatile</span> uint32_t CR;</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span>  <span class="keyword">volatile</span> uint32_t PLLCFGR;</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span>  <span class="keyword">volatile</span> uint32_t CFGR;</div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span>  <span class="keyword">volatile</span> uint32_t AHB1RSTR;</div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>  <span class="keyword">volatile</span> uint32_t APB1RSTR;</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span>  <span class="keyword">volatile</span> uint32_t APB2RSTR;</div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span>  <span class="keyword">volatile</span> uint32_t AHB1ENR;</div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span>  <span class="keyword">volatile</span> uint32_t APB1ENR;</div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>  <span class="keyword">volatile</span> uint32_t APB2ENR;</div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span>  <span class="keyword">volatile</span> uint32_t CSR;</div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span>} <a class="code hl_struct" href="../../d0/dea/structRCC__TypeDef.html">RCC_TypeDef</a>;</div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span> </div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="preprocessor">#define RCC                      ((RCC_TypeDef *)(0UL))</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="preprocessor">#define RCC_CR_HSEBYP_Msk        (0x1UL &lt;&lt; (18U))</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="preprocessor">#define RCC_CR_HSERDY_Msk        (0x1UL &lt;&lt; (17U))</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="preprocessor">#define RCC_CR_HSEON_Msk         (0x1UL &lt;&lt; (16U))</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="preprocessor">#define RCC_CR_PLLON_Msk         (0x1UL &lt;&lt; (24U))</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="preprocessor">#define RCC_CR_PLLRDY_Msk        (0x1UL &lt;&lt; (25U))</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="preprocessor">#define RCC_CFGR_PPRE1_Pos       (10U)</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="preprocessor">#define RCC_CFGR_PPRE2_Pos       (13U)</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="preprocessor">#define RCC_CFGR_SW_Pos          (0U)</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="preprocessor">#define RCC_CFGR_SW_PLL          (0x00000002U)</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="preprocessor">#define RCC_CFGR_SWS_PLL         (0x00000008U)</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="preprocessor">#define RCC_PLLCFGR_PLLM_Pos     (0U)</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="preprocessor">#define RCC_PLLCFGR_PLLM_Msk     (0x3FUL &lt;&lt; RCC_PLLCFGR_PLLM_Pos)</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="preprocessor">#define RCC_PLLCFGR_PLLN_Pos     (6U)</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="preprocessor">#define RCC_PLLCFGR_PLLN_Msk     (0x1FFUL &lt;&lt; RCC_PLLCFGR_PLLN_Pos)</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="preprocessor">#define RCC_PLLCFGR_PLLP_Pos     (16U)</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="preprocessor">#define RCC_PLLCFGR_PLLP_Msk     (0x3UL &lt;&lt; (16U))</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="preprocessor">#define RCC_PLLCFGR_PLLSRC_Pos   (22U)</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="preprocessor">#define RCC_PLLCFGR_PLLSRC_Msk   (0x1UL &lt;&lt; RCC_PLLCFGR_PLLSRC_Pos)</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="preprocessor">#define RCC_AHB1ENR_GPIOAEN_Msk  (0x1UL &lt;&lt; (0U))</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="preprocessor">#define RCC_AHB1ENR_GPIOBEN_Msk  (0x1UL &lt;&lt; (1U))</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="preprocessor">#define RCC_AHB1ENR_GPIOCEN_Msk  (0x1UL &lt;&lt; (2U))</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="preprocessor">#define RCC_AHB1ENR_GPIODEN_Msk  (0x1UL &lt;&lt; (3U))</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="preprocessor">#define RCC_AHB1ENR_GPIOEEN_Msk  (0x1UL &lt;&lt; (4U))</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="preprocessor">#define RCC_AHB1ENR_GPIOFEN_Msk  (0x1UL &lt;&lt; (5U))</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="preprocessor">#define RCC_AHB1ENR_GPIOGEN_Msk  (0x1UL &lt;&lt; (6U))</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="preprocessor">#define RCC_AHB1ENR_GPIOHEN_Msk  (0x1UL &lt;&lt; (7U))</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="preprocessor">#define RCC_AHB1ENR_DMA1EN_Msk   (0x1UL &lt;&lt; (21U))</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="preprocessor">#define RCC_AHB1ENR_DMA2EN_Msk   (0x1UL &lt;&lt; (22U))</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="preprocessor">#define RCC_APB1ENR_PWREN_Msk    (0x1UL &lt;&lt; (28U))</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="preprocessor">#define RCC_APB1ENR_USART2EN_Msk (0x1UL &lt;&lt; (17U))</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="preprocessor">#define RCC_APB1ENR_USART3EN_Msk (0x1UL &lt;&lt; (18U))</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="preprocessor">#define RCC_APB1ENR_UART4EN_Msk  (0x1UL &lt;&lt; (19U))</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="preprocessor">#define RCC_APB1ENR_UART5EN_Msk  (0x1UL &lt;&lt; (20U))</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="preprocessor">#define RCC_APB2ENR_ADC1EN_Msk   (0x1UL &lt;&lt; (8U))</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="preprocessor">#define RCC_APB2ENR_ADC2EN_Msk   (0x1UL &lt;&lt; (9U))</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="preprocessor">#define RCC_APB2ENR_ADC3EN_Msk   (0x1UL &lt;&lt; (10U))</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="preprocessor">#define RCC_APB2ENR_USART1EN_Msk (0x1UL &lt;&lt; (4U))</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="preprocessor">#define RCC_APB2ENR_USART6EN_Msk (0x1UL &lt;&lt; (5U))</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span> </div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="comment">/* PWR */</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno"><a class="line" href="../../d2/d83/structPWR__TypeDef.html">  178</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span>  <span class="keyword">volatile</span> uint32_t CR;</div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span>  <span class="keyword">volatile</span> uint32_t CSR;</div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span>} <a class="code hl_struct" href="../../d2/d83/structPWR__TypeDef.html">PWR_TypeDef</a>;</div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span> </div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="preprocessor">#define PWR                 ((PWR_TypeDef *)(0UL))</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="preprocessor">#define PWR_CR_VOS_Pos      (14U)</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="preprocessor">#define PWR_CR_ODEN_Msk     (0x1UL &lt;&lt; (16U))</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="preprocessor">#define PWR_CR_ODSWEN_Msk   (0x1UL &lt;&lt; (17U))</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="preprocessor">#define PWR_CSR_ODRDY_Msk   (0x1UL &lt;&lt; (16U))</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="preprocessor">#define PWR_CSR_ODSWRDY_Msk (0x1UL &lt;&lt; (17U))</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span> </div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="comment">/* FLASH */</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno"><a class="line" href="../../d8/d7f/structFLASH__TypeDef.html">  194</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span>  <span class="keyword">volatile</span> uint32_t ACR;</div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span>} <a class="code hl_struct" href="../../d8/d7f/structFLASH__TypeDef.html">FLASH_TypeDef</a>;</div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span> </div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="preprocessor">#define FLASH                 ((FLASH_TypeDef *)(0UL))</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="preprocessor">#define FLASH_ACR_LATENCY_5WS 0x00000005U</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span> </div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="comment">/* SCB */</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno"><a class="line" href="../../d8/da0/structSCB__TypeDef.html">  205</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span>  <span class="keyword">volatile</span> uint32_t CPACR;</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>} <a class="code hl_struct" href="../../d8/da0/structSCB__TypeDef.html">SCB_TypeDef</a>;</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span> </div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="preprocessor">#define SCB ((SCB_TypeDef *)(0UL))</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span> </div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="comment">/* CMSIS GCC */</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span>__attribute__((always_inline)) <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> __enable_irq(<span class="keywordtype">void</span>) { <span class="keywordflow">return</span>; }</div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span> </div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="comment">/* CMSIS CM4 */</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span>__attribute__((always_inline)) <span class="keyword">static</span> <span class="keyword">inline</span> uint32_t</div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>SysTick_Config(uint32_t <a class="code hl_variable" href="../../d8/d22/interrupts_8c.html#aa7e25380b955a5364bf9bbd7f269cd00">ticks</a>) {</div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>  (void)<a class="code hl_variable" href="../../d8/d22/interrupts_8c.html#aa7e25380b955a5364bf9bbd7f269cd00">ticks</a>;</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span>  <span class="keywordflow">return</span> 0UL;</div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>}</div>
<div class="ttc" id="ainterrupts_8c_html_aa7e25380b955a5364bf9bbd7f269cd00"><div class="ttname"><a href="../../d8/d22/interrupts_8c.html#aa7e25380b955a5364bf9bbd7f269cd00">ticks</a></div><div class="ttdeci">volatile uint32_t ticks</div><div class="ttdoc">MCU tick count.</div><div class="ttdef"><b>Definition:</b> interrupts.c:15</div></div>
<div class="ttc" id="astructFLASH__TypeDef_html"><div class="ttname"><a href="../../d8/d7f/structFLASH__TypeDef.html">FLASH_TypeDef</a></div><div class="ttdoc">Contains stubbed FLASH registers.</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:194</div></div>
<div class="ttc" id="astructPWR__TypeDef_html"><div class="ttname"><a href="../../d2/d83/structPWR__TypeDef.html">PWR_TypeDef</a></div><div class="ttdoc">Contains stubbed PWR registers.</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:178</div></div>
<div class="ttc" id="astructRCC__TypeDef_html"><div class="ttname"><a href="../../d0/dea/structRCC__TypeDef.html">RCC_TypeDef</a></div><div class="ttdoc">Contains stubbed RCC registers.</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:121</div></div>
<div class="ttc" id="astructSCB__TypeDef_html"><div class="ttname"><a href="../../d8/da0/structSCB__TypeDef.html">SCB_TypeDef</a></div><div class="ttdoc">Contains stubbed SCB registers.</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:205</div></div>
<div class="ttc" id="asystem__stm32f4xx_8h_html"><div class="ttname"><a href="../../d5/df2/system__stm32f4xx_8h.html">system_stm32f4xx.h</a></div><div class="ttdoc">CMSIS device system header stubs.</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4
</small></address>
</body>
</html>
