// Seed: 2097004499
module module_0;
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wor  id_9 = 1;
  wire id_10;
  module_0();
  always @(1) begin
    if (id_4 - id_8) id_2[1] <= 1;
    else begin
      id_7 <= 1 == 1;
    end
  end
  assign id_1[1] = id_2;
endmodule
