-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity SMM_CIF_0_1_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    in_stream_a_TVALID : IN STD_LOGIC;
    out_stream_TREADY : IN STD_LOGIC;
    sub47 : IN STD_LOGIC_VECTOR (31 downto 0);
    out_stream_TDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
    out_stream_TVALID : OUT STD_LOGIC;
    in_stream_a_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
    in_stream_a_TREADY : OUT STD_LOGIC;
    sub : IN STD_LOGIC_VECTOR (31 downto 0);
    empty : IN STD_LOGIC_VECTOR (31 downto 0);
    mul_ln101_1 : IN STD_LOGIC_VECTOR (31 downto 0);
    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce1 : OUT STD_LOGIC;
    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_we1 : OUT STD_LOGIC;
    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce1 : OUT STD_LOGIC;
    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_we1 : OUT STD_LOGIC;
    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce1 : OUT STD_LOGIC;
    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_we1 : OUT STD_LOGIC;
    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce1 : OUT STD_LOGIC;
    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_we1 : OUT STD_LOGIC;
    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce1 : OUT STD_LOGIC;
    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_we1 : OUT STD_LOGIC;
    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce1 : OUT STD_LOGIC;
    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_we1 : OUT STD_LOGIC;
    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce1 : OUT STD_LOGIC;
    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_we1 : OUT STD_LOGIC;
    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce1 : OUT STD_LOGIC;
    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_we1 : OUT STD_LOGIC;
    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce1 : OUT STD_LOGIC;
    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_we1 : OUT STD_LOGIC;
    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce1 : OUT STD_LOGIC;
    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_we1 : OUT STD_LOGIC;
    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce1 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_we1 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce1 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_we1 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce1 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_we1 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce1 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_we1 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce1 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_we1 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce1 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_we1 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_ce1 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_we1 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_ce1 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_we1 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_ce1 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_we1 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_ce1 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_we1 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_ce1 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_we1 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_ce1 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_we1 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_ce1 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_we1 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_ce1 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_we1 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_ce1 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_we1 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_d1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of SMM_CIF_0_1_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv5_17 : STD_LOGIC_VECTOR (4 downto 0) := "10111";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv5_16 : STD_LOGIC_VECTOR (4 downto 0) := "10110";
    constant ap_const_lv5_15 : STD_LOGIC_VECTOR (4 downto 0) := "10101";
    constant ap_const_lv5_14 : STD_LOGIC_VECTOR (4 downto 0) := "10100";
    constant ap_const_lv5_13 : STD_LOGIC_VECTOR (4 downto 0) := "10011";
    constant ap_const_lv5_12 : STD_LOGIC_VECTOR (4 downto 0) := "10010";
    constant ap_const_lv5_11 : STD_LOGIC_VECTOR (4 downto 0) := "10001";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_F : STD_LOGIC_VECTOR (4 downto 0) := "01111";
    constant ap_const_lv5_E : STD_LOGIC_VECTOR (4 downto 0) := "01110";
    constant ap_const_lv5_D : STD_LOGIC_VECTOR (4 downto 0) := "01101";
    constant ap_const_lv5_C : STD_LOGIC_VECTOR (4 downto 0) := "01100";
    constant ap_const_lv5_B : STD_LOGIC_VECTOR (4 downto 0) := "01011";
    constant ap_const_lv5_A : STD_LOGIC_VECTOR (4 downto 0) := "01010";
    constant ap_const_lv5_9 : STD_LOGIC_VECTOR (4 downto 0) := "01001";
    constant ap_const_lv5_8 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_const_lv5_7 : STD_LOGIC_VECTOR (4 downto 0) := "00111";
    constant ap_const_lv5_6 : STD_LOGIC_VECTOR (4 downto 0) := "00110";
    constant ap_const_lv5_5 : STD_LOGIC_VECTOR (4 downto 0) := "00101";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv5_3 : STD_LOGIC_VECTOR (4 downto 0) := "00011";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv5_1F : STD_LOGIC_VECTOR (4 downto 0) := "11111";
    constant ap_const_lv5_1E : STD_LOGIC_VECTOR (4 downto 0) := "11110";
    constant ap_const_lv5_1D : STD_LOGIC_VECTOR (4 downto 0) := "11101";
    constant ap_const_lv5_1C : STD_LOGIC_VECTOR (4 downto 0) := "11100";
    constant ap_const_lv5_1B : STD_LOGIC_VECTOR (4 downto 0) := "11011";
    constant ap_const_lv5_1A : STD_LOGIC_VECTOR (4 downto 0) := "11010";
    constant ap_const_lv5_19 : STD_LOGIC_VECTOR (4 downto 0) := "11001";
    constant ap_const_lv5_18 : STD_LOGIC_VECTOR (4 downto 0) := "11000";
    constant ap_const_lv12_960 : STD_LOGIC_VECTOR (11 downto 0) := "100101100000";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv7_4B : STD_LOGIC_VECTOR (6 downto 0) := "1001011";
    constant ap_const_lv7_3 : STD_LOGIC_VECTOR (6 downto 0) := "0000011";
    constant ap_const_lv15_AB : STD_LOGIC_VECTOR (14 downto 0) := "000000010101011";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv64_20 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000100000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal icmp_ln104_fu_705_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln108_fu_819_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op77_read_state1 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal or_ln108_reg_978 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state2_io : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal out_stream_TDATA_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal in_stream_a_TDATA_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal select_ln104_fu_735_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln104_1_fu_743_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln104_1_reg_954 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln104_1_reg_954_pp0_iter1_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln104_1_reg_954_pp0_iter2_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln104_1_reg_954_pp0_iter3_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln104_1_reg_954_pp0_iter4_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln104_1_reg_954_pp0_iter5_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln104_1_reg_954_pp0_iter6_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln104_1_reg_954_pp0_iter7_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln104_1_reg_954_pp0_iter8_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln104_1_reg_954_pp0_iter9_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln104_1_reg_954_pp0_iter10_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln104_fu_751_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln104_reg_959 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln104_reg_959_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln104_reg_959_pp0_iter2_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln104_reg_959_pp0_iter3_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln104_reg_959_pp0_iter4_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln104_reg_959_pp0_iter5_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln104_reg_959_pp0_iter6_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln104_reg_959_pp0_iter7_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln104_reg_959_pp0_iter8_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln104_reg_959_pp0_iter9_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln104_reg_959_pp0_iter10_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal cmp45_fu_759_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp45_reg_964 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln105_fu_777_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln105_reg_969 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln_reg_974 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln_reg_974_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln_reg_974_pp0_iter2_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln_reg_974_pp0_iter3_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln_reg_974_pp0_iter4_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln_reg_974_pp0_iter5_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln_reg_974_pp0_iter6_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln_reg_974_pp0_iter7_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln_reg_974_pp0_iter8_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln_reg_974_pp0_iter9_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal or_ln108_reg_978_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln108_reg_978_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln108_reg_978_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln108_reg_978_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln108_reg_978_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln108_reg_978_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln108_reg_978_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln108_reg_978_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln108_reg_978_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal in_stream_a_read_reg_982 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln110_fu_825_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln110_reg_987 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln110_reg_987_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln110_reg_987_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln110_reg_987_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln110_reg_987_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln110_reg_987_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln110_reg_987_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln110_reg_987_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln110_reg_987_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln110_reg_987_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln110_reg_987_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_781_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal urem_ln105_reg_1016 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln110_1_fu_890_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal j_fu_188 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal add_ln105_fu_829_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_j_load : STD_LOGIC_VECTOR (6 downto 0);
    signal i_2_fu_192 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal ap_sig_allocacmp_i_2_load : STD_LOGIC_VECTOR (5 downto 0);
    signal indvar_flatten_fu_196 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    signal add_ln104_1_fu_711_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_sig_allocacmp_indvar_flatten_load : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal ap_predicate_pred467_state12 : BOOLEAN;
    signal ap_predicate_pred473_state12 : BOOLEAN;
    signal ap_predicate_pred483_state12 : BOOLEAN;
    signal ap_predicate_pred488_state12 : BOOLEAN;
    signal ap_predicate_pred497_state12 : BOOLEAN;
    signal ap_predicate_pred502_state12 : BOOLEAN;
    signal ap_predicate_pred511_state12 : BOOLEAN;
    signal ap_predicate_pred516_state12 : BOOLEAN;
    signal ap_predicate_pred525_state12 : BOOLEAN;
    signal ap_predicate_pred530_state12 : BOOLEAN;
    signal ap_predicate_pred539_state12 : BOOLEAN;
    signal ap_predicate_pred544_state12 : BOOLEAN;
    signal ap_predicate_pred553_state12 : BOOLEAN;
    signal ap_predicate_pred558_state12 : BOOLEAN;
    signal ap_predicate_pred567_state12 : BOOLEAN;
    signal ap_predicate_pred572_state12 : BOOLEAN;
    signal ap_predicate_pred581_state12 : BOOLEAN;
    signal ap_predicate_pred586_state12 : BOOLEAN;
    signal ap_predicate_pred595_state12 : BOOLEAN;
    signal ap_predicate_pred600_state12 : BOOLEAN;
    signal ap_predicate_pred609_state12 : BOOLEAN;
    signal ap_predicate_pred614_state12 : BOOLEAN;
    signal ap_predicate_pred623_state12 : BOOLEAN;
    signal ap_predicate_pred628_state12 : BOOLEAN;
    signal ap_predicate_pred637_state12 : BOOLEAN;
    signal ap_predicate_pred642_state12 : BOOLEAN;
    signal ap_predicate_pred651_state12 : BOOLEAN;
    signal ap_predicate_pred656_state12 : BOOLEAN;
    signal ap_predicate_pred665_state12 : BOOLEAN;
    signal ap_predicate_pred670_state12 : BOOLEAN;
    signal ap_predicate_pred679_state12 : BOOLEAN;
    signal ap_predicate_pred684_state12 : BOOLEAN;
    signal ap_predicate_pred693_state12 : BOOLEAN;
    signal ap_predicate_pred698_state12 : BOOLEAN;
    signal ap_predicate_pred707_state12 : BOOLEAN;
    signal ap_predicate_pred712_state12 : BOOLEAN;
    signal ap_predicate_pred721_state12 : BOOLEAN;
    signal ap_predicate_pred726_state12 : BOOLEAN;
    signal ap_predicate_pred735_state12 : BOOLEAN;
    signal ap_predicate_pred740_state12 : BOOLEAN;
    signal ap_predicate_pred749_state12 : BOOLEAN;
    signal ap_predicate_pred754_state12 : BOOLEAN;
    signal ap_predicate_pred763_state12 : BOOLEAN;
    signal ap_predicate_pred768_state12 : BOOLEAN;
    signal ap_predicate_pred777_state12 : BOOLEAN;
    signal ap_predicate_pred782_state12 : BOOLEAN;
    signal ap_predicate_pred791_state12 : BOOLEAN;
    signal ap_predicate_pred796_state12 : BOOLEAN;
    signal ap_predicate_pred833_state12 : BOOLEAN;
    signal ap_predicate_pred852_state12 : BOOLEAN;
    signal icmp_ln105_fu_729_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln104_fu_723_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln104_fu_755_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ult_fu_765_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_781_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal mul_ln105_fu_791_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln105_fu_791_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln105_fu_791_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln108_fu_807_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln108_fu_813_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev_fu_771_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln112_fu_850_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal valOut_last_fu_854_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_fu_872_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln110_fu_869_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln110_fu_879_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln110_fu_885_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_781_ce : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal mul_ln105_fu_791_p00 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component SMM_CIF_0_1_urem_7ns_3ns_7_11_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (6 downto 0) );
    end component;


    component SMM_CIF_0_1_mul_7ns_9ns_15_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component SMM_CIF_0_1_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    urem_7ns_3ns_7_11_1_U110 : component SMM_CIF_0_1_urem_7ns_3ns_7_11_1
    generic map (
        ID => 1,
        NUM_STAGE => 11,
        din0_WIDTH => 7,
        din1_WIDTH => 3,
        dout_WIDTH => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => select_ln104_fu_735_p3,
        din1 => grp_fu_781_p1,
        ce => grp_fu_781_ce,
        dout => grp_fu_781_p2);

    mul_7ns_9ns_15_1_1_U111 : component SMM_CIF_0_1_mul_7ns_9ns_15_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 9,
        dout_WIDTH => 15)
    port map (
        din0 => mul_ln105_fu_791_p0,
        din1 => mul_ln105_fu_791_p1,
        dout => mul_ln105_fu_791_p2);

    flow_control_loop_pipe_sequential_init_U : component SMM_CIF_0_1_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter10_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    i_2_fu_192_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln104_fu_705_p2 = ap_const_lv1_0) and (ap_start_int = ap_const_logic_1))) then 
                    i_2_fu_192 <= select_ln104_1_fu_743_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_2_fu_192 <= ap_const_lv6_0;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_196_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln104_fu_705_p2 = ap_const_lv1_0) and (ap_start_int = ap_const_logic_1))) then 
                    indvar_flatten_fu_196 <= add_ln104_1_fu_711_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten_fu_196 <= ap_const_lv12_0;
                end if;
            end if; 
        end if;
    end process;

    j_fu_188_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln104_fu_705_p2 = ap_const_lv1_0) and (ap_start_int = ap_const_logic_1))) then 
                    j_fu_188 <= add_ln105_fu_829_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    j_fu_188 <= ap_const_lv7_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                    ap_predicate_pred467_state12 <= ((or_ln108_reg_978_pp0_iter9_reg = ap_const_lv1_0) and (trunc_ln_reg_974_pp0_iter9_reg = ap_const_lv5_17));
                    ap_predicate_pred473_state12 <= ((or_ln108_reg_978_pp0_iter9_reg = ap_const_lv1_1) and (trunc_ln_reg_974_pp0_iter9_reg = ap_const_lv5_17));
                    ap_predicate_pred483_state12 <= ((or_ln108_reg_978_pp0_iter9_reg = ap_const_lv1_0) and (trunc_ln_reg_974_pp0_iter9_reg = ap_const_lv5_16));
                    ap_predicate_pred488_state12 <= ((or_ln108_reg_978_pp0_iter9_reg = ap_const_lv1_1) and (trunc_ln_reg_974_pp0_iter9_reg = ap_const_lv5_16));
                    ap_predicate_pred497_state12 <= ((or_ln108_reg_978_pp0_iter9_reg = ap_const_lv1_0) and (trunc_ln_reg_974_pp0_iter9_reg = ap_const_lv5_15));
                    ap_predicate_pred502_state12 <= ((or_ln108_reg_978_pp0_iter9_reg = ap_const_lv1_1) and (trunc_ln_reg_974_pp0_iter9_reg = ap_const_lv5_15));
                    ap_predicate_pred511_state12 <= ((or_ln108_reg_978_pp0_iter9_reg = ap_const_lv1_0) and (trunc_ln_reg_974_pp0_iter9_reg = ap_const_lv5_14));
                    ap_predicate_pred516_state12 <= ((or_ln108_reg_978_pp0_iter9_reg = ap_const_lv1_1) and (trunc_ln_reg_974_pp0_iter9_reg = ap_const_lv5_14));
                    ap_predicate_pred525_state12 <= ((or_ln108_reg_978_pp0_iter9_reg = ap_const_lv1_0) and (trunc_ln_reg_974_pp0_iter9_reg = ap_const_lv5_13));
                    ap_predicate_pred530_state12 <= ((or_ln108_reg_978_pp0_iter9_reg = ap_const_lv1_1) and (trunc_ln_reg_974_pp0_iter9_reg = ap_const_lv5_13));
                    ap_predicate_pred539_state12 <= ((or_ln108_reg_978_pp0_iter9_reg = ap_const_lv1_0) and (trunc_ln_reg_974_pp0_iter9_reg = ap_const_lv5_12));
                    ap_predicate_pred544_state12 <= ((or_ln108_reg_978_pp0_iter9_reg = ap_const_lv1_1) and (trunc_ln_reg_974_pp0_iter9_reg = ap_const_lv5_12));
                    ap_predicate_pred553_state12 <= ((or_ln108_reg_978_pp0_iter9_reg = ap_const_lv1_0) and (trunc_ln_reg_974_pp0_iter9_reg = ap_const_lv5_11));
                    ap_predicate_pred558_state12 <= ((or_ln108_reg_978_pp0_iter9_reg = ap_const_lv1_1) and (trunc_ln_reg_974_pp0_iter9_reg = ap_const_lv5_11));
                    ap_predicate_pred567_state12 <= ((or_ln108_reg_978_pp0_iter9_reg = ap_const_lv1_0) and (trunc_ln_reg_974_pp0_iter9_reg = ap_const_lv5_10));
                    ap_predicate_pred572_state12 <= ((or_ln108_reg_978_pp0_iter9_reg = ap_const_lv1_1) and (trunc_ln_reg_974_pp0_iter9_reg = ap_const_lv5_10));
                    ap_predicate_pred581_state12 <= ((or_ln108_reg_978_pp0_iter9_reg = ap_const_lv1_0) and (trunc_ln_reg_974_pp0_iter9_reg = ap_const_lv5_F));
                    ap_predicate_pred586_state12 <= ((or_ln108_reg_978_pp0_iter9_reg = ap_const_lv1_1) and (trunc_ln_reg_974_pp0_iter9_reg = ap_const_lv5_F));
                    ap_predicate_pred595_state12 <= ((or_ln108_reg_978_pp0_iter9_reg = ap_const_lv1_0) and (trunc_ln_reg_974_pp0_iter9_reg = ap_const_lv5_E));
                    ap_predicate_pred600_state12 <= ((or_ln108_reg_978_pp0_iter9_reg = ap_const_lv1_1) and (trunc_ln_reg_974_pp0_iter9_reg = ap_const_lv5_E));
                    ap_predicate_pred609_state12 <= ((or_ln108_reg_978_pp0_iter9_reg = ap_const_lv1_0) and (trunc_ln_reg_974_pp0_iter9_reg = ap_const_lv5_D));
                    ap_predicate_pred614_state12 <= ((or_ln108_reg_978_pp0_iter9_reg = ap_const_lv1_1) and (trunc_ln_reg_974_pp0_iter9_reg = ap_const_lv5_D));
                    ap_predicate_pred623_state12 <= ((or_ln108_reg_978_pp0_iter9_reg = ap_const_lv1_0) and (trunc_ln_reg_974_pp0_iter9_reg = ap_const_lv5_C));
                    ap_predicate_pred628_state12 <= ((or_ln108_reg_978_pp0_iter9_reg = ap_const_lv1_1) and (trunc_ln_reg_974_pp0_iter9_reg = ap_const_lv5_C));
                    ap_predicate_pred637_state12 <= ((or_ln108_reg_978_pp0_iter9_reg = ap_const_lv1_0) and (trunc_ln_reg_974_pp0_iter9_reg = ap_const_lv5_B));
                    ap_predicate_pred642_state12 <= ((or_ln108_reg_978_pp0_iter9_reg = ap_const_lv1_1) and (trunc_ln_reg_974_pp0_iter9_reg = ap_const_lv5_B));
                    ap_predicate_pred651_state12 <= ((or_ln108_reg_978_pp0_iter9_reg = ap_const_lv1_0) and (trunc_ln_reg_974_pp0_iter9_reg = ap_const_lv5_A));
                    ap_predicate_pred656_state12 <= ((or_ln108_reg_978_pp0_iter9_reg = ap_const_lv1_1) and (trunc_ln_reg_974_pp0_iter9_reg = ap_const_lv5_A));
                    ap_predicate_pred665_state12 <= ((or_ln108_reg_978_pp0_iter9_reg = ap_const_lv1_0) and (trunc_ln_reg_974_pp0_iter9_reg = ap_const_lv5_9));
                    ap_predicate_pred670_state12 <= ((or_ln108_reg_978_pp0_iter9_reg = ap_const_lv1_1) and (trunc_ln_reg_974_pp0_iter9_reg = ap_const_lv5_9));
                    ap_predicate_pred679_state12 <= ((or_ln108_reg_978_pp0_iter9_reg = ap_const_lv1_0) and (trunc_ln_reg_974_pp0_iter9_reg = ap_const_lv5_8));
                    ap_predicate_pred684_state12 <= ((or_ln108_reg_978_pp0_iter9_reg = ap_const_lv1_1) and (trunc_ln_reg_974_pp0_iter9_reg = ap_const_lv5_8));
                    ap_predicate_pred693_state12 <= ((or_ln108_reg_978_pp0_iter9_reg = ap_const_lv1_0) and (trunc_ln_reg_974_pp0_iter9_reg = ap_const_lv5_7));
                    ap_predicate_pred698_state12 <= ((or_ln108_reg_978_pp0_iter9_reg = ap_const_lv1_1) and (trunc_ln_reg_974_pp0_iter9_reg = ap_const_lv5_7));
                    ap_predicate_pred707_state12 <= ((or_ln108_reg_978_pp0_iter9_reg = ap_const_lv1_0) and (trunc_ln_reg_974_pp0_iter9_reg = ap_const_lv5_6));
                    ap_predicate_pred712_state12 <= ((or_ln108_reg_978_pp0_iter9_reg = ap_const_lv1_1) and (trunc_ln_reg_974_pp0_iter9_reg = ap_const_lv5_6));
                    ap_predicate_pred721_state12 <= ((or_ln108_reg_978_pp0_iter9_reg = ap_const_lv1_0) and (trunc_ln_reg_974_pp0_iter9_reg = ap_const_lv5_5));
                    ap_predicate_pred726_state12 <= ((or_ln108_reg_978_pp0_iter9_reg = ap_const_lv1_1) and (trunc_ln_reg_974_pp0_iter9_reg = ap_const_lv5_5));
                    ap_predicate_pred735_state12 <= ((or_ln108_reg_978_pp0_iter9_reg = ap_const_lv1_0) and (trunc_ln_reg_974_pp0_iter9_reg = ap_const_lv5_4));
                    ap_predicate_pred740_state12 <= ((or_ln108_reg_978_pp0_iter9_reg = ap_const_lv1_1) and (trunc_ln_reg_974_pp0_iter9_reg = ap_const_lv5_4));
                    ap_predicate_pred749_state12 <= ((or_ln108_reg_978_pp0_iter9_reg = ap_const_lv1_0) and (trunc_ln_reg_974_pp0_iter9_reg = ap_const_lv5_3));
                    ap_predicate_pred754_state12 <= ((or_ln108_reg_978_pp0_iter9_reg = ap_const_lv1_1) and (trunc_ln_reg_974_pp0_iter9_reg = ap_const_lv5_3));
                    ap_predicate_pred763_state12 <= ((or_ln108_reg_978_pp0_iter9_reg = ap_const_lv1_0) and (trunc_ln_reg_974_pp0_iter9_reg = ap_const_lv5_2));
                    ap_predicate_pred768_state12 <= ((or_ln108_reg_978_pp0_iter9_reg = ap_const_lv1_1) and (trunc_ln_reg_974_pp0_iter9_reg = ap_const_lv5_2));
                    ap_predicate_pred777_state12 <= ((or_ln108_reg_978_pp0_iter9_reg = ap_const_lv1_0) and (trunc_ln_reg_974_pp0_iter9_reg = ap_const_lv5_1));
                    ap_predicate_pred782_state12 <= ((or_ln108_reg_978_pp0_iter9_reg = ap_const_lv1_1) and (trunc_ln_reg_974_pp0_iter9_reg = ap_const_lv5_1));
                    ap_predicate_pred791_state12 <= ((or_ln108_reg_978_pp0_iter9_reg = ap_const_lv1_0) and (trunc_ln_reg_974_pp0_iter9_reg = ap_const_lv5_0));
                    ap_predicate_pred796_state12 <= ((or_ln108_reg_978_pp0_iter9_reg = ap_const_lv1_1) and (trunc_ln_reg_974_pp0_iter9_reg = ap_const_lv5_0));
                    ap_predicate_pred833_state12 <= (((((((((or_ln108_reg_978_pp0_iter9_reg = ap_const_lv1_0) and (trunc_ln_reg_974_pp0_iter9_reg = ap_const_lv5_1E)) or ((or_ln108_reg_978_pp0_iter9_reg = ap_const_lv1_0) and (trunc_ln_reg_974_pp0_iter9_reg = ap_const_lv5_1F))) or ((or_ln108_reg_978_pp0_iter9_reg = ap_const_lv1_0) and (trunc_ln_reg_974_pp0_iter9_reg = ap_const_lv5_1D))) or ((or_ln108_reg_978_pp0_iter9_reg = ap_const_lv1_0) and (trunc_ln_reg_974_pp0_iter9_reg = ap_const_lv5_1C))) or ((or_ln108_reg_978_pp0_iter9_reg = ap_const_lv1_0) and (trunc_ln_reg_974_pp0_iter9_reg = ap_const_lv5_1B))) or ((or_ln108_reg_978_pp0_iter9_reg = ap_const_lv1_0) and (trunc_ln_reg_974_pp0_iter9_reg = ap_const_lv5_1A))) or ((or_ln108_reg_978_pp0_iter9_reg = ap_const_lv1_0) and (trunc_ln_reg_974_pp0_iter9_reg = ap_const_lv5_19))) or ((or_ln108_reg_978_pp0_iter9_reg = ap_const_lv1_0) and (trunc_ln_reg_974_pp0_iter9_reg = ap_const_lv5_18)));
                    ap_predicate_pred852_state12 <= (((((((((or_ln108_reg_978_pp0_iter9_reg = ap_const_lv1_1) and (trunc_ln_reg_974_pp0_iter9_reg = ap_const_lv5_1E)) or ((or_ln108_reg_978_pp0_iter9_reg = ap_const_lv1_1) and (trunc_ln_reg_974_pp0_iter9_reg = ap_const_lv5_1F))) or ((or_ln108_reg_978_pp0_iter9_reg = ap_const_lv1_1) and (trunc_ln_reg_974_pp0_iter9_reg = ap_const_lv5_1D))) or ((or_ln108_reg_978_pp0_iter9_reg = ap_const_lv1_1) and (trunc_ln_reg_974_pp0_iter9_reg = ap_const_lv5_1C))) or ((or_ln108_reg_978_pp0_iter9_reg = ap_const_lv1_1) and (trunc_ln_reg_974_pp0_iter9_reg = ap_const_lv5_1B))) or ((or_ln108_reg_978_pp0_iter9_reg = ap_const_lv1_1) and (trunc_ln_reg_974_pp0_iter9_reg = ap_const_lv5_1A))) or ((or_ln108_reg_978_pp0_iter9_reg = ap_const_lv1_1) and (trunc_ln_reg_974_pp0_iter9_reg = ap_const_lv5_19))) or ((or_ln108_reg_978_pp0_iter9_reg = ap_const_lv1_1) and (trunc_ln_reg_974_pp0_iter9_reg = ap_const_lv5_18)));
                or_ln108_reg_978_pp0_iter2_reg <= or_ln108_reg_978_pp0_iter1_reg;
                or_ln108_reg_978_pp0_iter3_reg <= or_ln108_reg_978_pp0_iter2_reg;
                or_ln108_reg_978_pp0_iter4_reg <= or_ln108_reg_978_pp0_iter3_reg;
                or_ln108_reg_978_pp0_iter5_reg <= or_ln108_reg_978_pp0_iter4_reg;
                or_ln108_reg_978_pp0_iter6_reg <= or_ln108_reg_978_pp0_iter5_reg;
                or_ln108_reg_978_pp0_iter7_reg <= or_ln108_reg_978_pp0_iter6_reg;
                or_ln108_reg_978_pp0_iter8_reg <= or_ln108_reg_978_pp0_iter7_reg;
                or_ln108_reg_978_pp0_iter9_reg <= or_ln108_reg_978_pp0_iter8_reg;
                select_ln104_1_reg_954_pp0_iter10_reg <= select_ln104_1_reg_954_pp0_iter9_reg;
                select_ln104_1_reg_954_pp0_iter2_reg <= select_ln104_1_reg_954_pp0_iter1_reg;
                select_ln104_1_reg_954_pp0_iter3_reg <= select_ln104_1_reg_954_pp0_iter2_reg;
                select_ln104_1_reg_954_pp0_iter4_reg <= select_ln104_1_reg_954_pp0_iter3_reg;
                select_ln104_1_reg_954_pp0_iter5_reg <= select_ln104_1_reg_954_pp0_iter4_reg;
                select_ln104_1_reg_954_pp0_iter6_reg <= select_ln104_1_reg_954_pp0_iter5_reg;
                select_ln104_1_reg_954_pp0_iter7_reg <= select_ln104_1_reg_954_pp0_iter6_reg;
                select_ln104_1_reg_954_pp0_iter8_reg <= select_ln104_1_reg_954_pp0_iter7_reg;
                select_ln104_1_reg_954_pp0_iter9_reg <= select_ln104_1_reg_954_pp0_iter8_reg;
                trunc_ln104_reg_959_pp0_iter10_reg <= trunc_ln104_reg_959_pp0_iter9_reg;
                trunc_ln104_reg_959_pp0_iter2_reg <= trunc_ln104_reg_959_pp0_iter1_reg;
                trunc_ln104_reg_959_pp0_iter3_reg <= trunc_ln104_reg_959_pp0_iter2_reg;
                trunc_ln104_reg_959_pp0_iter4_reg <= trunc_ln104_reg_959_pp0_iter3_reg;
                trunc_ln104_reg_959_pp0_iter5_reg <= trunc_ln104_reg_959_pp0_iter4_reg;
                trunc_ln104_reg_959_pp0_iter6_reg <= trunc_ln104_reg_959_pp0_iter5_reg;
                trunc_ln104_reg_959_pp0_iter7_reg <= trunc_ln104_reg_959_pp0_iter6_reg;
                trunc_ln104_reg_959_pp0_iter8_reg <= trunc_ln104_reg_959_pp0_iter7_reg;
                trunc_ln104_reg_959_pp0_iter9_reg <= trunc_ln104_reg_959_pp0_iter8_reg;
                trunc_ln110_reg_987_pp0_iter10_reg <= trunc_ln110_reg_987_pp0_iter9_reg;
                trunc_ln110_reg_987_pp0_iter2_reg <= trunc_ln110_reg_987_pp0_iter1_reg;
                trunc_ln110_reg_987_pp0_iter3_reg <= trunc_ln110_reg_987_pp0_iter2_reg;
                trunc_ln110_reg_987_pp0_iter4_reg <= trunc_ln110_reg_987_pp0_iter3_reg;
                trunc_ln110_reg_987_pp0_iter5_reg <= trunc_ln110_reg_987_pp0_iter4_reg;
                trunc_ln110_reg_987_pp0_iter6_reg <= trunc_ln110_reg_987_pp0_iter5_reg;
                trunc_ln110_reg_987_pp0_iter7_reg <= trunc_ln110_reg_987_pp0_iter6_reg;
                trunc_ln110_reg_987_pp0_iter8_reg <= trunc_ln110_reg_987_pp0_iter7_reg;
                trunc_ln110_reg_987_pp0_iter9_reg <= trunc_ln110_reg_987_pp0_iter8_reg;
                trunc_ln_reg_974_pp0_iter2_reg <= trunc_ln_reg_974_pp0_iter1_reg;
                trunc_ln_reg_974_pp0_iter3_reg <= trunc_ln_reg_974_pp0_iter2_reg;
                trunc_ln_reg_974_pp0_iter4_reg <= trunc_ln_reg_974_pp0_iter3_reg;
                trunc_ln_reg_974_pp0_iter5_reg <= trunc_ln_reg_974_pp0_iter4_reg;
                trunc_ln_reg_974_pp0_iter6_reg <= trunc_ln_reg_974_pp0_iter5_reg;
                trunc_ln_reg_974_pp0_iter7_reg <= trunc_ln_reg_974_pp0_iter6_reg;
                trunc_ln_reg_974_pp0_iter8_reg <= trunc_ln_reg_974_pp0_iter7_reg;
                trunc_ln_reg_974_pp0_iter9_reg <= trunc_ln_reg_974_pp0_iter8_reg;
                urem_ln105_reg_1016 <= grp_fu_781_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                cmp45_reg_964 <= cmp45_fu_759_p2;
                in_stream_a_read_reg_982 <= in_stream_a_TDATA;
                or_ln108_reg_978 <= or_ln108_fu_819_p2;
                or_ln108_reg_978_pp0_iter1_reg <= or_ln108_reg_978;
                select_ln104_1_reg_954 <= select_ln104_1_fu_743_p3;
                select_ln104_1_reg_954_pp0_iter1_reg <= select_ln104_1_reg_954;
                trunc_ln104_reg_959 <= trunc_ln104_fu_751_p1;
                trunc_ln104_reg_959_pp0_iter1_reg <= trunc_ln104_reg_959;
                trunc_ln110_reg_987 <= trunc_ln110_fu_825_p1;
                trunc_ln110_reg_987_pp0_iter1_reg <= trunc_ln110_reg_987;
                trunc_ln_reg_974 <= mul_ln105_fu_791_p2(13 downto 9);
                trunc_ln_reg_974_pp0_iter1_reg <= trunc_ln_reg_974;
                    zext_ln105_reg_969(6 downto 0) <= zext_ln105_fu_777_p1(6 downto 0);
            end if;
        end if;
    end process;
    zext_ln105_reg_969(31 downto 7) <= "0000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_address1 <= zext_ln110_1_fu_890_p1(7 - 1 downto 0);

    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001, ap_predicate_pred777_state12, ap_predicate_pred782_state12)
    begin
        if ((((ap_predicate_pred782_state12 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_predicate_pred777_state12 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)))) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce1 <= ap_const_logic_1;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_d1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0, trunc_ln110_reg_987_pp0_iter10_reg, ap_predicate_pred777_state12, ap_predicate_pred782_state12)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then
            if ((ap_predicate_pred782_state12 = ap_const_boolean_1)) then 
                SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_d1 <= ap_const_lv16_0;
            elsif ((ap_predicate_pred777_state12 = ap_const_boolean_1)) then 
                SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_d1 <= trunc_ln110_reg_987_pp0_iter10_reg;
            else 
                SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_we1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001, ap_predicate_pred777_state12, ap_predicate_pred782_state12)
    begin
        if ((((ap_predicate_pred782_state12 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_predicate_pred777_state12 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)))) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_we1 <= ap_const_logic_1;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_we1 <= ap_const_logic_0;
        end if; 
    end process;

    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_address1 <= zext_ln110_1_fu_890_p1(7 - 1 downto 0);

    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001, ap_predicate_pred763_state12, ap_predicate_pred768_state12)
    begin
        if ((((ap_predicate_pred768_state12 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_predicate_pred763_state12 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)))) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce1 <= ap_const_logic_1;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_d1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0, trunc_ln110_reg_987_pp0_iter10_reg, ap_predicate_pred763_state12, ap_predicate_pred768_state12)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then
            if ((ap_predicate_pred768_state12 = ap_const_boolean_1)) then 
                SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_d1 <= ap_const_lv16_0;
            elsif ((ap_predicate_pred763_state12 = ap_const_boolean_1)) then 
                SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_d1 <= trunc_ln110_reg_987_pp0_iter10_reg;
            else 
                SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_we1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001, ap_predicate_pred763_state12, ap_predicate_pred768_state12)
    begin
        if ((((ap_predicate_pred768_state12 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_predicate_pred763_state12 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)))) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_we1 <= ap_const_logic_1;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_we1 <= ap_const_logic_0;
        end if; 
    end process;

    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_address1 <= zext_ln110_1_fu_890_p1(7 - 1 downto 0);

    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001, ap_predicate_pred749_state12, ap_predicate_pred754_state12)
    begin
        if ((((ap_predicate_pred754_state12 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_predicate_pred749_state12 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)))) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce1 <= ap_const_logic_1;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_d1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0, trunc_ln110_reg_987_pp0_iter10_reg, ap_predicate_pred749_state12, ap_predicate_pred754_state12)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then
            if ((ap_predicate_pred754_state12 = ap_const_boolean_1)) then 
                SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_d1 <= ap_const_lv16_0;
            elsif ((ap_predicate_pred749_state12 = ap_const_boolean_1)) then 
                SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_d1 <= trunc_ln110_reg_987_pp0_iter10_reg;
            else 
                SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_we1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001, ap_predicate_pred749_state12, ap_predicate_pred754_state12)
    begin
        if ((((ap_predicate_pred754_state12 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_predicate_pred749_state12 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)))) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_we1 <= ap_const_logic_1;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_we1 <= ap_const_logic_0;
        end if; 
    end process;

    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_address1 <= zext_ln110_1_fu_890_p1(7 - 1 downto 0);

    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001, ap_predicate_pred735_state12, ap_predicate_pred740_state12)
    begin
        if ((((ap_predicate_pred740_state12 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_predicate_pred735_state12 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)))) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce1 <= ap_const_logic_1;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_d1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0, trunc_ln110_reg_987_pp0_iter10_reg, ap_predicate_pred735_state12, ap_predicate_pred740_state12)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then
            if ((ap_predicate_pred740_state12 = ap_const_boolean_1)) then 
                SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_d1 <= ap_const_lv16_0;
            elsif ((ap_predicate_pred735_state12 = ap_const_boolean_1)) then 
                SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_d1 <= trunc_ln110_reg_987_pp0_iter10_reg;
            else 
                SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_we1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001, ap_predicate_pred735_state12, ap_predicate_pred740_state12)
    begin
        if ((((ap_predicate_pred740_state12 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_predicate_pred735_state12 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)))) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_we1 <= ap_const_logic_1;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_we1 <= ap_const_logic_0;
        end if; 
    end process;

    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_address1 <= zext_ln110_1_fu_890_p1(7 - 1 downto 0);

    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001, ap_predicate_pred721_state12, ap_predicate_pred726_state12)
    begin
        if ((((ap_predicate_pred726_state12 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_predicate_pred721_state12 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)))) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce1 <= ap_const_logic_1;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_d1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0, trunc_ln110_reg_987_pp0_iter10_reg, ap_predicate_pred721_state12, ap_predicate_pred726_state12)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then
            if ((ap_predicate_pred726_state12 = ap_const_boolean_1)) then 
                SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_d1 <= ap_const_lv16_0;
            elsif ((ap_predicate_pred721_state12 = ap_const_boolean_1)) then 
                SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_d1 <= trunc_ln110_reg_987_pp0_iter10_reg;
            else 
                SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_we1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001, ap_predicate_pred721_state12, ap_predicate_pred726_state12)
    begin
        if ((((ap_predicate_pred726_state12 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_predicate_pred721_state12 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)))) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_we1 <= ap_const_logic_1;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_we1 <= ap_const_logic_0;
        end if; 
    end process;

    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_address1 <= zext_ln110_1_fu_890_p1(7 - 1 downto 0);

    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001, ap_predicate_pred707_state12, ap_predicate_pred712_state12)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred712_state12 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred707_state12 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)))) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce1 <= ap_const_logic_1;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_d1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0, trunc_ln110_reg_987_pp0_iter10_reg, ap_predicate_pred707_state12, ap_predicate_pred712_state12)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then
            if ((ap_predicate_pred712_state12 = ap_const_boolean_1)) then 
                SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_d1 <= ap_const_lv16_0;
            elsif ((ap_predicate_pred707_state12 = ap_const_boolean_1)) then 
                SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_d1 <= trunc_ln110_reg_987_pp0_iter10_reg;
            else 
                SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_we1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001, ap_predicate_pred707_state12, ap_predicate_pred712_state12)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred712_state12 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred707_state12 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)))) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_we1 <= ap_const_logic_1;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_we1 <= ap_const_logic_0;
        end if; 
    end process;

    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_address1 <= zext_ln110_1_fu_890_p1(7 - 1 downto 0);

    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001, ap_predicate_pred693_state12, ap_predicate_pred698_state12)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred698_state12 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred693_state12 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)))) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce1 <= ap_const_logic_1;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_d1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0, trunc_ln110_reg_987_pp0_iter10_reg, ap_predicate_pred693_state12, ap_predicate_pred698_state12)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then
            if ((ap_predicate_pred698_state12 = ap_const_boolean_1)) then 
                SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_d1 <= ap_const_lv16_0;
            elsif ((ap_predicate_pred693_state12 = ap_const_boolean_1)) then 
                SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_d1 <= trunc_ln110_reg_987_pp0_iter10_reg;
            else 
                SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_we1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001, ap_predicate_pred693_state12, ap_predicate_pred698_state12)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred698_state12 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred693_state12 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)))) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_we1 <= ap_const_logic_1;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_we1 <= ap_const_logic_0;
        end if; 
    end process;

    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_address1 <= zext_ln110_1_fu_890_p1(7 - 1 downto 0);

    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001, ap_predicate_pred679_state12, ap_predicate_pred684_state12)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred684_state12 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred679_state12 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)))) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce1 <= ap_const_logic_1;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_d1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0, trunc_ln110_reg_987_pp0_iter10_reg, ap_predicate_pred679_state12, ap_predicate_pred684_state12)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then
            if ((ap_predicate_pred684_state12 = ap_const_boolean_1)) then 
                SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_d1 <= ap_const_lv16_0;
            elsif ((ap_predicate_pred679_state12 = ap_const_boolean_1)) then 
                SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_d1 <= trunc_ln110_reg_987_pp0_iter10_reg;
            else 
                SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_we1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001, ap_predicate_pred679_state12, ap_predicate_pred684_state12)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred684_state12 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred679_state12 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)))) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_we1 <= ap_const_logic_1;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_we1 <= ap_const_logic_0;
        end if; 
    end process;

    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_address1 <= zext_ln110_1_fu_890_p1(7 - 1 downto 0);

    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001, ap_predicate_pred665_state12, ap_predicate_pred670_state12)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred670_state12 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred665_state12 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)))) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce1 <= ap_const_logic_1;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_d1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0, trunc_ln110_reg_987_pp0_iter10_reg, ap_predicate_pred665_state12, ap_predicate_pred670_state12)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then
            if ((ap_predicate_pred670_state12 = ap_const_boolean_1)) then 
                SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_d1 <= ap_const_lv16_0;
            elsif ((ap_predicate_pred665_state12 = ap_const_boolean_1)) then 
                SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_d1 <= trunc_ln110_reg_987_pp0_iter10_reg;
            else 
                SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_we1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001, ap_predicate_pred665_state12, ap_predicate_pred670_state12)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred670_state12 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred665_state12 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)))) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_we1 <= ap_const_logic_1;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_we1 <= ap_const_logic_0;
        end if; 
    end process;

    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_address1 <= zext_ln110_1_fu_890_p1(7 - 1 downto 0);

    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001, ap_predicate_pred791_state12, ap_predicate_pred796_state12)
    begin
        if ((((ap_predicate_pred796_state12 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_predicate_pred791_state12 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)))) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce1 <= ap_const_logic_1;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_d1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0, trunc_ln110_reg_987_pp0_iter10_reg, ap_predicate_pred791_state12, ap_predicate_pred796_state12)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then
            if ((ap_predicate_pred796_state12 = ap_const_boolean_1)) then 
                SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_d1 <= ap_const_lv16_0;
            elsif ((ap_predicate_pred791_state12 = ap_const_boolean_1)) then 
                SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_d1 <= trunc_ln110_reg_987_pp0_iter10_reg;
            else 
                SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_we1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001, ap_predicate_pred791_state12, ap_predicate_pred796_state12)
    begin
        if ((((ap_predicate_pred796_state12 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_predicate_pred791_state12 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)))) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_we1 <= ap_const_logic_1;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_we1 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln104_1_fu_711_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten_load) + unsigned(ap_const_lv12_1));
    add_ln104_fu_723_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_2_load) + unsigned(ap_const_lv6_1));
    add_ln105_fu_829_p2 <= std_logic_vector(unsigned(select_ln104_fu_735_p3) + unsigned(ap_const_lv7_1));
    add_ln110_fu_885_p2 <= std_logic_vector(unsigned(sub_ln110_fu_879_p2) + unsigned(urem_ln105_reg_1016));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_state1_pp0_stage0_iter0, ap_block_state2_pp0_stage0_iter1, ap_start_int)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1)) or ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_state1_pp0_stage0_iter0, ap_block_state2_pp0_stage0_iter1, ap_block_state2_io, ap_start_int)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state2_io) or (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1))) or ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_state1_pp0_stage0_iter0, ap_block_state2_pp0_stage0_iter1, ap_block_state2_io, ap_start_int)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state2_io) or (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1))) or ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(in_stream_a_TVALID, ap_predicate_op77_read_state1)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_predicate_op77_read_state1 = ap_const_boolean_1) and (in_stream_a_TVALID = ap_const_logic_0));
    end process;


    ap_block_state2_io_assign_proc : process(out_stream_TREADY, or_ln108_reg_978)
    begin
                ap_block_state2_io <= ((or_ln108_reg_978 = ap_const_lv1_0) and (out_stream_TREADY = ap_const_logic_0));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(out_stream_TREADY, or_ln108_reg_978)
    begin
                ap_block_state2_pp0_stage0_iter1 <= ((or_ln108_reg_978 = ap_const_lv1_0) and (out_stream_TREADY = ap_const_logic_0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln104_fu_705_p2, ap_block_pp0_stage0_subdone, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (icmp_ln104_fu_705_p2 = ap_const_lv1_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter10_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter10_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_predicate_op77_read_state1_assign_proc : process(icmp_ln104_fu_705_p2, or_ln108_fu_819_p2)
    begin
                ap_predicate_op77_read_state1 <= ((or_ln108_fu_819_p2 = ap_const_lv1_0) and (icmp_ln104_fu_705_p2 = ap_const_lv1_0));
    end process;


    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_2_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, i_2_fu_192)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_i_2_load <= ap_const_lv6_0;
        else 
            ap_sig_allocacmp_i_2_load <= i_2_fu_192;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, indvar_flatten_fu_196)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten_load <= ap_const_lv12_0;
        else 
            ap_sig_allocacmp_indvar_flatten_load <= indvar_flatten_fu_196;
        end if; 
    end process;


    ap_sig_allocacmp_j_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, j_fu_188, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_j_load <= ap_const_lv7_0;
        else 
            ap_sig_allocacmp_j_load <= j_fu_188;
        end if; 
    end process;

    cmp45_fu_759_p2 <= "1" when (zext_ln104_fu_755_p1 = sub) else "0";

    grp_fu_781_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_781_ce <= ap_const_logic_1;
        else 
            grp_fu_781_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_781_p1 <= ap_const_lv7_3(3 - 1 downto 0);
    icmp_ln104_fu_705_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten_load = ap_const_lv12_960) else "0";
    icmp_ln105_fu_729_p2 <= "1" when (ap_sig_allocacmp_j_load = ap_const_lv7_4B) else "0";
    icmp_ln108_fu_807_p2 <= "1" when (unsigned(zext_ln105_fu_777_p1) < unsigned(mul_ln101_1)) else "0";
    icmp_ln112_fu_850_p2 <= "1" when (zext_ln105_reg_969 = sub47) else "0";

    in_stream_a_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, in_stream_a_TVALID, ap_predicate_op77_read_state1, ap_block_pp0_stage0, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op77_read_state1 = ap_const_boolean_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_stream_a_TDATA_blk_n <= in_stream_a_TVALID;
        else 
            in_stream_a_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_stream_a_TREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_predicate_op77_read_state1, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op77_read_state1 = ap_const_boolean_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_stream_a_TREADY <= ap_const_logic_1;
        else 
            in_stream_a_TREADY <= ap_const_logic_0;
        end if; 
    end process;

    mul_ln105_fu_791_p0 <= mul_ln105_fu_791_p00(7 - 1 downto 0);
    mul_ln105_fu_791_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln104_fu_735_p3),15));
    mul_ln105_fu_791_p1 <= ap_const_lv15_AB(9 - 1 downto 0);
    or_ln108_fu_819_p2 <= (xor_ln108_fu_813_p2 or rev_fu_771_p2);
    
    out_stream_TDATA_proc : process(in_stream_a_read_reg_982, valOut_last_fu_854_p2)
    begin
        out_stream_TDATA <= in_stream_a_read_reg_982;
        out_stream_TDATA(32) <= valOut_last_fu_854_p2(0);
    end process;


    out_stream_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, out_stream_TREADY, or_ln108_reg_978, ap_block_pp0_stage0)
    begin
        if (((or_ln108_reg_978 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            out_stream_TDATA_blk_n <= out_stream_TREADY;
        else 
            out_stream_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    out_stream_TVALID_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_ln108_reg_978, ap_block_pp0_stage0_11001)
    begin
        if (((or_ln108_reg_978 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            out_stream_TVALID <= ap_const_logic_1;
        else 
            out_stream_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_address1 <= zext_ln110_1_fu_890_p1(7 - 1 downto 0);

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001, ap_predicate_pred651_state12, ap_predicate_pred656_state12)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred656_state12 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred651_state12 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)))) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce1 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_d1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0, trunc_ln110_reg_987_pp0_iter10_reg, ap_predicate_pred651_state12, ap_predicate_pred656_state12)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then
            if ((ap_predicate_pred656_state12 = ap_const_boolean_1)) then 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_d1 <= ap_const_lv16_0;
            elsif ((ap_predicate_pred651_state12 = ap_const_boolean_1)) then 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_d1 <= trunc_ln110_reg_987_pp0_iter10_reg;
            else 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_we1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001, ap_predicate_pred651_state12, ap_predicate_pred656_state12)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred656_state12 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred651_state12 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)))) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_we1 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_address1 <= zext_ln110_1_fu_890_p1(7 - 1 downto 0);

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001, ap_predicate_pred637_state12, ap_predicate_pred642_state12)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred642_state12 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred637_state12 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)))) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce1 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_d1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0, trunc_ln110_reg_987_pp0_iter10_reg, ap_predicate_pred637_state12, ap_predicate_pred642_state12)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then
            if ((ap_predicate_pred642_state12 = ap_const_boolean_1)) then 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_d1 <= ap_const_lv16_0;
            elsif ((ap_predicate_pred637_state12 = ap_const_boolean_1)) then 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_d1 <= trunc_ln110_reg_987_pp0_iter10_reg;
            else 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_we1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001, ap_predicate_pred637_state12, ap_predicate_pred642_state12)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred642_state12 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred637_state12 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)))) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_we1 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_address1 <= zext_ln110_1_fu_890_p1(7 - 1 downto 0);

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001, ap_predicate_pred623_state12, ap_predicate_pred628_state12)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred628_state12 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred623_state12 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)))) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce1 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_d1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0, trunc_ln110_reg_987_pp0_iter10_reg, ap_predicate_pred623_state12, ap_predicate_pred628_state12)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then
            if ((ap_predicate_pred628_state12 = ap_const_boolean_1)) then 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_d1 <= ap_const_lv16_0;
            elsif ((ap_predicate_pred623_state12 = ap_const_boolean_1)) then 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_d1 <= trunc_ln110_reg_987_pp0_iter10_reg;
            else 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_we1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001, ap_predicate_pred623_state12, ap_predicate_pred628_state12)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred628_state12 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred623_state12 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)))) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_we1 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_address1 <= zext_ln110_1_fu_890_p1(7 - 1 downto 0);

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001, ap_predicate_pred609_state12, ap_predicate_pred614_state12)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred614_state12 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred609_state12 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)))) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce1 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_d1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0, trunc_ln110_reg_987_pp0_iter10_reg, ap_predicate_pred609_state12, ap_predicate_pred614_state12)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then
            if ((ap_predicate_pred614_state12 = ap_const_boolean_1)) then 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_d1 <= ap_const_lv16_0;
            elsif ((ap_predicate_pred609_state12 = ap_const_boolean_1)) then 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_d1 <= trunc_ln110_reg_987_pp0_iter10_reg;
            else 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_we1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001, ap_predicate_pred609_state12, ap_predicate_pred614_state12)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred614_state12 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred609_state12 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)))) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_we1 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_address1 <= zext_ln110_1_fu_890_p1(7 - 1 downto 0);

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001, ap_predicate_pred595_state12, ap_predicate_pred600_state12)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred600_state12 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred595_state12 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)))) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce1 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_d1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0, trunc_ln110_reg_987_pp0_iter10_reg, ap_predicate_pred595_state12, ap_predicate_pred600_state12)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then
            if ((ap_predicate_pred600_state12 = ap_const_boolean_1)) then 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_d1 <= ap_const_lv16_0;
            elsif ((ap_predicate_pred595_state12 = ap_const_boolean_1)) then 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_d1 <= trunc_ln110_reg_987_pp0_iter10_reg;
            else 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_we1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001, ap_predicate_pred595_state12, ap_predicate_pred600_state12)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred600_state12 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred595_state12 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)))) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_we1 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_address1 <= zext_ln110_1_fu_890_p1(7 - 1 downto 0);

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001, ap_predicate_pred581_state12, ap_predicate_pred586_state12)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred586_state12 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred581_state12 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)))) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce1 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_d1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0, trunc_ln110_reg_987_pp0_iter10_reg, ap_predicate_pred581_state12, ap_predicate_pred586_state12)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then
            if ((ap_predicate_pred586_state12 = ap_const_boolean_1)) then 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_d1 <= ap_const_lv16_0;
            elsif ((ap_predicate_pred581_state12 = ap_const_boolean_1)) then 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_d1 <= trunc_ln110_reg_987_pp0_iter10_reg;
            else 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_we1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001, ap_predicate_pred581_state12, ap_predicate_pred586_state12)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred586_state12 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred581_state12 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)))) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_we1 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_address1 <= zext_ln110_1_fu_890_p1(7 - 1 downto 0);

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_ce1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001, ap_predicate_pred567_state12, ap_predicate_pred572_state12)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred572_state12 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred567_state12 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)))) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_ce1 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_d1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0, trunc_ln110_reg_987_pp0_iter10_reg, ap_predicate_pred567_state12, ap_predicate_pred572_state12)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then
            if ((ap_predicate_pred572_state12 = ap_const_boolean_1)) then 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_d1 <= ap_const_lv16_0;
            elsif ((ap_predicate_pred567_state12 = ap_const_boolean_1)) then 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_d1 <= trunc_ln110_reg_987_pp0_iter10_reg;
            else 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_we1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001, ap_predicate_pred567_state12, ap_predicate_pred572_state12)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred572_state12 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred567_state12 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)))) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_we1 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_address1 <= zext_ln110_1_fu_890_p1(7 - 1 downto 0);

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_ce1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001, ap_predicate_pred553_state12, ap_predicate_pred558_state12)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred558_state12 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred553_state12 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)))) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_ce1 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_d1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0, trunc_ln110_reg_987_pp0_iter10_reg, ap_predicate_pred553_state12, ap_predicate_pred558_state12)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then
            if ((ap_predicate_pred558_state12 = ap_const_boolean_1)) then 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_d1 <= ap_const_lv16_0;
            elsif ((ap_predicate_pred553_state12 = ap_const_boolean_1)) then 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_d1 <= trunc_ln110_reg_987_pp0_iter10_reg;
            else 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_we1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001, ap_predicate_pred553_state12, ap_predicate_pred558_state12)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred558_state12 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred553_state12 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)))) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_we1 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_address1 <= zext_ln110_1_fu_890_p1(7 - 1 downto 0);

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_ce1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001, ap_predicate_pred539_state12, ap_predicate_pred544_state12)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred544_state12 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred539_state12 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)))) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_ce1 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_d1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0, trunc_ln110_reg_987_pp0_iter10_reg, ap_predicate_pred539_state12, ap_predicate_pred544_state12)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then
            if ((ap_predicate_pred544_state12 = ap_const_boolean_1)) then 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_d1 <= ap_const_lv16_0;
            elsif ((ap_predicate_pred539_state12 = ap_const_boolean_1)) then 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_d1 <= trunc_ln110_reg_987_pp0_iter10_reg;
            else 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_we1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001, ap_predicate_pred539_state12, ap_predicate_pred544_state12)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred544_state12 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred539_state12 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)))) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_we1 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_address1 <= zext_ln110_1_fu_890_p1(7 - 1 downto 0);

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_ce1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001, ap_predicate_pred525_state12, ap_predicate_pred530_state12)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred530_state12 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_predicate_pred525_state12 = ap_const_boolean_1)))) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_ce1 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_d1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0, trunc_ln110_reg_987_pp0_iter10_reg, ap_predicate_pred525_state12, ap_predicate_pred530_state12)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then
            if ((ap_predicate_pred530_state12 = ap_const_boolean_1)) then 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_d1 <= ap_const_lv16_0;
            elsif ((ap_predicate_pred525_state12 = ap_const_boolean_1)) then 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_d1 <= trunc_ln110_reg_987_pp0_iter10_reg;
            else 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_we1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001, ap_predicate_pred525_state12, ap_predicate_pred530_state12)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred530_state12 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_predicate_pred525_state12 = ap_const_boolean_1)))) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_we1 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_address1 <= zext_ln110_1_fu_890_p1(7 - 1 downto 0);

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_ce1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001, ap_predicate_pred511_state12, ap_predicate_pred516_state12)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_predicate_pred516_state12 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_predicate_pred511_state12 = ap_const_boolean_1)))) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_ce1 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_d1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0, trunc_ln110_reg_987_pp0_iter10_reg, ap_predicate_pred511_state12, ap_predicate_pred516_state12)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then
            if ((ap_predicate_pred516_state12 = ap_const_boolean_1)) then 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_d1 <= ap_const_lv16_0;
            elsif ((ap_predicate_pred511_state12 = ap_const_boolean_1)) then 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_d1 <= trunc_ln110_reg_987_pp0_iter10_reg;
            else 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_we1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001, ap_predicate_pred511_state12, ap_predicate_pred516_state12)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_predicate_pred516_state12 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_predicate_pred511_state12 = ap_const_boolean_1)))) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_we1 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_address1 <= zext_ln110_1_fu_890_p1(7 - 1 downto 0);

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_ce1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001, ap_predicate_pred497_state12, ap_predicate_pred502_state12)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_predicate_pred502_state12 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_predicate_pred497_state12 = ap_const_boolean_1)))) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_ce1 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_d1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0, trunc_ln110_reg_987_pp0_iter10_reg, ap_predicate_pred497_state12, ap_predicate_pred502_state12)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then
            if ((ap_predicate_pred502_state12 = ap_const_boolean_1)) then 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_d1 <= ap_const_lv16_0;
            elsif ((ap_predicate_pred497_state12 = ap_const_boolean_1)) then 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_d1 <= trunc_ln110_reg_987_pp0_iter10_reg;
            else 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_we1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001, ap_predicate_pred497_state12, ap_predicate_pred502_state12)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_predicate_pred502_state12 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_predicate_pred497_state12 = ap_const_boolean_1)))) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_we1 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_address1 <= zext_ln110_1_fu_890_p1(7 - 1 downto 0);

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_ce1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001, ap_predicate_pred483_state12, ap_predicate_pred488_state12)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_predicate_pred488_state12 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_predicate_pred483_state12 = ap_const_boolean_1)))) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_ce1 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_d1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0, trunc_ln110_reg_987_pp0_iter10_reg, ap_predicate_pred483_state12, ap_predicate_pred488_state12)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then
            if ((ap_predicate_pred488_state12 = ap_const_boolean_1)) then 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_d1 <= ap_const_lv16_0;
            elsif ((ap_predicate_pred483_state12 = ap_const_boolean_1)) then 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_d1 <= trunc_ln110_reg_987_pp0_iter10_reg;
            else 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_we1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001, ap_predicate_pred483_state12, ap_predicate_pred488_state12)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_predicate_pred488_state12 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_predicate_pred483_state12 = ap_const_boolean_1)))) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_we1 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_address1 <= zext_ln110_1_fu_890_p1(7 - 1 downto 0);

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_ce1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001, ap_predicate_pred467_state12, ap_predicate_pred473_state12)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_predicate_pred473_state12 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_predicate_pred467_state12 = ap_const_boolean_1)))) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_ce1 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_d1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0, trunc_ln110_reg_987_pp0_iter10_reg, ap_predicate_pred467_state12, ap_predicate_pred473_state12)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then
            if ((ap_predicate_pred473_state12 = ap_const_boolean_1)) then 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_d1 <= ap_const_lv16_0;
            elsif ((ap_predicate_pred467_state12 = ap_const_boolean_1)) then 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_d1 <= trunc_ln110_reg_987_pp0_iter10_reg;
            else 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_we1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001, ap_predicate_pred467_state12, ap_predicate_pred473_state12)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_predicate_pred473_state12 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_predicate_pred467_state12 = ap_const_boolean_1)))) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_we1 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_address1 <= zext_ln110_1_fu_890_p1(7 - 1 downto 0);

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_ce1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001, ap_predicate_pred833_state12, ap_predicate_pred852_state12)
    begin
        if ((((ap_predicate_pred852_state12 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_predicate_pred833_state12 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)))) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_ce1 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_d1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0, trunc_ln110_reg_987_pp0_iter10_reg, ap_predicate_pred833_state12, ap_predicate_pred852_state12)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then
            if ((ap_predicate_pred852_state12 = ap_const_boolean_1)) then 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_d1 <= ap_const_lv16_0;
            elsif ((ap_predicate_pred833_state12 = ap_const_boolean_1)) then 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_d1 <= trunc_ln110_reg_987_pp0_iter10_reg;
            else 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_we1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001, ap_predicate_pred833_state12, ap_predicate_pred852_state12)
    begin
        if ((((ap_predicate_pred852_state12 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((ap_predicate_pred833_state12 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)))) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_we1 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_we1 <= ap_const_logic_0;
        end if; 
    end process;

    rev_fu_771_p2 <= (ult_fu_765_p2 xor ap_const_lv1_1);
    select_ln104_1_fu_743_p3 <= 
        add_ln104_fu_723_p2 when (icmp_ln105_fu_729_p2(0) = '1') else 
        ap_sig_allocacmp_i_2_load;
    select_ln104_fu_735_p3 <= 
        ap_const_lv7_0 when (icmp_ln105_fu_729_p2(0) = '1') else 
        ap_sig_allocacmp_j_load;
    sub_ln110_fu_879_p2 <= std_logic_vector(unsigned(tmp_2_fu_872_p3) - unsigned(zext_ln110_fu_869_p1));
    tmp_2_fu_872_p3 <= (trunc_ln104_reg_959_pp0_iter10_reg & ap_const_lv2_0);
    trunc_ln104_fu_751_p1 <= select_ln104_1_fu_743_p3(5 - 1 downto 0);
    trunc_ln110_fu_825_p1 <= in_stream_a_TDATA(16 - 1 downto 0);
    ult_fu_765_p2 <= "1" when (unsigned(zext_ln104_fu_755_p1) < unsigned(empty)) else "0";
    valOut_last_fu_854_p2 <= (icmp_ln112_fu_850_p2 and cmp45_reg_964);
    xor_ln108_fu_813_p2 <= (icmp_ln108_fu_807_p2 xor ap_const_lv1_1);
    zext_ln104_fu_755_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln104_1_fu_743_p3),32));
    zext_ln105_fu_777_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln104_fu_735_p3),32));
    zext_ln110_1_fu_890_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln110_fu_885_p2),64));
    zext_ln110_fu_869_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln104_1_reg_954_pp0_iter10_reg),7));
end behav;
