
uart.elf:     file format elf32-littlearm

Disassembly of section .text:

00000000 <_start>:
   0:	e3a00453 	mov	r0, #1392508928	; 0x53000000
   4:	e3a01000 	mov	r1, #0	; 0x0
   8:	e5801000 	str	r1, [r0]
   c:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
  10:	e3800103 	orr	r0, r0, #-1073741824	; 0xc0000000
  14:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
  18:	e59f003c 	ldr	r0, [pc, #60]	; 5c <.text+0x5c>
  1c:	e59f103c 	ldr	r1, [pc, #60]	; 60 <.text+0x60>
  20:	e5801000 	str	r1, [r0]
  24:	e59f0038 	ldr	r0, [pc, #56]	; 64 <.text+0x64>
  28:	e3a01005 	mov	r1, #5	; 0x5
  2c:	e5801000 	str	r1, [r0]
  30:	e3a0da01 	mov	sp, #4096	; 0x1000
  34:	e3a01000 	mov	r1, #0	; 0x0
  38:	e5910000 	ldr	r0, [r1]
  3c:	e5811000 	str	r1, [r1]
  40:	e5912000 	ldr	r2, [r1]
  44:	e1510002 	cmp	r1, r2
  48:	e3a0da01 	mov	sp, #4096	; 0x1000
  4c:	03a0da01 	moveq	sp, #4096	; 0x1000
  50:	05810000 	streq	r0, [r1]
  54:	eb00009b 	bl	2c8 <main>

00000058 <halt>:
  58:	eafffffe 	b	58 <halt>
  5c:	4c000004 	stcmi	0, cr0, [r0], {4}
  60:	0005c011 	andeq	ip, r5, r1, lsl r0
  64:	4c000014 	stcmi	0, cr0, [r0], {20}

00000068 <delay>:
  68:	e1a0c00d 	mov	ip, sp
  6c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
  70:	e24cb004 	sub	fp, ip, #4	; 0x4
  74:	e24dd004 	sub	sp, sp, #4	; 0x4
  78:	e50b0010 	str	r0, [fp, #-16]
  7c:	e51b3010 	ldr	r3, [fp, #-16]
  80:	e2433001 	sub	r3, r3, #1	; 0x1
  84:	e50b3010 	str	r3, [fp, #-16]
  88:	e51b3010 	ldr	r3, [fp, #-16]
  8c:	e3730001 	cmn	r3, #1	; 0x1
  90:	0a000000 	beq	98 <delay+0x30>
  94:	eafffff8 	b	7c <delay+0x14>
  98:	e89da808 	ldmia	sp, {r3, fp, sp, pc}

0000009c <led>:
  9c:	e1a0c00d 	mov	ip, sp
  a0:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
  a4:	e24cb004 	sub	fp, ip, #4	; 0x4
  a8:	e24dd00c 	sub	sp, sp, #12	; 0xc
  ac:	e3a03456 	mov	r3, #1442840576	; 0x56000000
  b0:	e2833050 	add	r3, r3, #80	; 0x50
  b4:	e50b3010 	str	r3, [fp, #-16]
  b8:	e3a03456 	mov	r3, #1442840576	; 0x56000000
  bc:	e2833054 	add	r3, r3, #84	; 0x54
  c0:	e50b3014 	str	r3, [fp, #-20]
  c4:	e3a03000 	mov	r3, #0	; 0x0
  c8:	e50b3018 	str	r3, [fp, #-24]
  cc:	e51b2010 	ldr	r2, [fp, #-16]
  d0:	e51b3010 	ldr	r3, [fp, #-16]
  d4:	e5933000 	ldr	r3, [r3]
  d8:	e3c33c3f 	bic	r3, r3, #16128	; 0x3f00
  dc:	e5823000 	str	r3, [r2]
  e0:	e51b2010 	ldr	r2, [fp, #-16]
  e4:	e51b3010 	ldr	r3, [fp, #-16]
  e8:	e5933000 	ldr	r3, [r3]
  ec:	e3833c15 	orr	r3, r3, #5376	; 0x1500
  f0:	e5823000 	str	r3, [r2]
  f4:	e3a03004 	mov	r3, #4	; 0x4
  f8:	e50b3018 	str	r3, [fp, #-24]
  fc:	e51b2014 	ldr	r2, [fp, #-20]
 100:	e51b3014 	ldr	r3, [fp, #-20]
 104:	e5933000 	ldr	r3, [r3]
 108:	e3833070 	orr	r3, r3, #112	; 0x70
 10c:	e5823000 	str	r3, [r2]
 110:	e51b0014 	ldr	r0, [fp, #-20]
 114:	e51b1014 	ldr	r1, [fp, #-20]
 118:	e3a02001 	mov	r2, #1	; 0x1
 11c:	e51b3018 	ldr	r3, [fp, #-24]
 120:	e1a03312 	mov	r3, r2, lsl r3
 124:	e1e02003 	mvn	r2, r3
 128:	e5913000 	ldr	r3, [r1]
 12c:	e0033002 	and	r3, r3, r2
 130:	e5803000 	str	r3, [r0]
 134:	e3a00b61 	mov	r0, #99328	; 0x18400
 138:	e2800e2a 	add	r0, r0, #672	; 0x2a0
 13c:	ebffffc9 	bl	68 <delay>
 140:	e51b3018 	ldr	r3, [fp, #-24]
 144:	e2833001 	add	r3, r3, #1	; 0x1
 148:	e50b3018 	str	r3, [fp, #-24]
 14c:	e51b3018 	ldr	r3, [fp, #-24]
 150:	e3530007 	cmp	r3, #7	; 0x7
 154:	1affffe8 	bne	fc <led+0x60>
 158:	e3a03004 	mov	r3, #4	; 0x4
 15c:	e50b3018 	str	r3, [fp, #-24]
 160:	eaffffe5 	b	fc <led+0x60>

00000164 <uart0_config>:
 164:	e1a0c00d 	mov	ip, sp
 168:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
 16c:	e24cb004 	sub	fp, ip, #4	; 0x4
 170:	e3a02456 	mov	r2, #1442840576	; 0x56000000
 174:	e2822070 	add	r2, r2, #112	; 0x70
 178:	e3a03456 	mov	r3, #1442840576	; 0x56000000
 17c:	e2833070 	add	r3, r3, #112	; 0x70
 180:	e5933000 	ldr	r3, [r3]
 184:	e3c33e1e 	bic	r3, r3, #480	; 0x1e0
 188:	e5823000 	str	r3, [r2]
 18c:	e3a02456 	mov	r2, #1442840576	; 0x56000000
 190:	e2822070 	add	r2, r2, #112	; 0x70
 194:	e3a03456 	mov	r3, #1442840576	; 0x56000000
 198:	e2833070 	add	r3, r3, #112	; 0x70
 19c:	e5933000 	ldr	r3, [r3]
 1a0:	e38330a0 	orr	r3, r3, #160	; 0xa0
 1a4:	e5823000 	str	r3, [r2]
 1a8:	e3a02456 	mov	r2, #1442840576	; 0x56000000
 1ac:	e2822078 	add	r2, r2, #120	; 0x78
 1b0:	e3a03456 	mov	r3, #1442840576	; 0x56000000
 1b4:	e2833078 	add	r3, r3, #120	; 0x78
 1b8:	e5d33000 	ldrb	r3, [r3]
 1bc:	e3c3300c 	bic	r3, r3, #12	; 0xc
 1c0:	e5c23000 	strb	r3, [r2]
 1c4:	e3a02205 	mov	r2, #1342177280	; 0x50000000
 1c8:	e3a03003 	mov	r3, #3	; 0x3
 1cc:	e5823000 	str	r3, [r2]
 1d0:	e3a02245 	mov	r2, #1342177284	; 0x50000004
 1d4:	e3a03005 	mov	r3, #5	; 0x5
 1d8:	e5823000 	str	r3, [r2]
 1dc:	e3a03205 	mov	r3, #1342177280	; 0x50000000
 1e0:	e2833028 	add	r3, r3, #40	; 0x28
 1e4:	e3a0201a 	mov	r2, #26	; 0x1a
 1e8:	e5832000 	str	r2, [r3]
 1ec:	e89da800 	ldmia	sp, {fp, sp, pc}

000001f0 <putchar>:
 1f0:	e1a0c00d 	mov	ip, sp
 1f4:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
 1f8:	e24cb004 	sub	fp, ip, #4	; 0x4
 1fc:	e24dd004 	sub	sp, sp, #4	; 0x4
 200:	e50b0010 	str	r0, [fp, #-16]
 204:	e3a03205 	mov	r3, #1342177280	; 0x50000000
 208:	e2833010 	add	r3, r3, #16	; 0x10
 20c:	e5933000 	ldr	r3, [r3]
 210:	e2033004 	and	r3, r3, #4	; 0x4
 214:	e3530000 	cmp	r3, #0	; 0x0
 218:	1a000000 	bne	220 <putchar+0x30>
 21c:	eafffff8 	b	204 <putchar+0x14>
 220:	e3a03205 	mov	r3, #1342177280	; 0x50000000
 224:	e2833020 	add	r3, r3, #32	; 0x20
 228:	e51b2010 	ldr	r2, [fp, #-16]
 22c:	e5c32000 	strb	r2, [r3]
 230:	e1a00003 	mov	r0, r3
 234:	e89da808 	ldmia	sp, {r3, fp, sp, pc}

00000238 <getchar>:
 238:	e1a0c00d 	mov	ip, sp
 23c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
 240:	e24cb004 	sub	fp, ip, #4	; 0x4
 244:	e3a03205 	mov	r3, #1342177280	; 0x50000000
 248:	e2833010 	add	r3, r3, #16	; 0x10
 24c:	e5933000 	ldr	r3, [r3]
 250:	e2033001 	and	r3, r3, #1	; 0x1
 254:	e3530000 	cmp	r3, #0	; 0x0
 258:	1a000000 	bne	260 <getchar+0x28>
 25c:	eafffff8 	b	244 <getchar+0xc>
 260:	e3a03205 	mov	r3, #1342177280	; 0x50000000
 264:	e2833024 	add	r3, r3, #36	; 0x24
 268:	e5d33000 	ldrb	r3, [r3]
 26c:	e20330ff 	and	r3, r3, #255	; 0xff
 270:	e1a00003 	mov	r0, r3
 274:	e89da800 	ldmia	sp, {fp, sp, pc}

00000278 <puts>:
 278:	e1a0c00d 	mov	ip, sp
 27c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
 280:	e24cb004 	sub	fp, ip, #4	; 0x4
 284:	e24dd004 	sub	sp, sp, #4	; 0x4
 288:	e50b0010 	str	r0, [fp, #-16]
 28c:	e51b3010 	ldr	r3, [fp, #-16]
 290:	e5d33000 	ldrb	r3, [r3]
 294:	e3530000 	cmp	r3, #0	; 0x0
 298:	0a000008 	beq	2c0 <puts+0x48>
 29c:	e24b1010 	sub	r1, fp, #16	; 0x10
 2a0:	e5913000 	ldr	r3, [r1]
 2a4:	e1a02003 	mov	r2, r3
 2a8:	e5d22000 	ldrb	r2, [r2]
 2ac:	e2833001 	add	r3, r3, #1	; 0x1
 2b0:	e5813000 	str	r3, [r1]
 2b4:	e1a00002 	mov	r0, r2
 2b8:	ebffffcc 	bl	1f0 <putchar>
 2bc:	eafffff2 	b	28c <puts+0x14>
 2c0:	e1a00003 	mov	r0, r3
 2c4:	e89da808 	ldmia	sp, {r3, fp, sp, pc}

000002c8 <main>:
 2c8:	e1a0c00d 	mov	ip, sp
 2cc:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
 2d0:	e24cb004 	sub	fp, ip, #4	; 0x4
 2d4:	e24dd004 	sub	sp, sp, #4	; 0x4
 2d8:	ebffffa1 	bl	164 <uart0_config>
 2dc:	e59f0044 	ldr	r0, [pc, #68]	; 328 <.text+0x328>
 2e0:	ebffffe4 	bl	278 <puts>
 2e4:	ebffffd3 	bl	238 <getchar>
 2e8:	e1a03000 	mov	r3, r0
 2ec:	e54b300d 	strb	r3, [fp, #-13]
 2f0:	e55b300d 	ldrb	r3, [fp, #-13]
 2f4:	e353000d 	cmp	r3, #13	; 0xd
 2f8:	1a000001 	bne	304 <main+0x3c>
 2fc:	e3a0000a 	mov	r0, #10	; 0xa
 300:	ebffffba 	bl	1f0 <putchar>
 304:	e55b300d 	ldrb	r3, [fp, #-13]
 308:	e353000a 	cmp	r3, #10	; 0xa
 30c:	1a000001 	bne	318 <main+0x50>
 310:	e3a0000d 	mov	r0, #13	; 0xd
 314:	ebffffb5 	bl	1f0 <putchar>
 318:	e55b300d 	ldrb	r3, [fp, #-13]
 31c:	e1a00003 	mov	r0, r3
 320:	ebffffb2 	bl	1f0 <putchar>
 324:	eaffffee 	b	2e4 <main+0x1c>
 328:	0000032c 	andeq	r0, r0, ip, lsr #6
Disassembly of section .rodata:

0000032c <.rodata>:
 32c:	6c6c6548 	cfstr64vs	mvdx6, [ip], #-288
 330:	2121216f 	teqcs	r1, pc, ror #2
 334:	00000d0a 	andeq	r0, r0, sl, lsl #26
Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	cmpmi	r3, #0	; 0x0
   4:	4728203a 	undefined
   8:	2029554e 	eorcs	r5, r9, lr, asr #10
   c:	2e342e33 	mrccs	14, 1, r2, cr4, cr3, {1}
  10:	47000035 	smladxmi	r0, r5, r0, r0
  14:	203a4343 	eorcss	r4, sl, r3, asr #6
  18:	554e4728 	strplb	r4, [lr, #-1832]
  1c:	2e332029 	cdpcs	0, 3, cr2, cr3, cr9, {1}
  20:	00352e34 	eoreqs	r2, r5, r4, lsr lr
  24:	43434700 	cmpmi	r3, #0	; 0x0
  28:	4728203a 	undefined
  2c:	2029554e 	eorcs	r5, r9, lr, asr #10
  30:	2e342e33 	mrccs	14, 1, r2, cr4, cr3, {1}
  34:	Address 0x34 is out of bounds.

