--- a/build/parts/bios_ep/chip/rcar4/bios/pdev_rcar4_v4h.c	2022-03-28 11:43:18.000000000 +0000
+++ b/build/parts/bios_ep/chip/rcar4/bios/pdev_rcar4_v4h.c	2022-05-26 08:32:06.846441233 +0000
@@ -30,6 +30,7 @@
 #include <bios_ep/board/pdevfs.h>
 #include <bios_ep/chip/rcar4/rcar4_v4h.h>
 #include <drv/iommu/rcar4/pdev/ipmmu_rcar4_pdev.h>
+#include <drv/renesas_isr/renesas_isr_handler.h>
 
 extern void sdmmc_Inthdr(uint16_t iid, uintptr_t param); /* sdhi0 interrupt */
 
@@ -2906,7 +2907,474 @@
     &ether[ETHERAVB_CH_1],
     &ether[ETHERAVB_CH_2],
     &ether[ETHERTSN_CH],
-	&mcos_nouse_area
+	&mcos_nouse_area,
+
+    /* ===== R-Car V4H ====== */
+    &(pdev_entry_t){ .name = "pdev_imr",
+        .memranges = (pdev_memrange_t[]) {
+            { 0xFE860000, 0x00050000, PROT_RWN },
+        }, .memranges_count = 1,
+        .interrupts = (pdev_intentry_t[]) {
+            { (579U + 32U), rcar_pdev_imr_isr_handler },
+            { (580U + 32U), rcar_pdev_imr_isr_handler },
+            { (581U + 32U), rcar_pdev_imr_isr_handler },
+            { (582U + 32U), rcar_pdev_imr_isr_handler },
+            { (583U + 32U), rcar_pdev_imr_isr_handler },
+        }, .interrupts_count = 5,
+    },
+    &(pdev_entry_t){ .name = "pdev_imp_core",
+        .memranges = (pdev_memrange_t[]) {
+            { 0xFF900000, 0x00284000, PROT_RWN },
+        }, .memranges_count = 1,
+        .interrupts = (pdev_intentry_t[]) {
+            { (565U + 32U), rcar_pdev_imp_isr_handler },
+            { (566U + 32U), rcar_pdev_imp_isr_handler },
+            { (567U + 32U), rcar_pdev_imp_isr_handler },
+        }, .interrupts_count = 3,
+    },
+    &(pdev_entry_t){ .name = "pdev_imp_spm",
+        .memranges = (pdev_memrange_t[]) {
+            { 0xED300000, 0x00300000, PROT_RWN },
+        }, .memranges_count = 1,
+        .interrupts_count = 0,
+    },
+    &(pdev_entry_t){ .name = "pdev_vdsp",
+        .memranges = (pdev_memrange_t[]) {
+            { 0xF1400000, 0x007D0000, PROT_RWN },
+        }, .memranges_count = 1,
+        .interrupts = (pdev_intentry_t[]) {
+            { (478U + 32U), rcar_pdev_vdsp_isr_handler },
+            { (479U + 32U), rcar_pdev_vdsp_isr_handler },
+            { (480U + 32U), rcar_pdev_vdsp_isr_handler },
+            { (481U + 32U), rcar_pdev_vdsp_isr_handler },
+            { (482U + 32U), rcar_pdev_vdsp_isr_handler },
+            { (483U + 32U), rcar_pdev_vdsp_isr_handler },
+            { (484U + 32U), rcar_pdev_vdsp_isr_handler },
+            { (485U + 32U), rcar_pdev_vdsp_isr_handler },
+            { (486U + 32U), rcar_pdev_vdsp_isr_handler },
+            { (487U + 32U), rcar_pdev_vdsp_isr_handler },
+            { (488U + 32U), rcar_pdev_vdsp_isr_handler },
+            { (489U + 32U), rcar_pdev_vdsp_isr_handler },
+            { (490U + 32U), rcar_pdev_vdsp_isr_handler },
+            { (491U + 32U), rcar_pdev_vdsp_isr_handler },
+            { (492U + 32U), rcar_pdev_vdsp_isr_handler },
+            { (493U + 32U), rcar_pdev_vdsp_isr_handler },
+            { (494U + 32U), rcar_pdev_vdsp_isr_handler },
+            { (495U + 32U), rcar_pdev_vdsp_isr_handler },
+            { (496U + 32U), rcar_pdev_vdsp_isr_handler },
+            { (497U + 32U), rcar_pdev_vdsp_isr_handler },
+        }, .interrupts_count = 20,
+    },
+    &(pdev_entry_t){ .name = "pdev_visionip_core",
+        .memranges = (pdev_memrange_t[]) {
+            { 0xE7A10000, 0x000A2000, PROT_RWN },
+        }, .memranges_count = 1,
+        .interrupts = (pdev_intentry_t[]) {
+            { (861U + 32U), rcar_pdev_visionip_isr_handler },
+            { (862U + 32U), rcar_pdev_visionip_isr_handler },
+            { (873U + 32U), rcar_pdev_visionip_isr_handler },
+            { (874U + 32U), rcar_pdev_visionip_isr_handler },
+            { (871U + 32U), rcar_pdev_visionip_isr_handler },
+            { (872U + 32U), rcar_pdev_visionip_isr_handler },
+        }, .interrupts_count = 6,
+    },
+    &(pdev_entry_t){ .name = "pdev_visionip_wrap",
+        .memranges = (pdev_memrange_t[]) {
+            { 0xE7B3B000, 0x00001000, PROT_RWN },
+        }, .memranges_count = 1,
+        .interrupts_count = 0,
+    },
+    &(pdev_entry_t){ .name = "pdev_iccom",
+        .memranges = (pdev_memrange_t[]) {
+            { 0xE6260000, 0x00010000, PROT_RWN },
+        }, .memranges_count = 1,
+        .interrupts = (pdev_intentry_t[]) {
+            { (123U + 32U), rcar_pdev_iccom_isr_handler },
+            { (125U + 32U), rcar_pdev_iccom_isr_handler },
+            { (127U + 32U), rcar_pdev_iccom_isr_handler },
+            { (129U + 32U), rcar_pdev_iccom_isr_handler },
+            { (131U + 32U), rcar_pdev_iccom_isr_handler },
+            { (133U + 32U), rcar_pdev_iccom_isr_handler },
+            { (135U + 32U), rcar_pdev_iccom_isr_handler },
+            { (137U + 32U), rcar_pdev_iccom_isr_handler },
+            { (916U + 32U), rcar_pdev_iccom_isr_handler },
+            { (918U + 32U), rcar_pdev_iccom_isr_handler },
+            { (920U + 32U), rcar_pdev_iccom_isr_handler },
+            { (922U + 32U), rcar_pdev_iccom_isr_handler },
+        }, .interrupts_count = 12,
+    },
+    &(pdev_entry_t){ .name = "pdev_vcp4",
+        .memranges = (pdev_memrange_t[]) {
+            { 0xFE90F000, 0x00011000, PROT_RWN },
+        }, .memranges_count = 1,
+        .interrupts = (pdev_intentry_t[]) {
+            { (858U + 32U), rcar_pdev_vcp4_isr_handler },
+            { (859U + 32U), rcar_pdev_vcp4_isr_handler },
+        }, .interrupts_count = 2,
+    },
+    &(pdev_entry_t){ .name = "pdev_ivcp1e",
+        .memranges = (pdev_memrange_t[]) {
+            { 0xFEA00000, 0x00010000, PROT_RWN },
+        }, .memranges_count = 1,
+        .interrupts = (pdev_intentry_t[]) {
+            { (855U + 32U), rcar_pdev_ivcp1e_isr_handler },
+            { (856U + 32U), rcar_pdev_ivcp1e_isr_handler },
+        }, .interrupts_count = 2,
+    },
+    &(pdev_entry_t){ .name = "pdev_isp1",
+        .memranges = (pdev_memrange_t[]) {
+            { 0xFEC00000, 0x00130000, PROT_RWN },
+        }, .memranges_count = 1,
+        .interrupts = (pdev_intentry_t[]) {
+            { (475U + 32U), rcar_pdev_isp1_isr_handler },
+            { (473U + 32U), rcar_pdev_isp1_isr_handler },
+            { (474U + 32U), rcar_pdev_isp1_isr_handler },
+        }, .interrupts_count = 3,
+    },
+    &(pdev_entry_t){ .name = "pdev_isp2",
+        .memranges = (pdev_memrange_t[]) {
+            { 0xFEDB0000, 0x00150000, PROT_RWN },
+        }, .memranges_count = 1,
+        .interrupts = (pdev_intentry_t[]) {
+            { (556U + 32U), rcar_pdev_isp2_isr_handler },
+            { (557U + 32U), rcar_pdev_isp2_isr_handler },
+            { (476U + 32U), rcar_pdev_isp2_isr_handler },
+        }, .interrupts_count = 3,
+    },
+    &(pdev_entry_t){ .name = "pdev_fbc",
+        .memranges = (pdev_memrange_t[]) {
+            { 0xFF830000, 0x00002000, PROT_RWN },
+        }, .memranges_count = 1,
+        .interrupts = (pdev_intentry_t[]) {
+            { (852U + 32U), rcar_pdev_fbc_isr_handler },
+        }, .interrupts_count = 1,
+    },
+    &(pdev_entry_t){ .name = "pdev_fba01",
+        .memranges = (pdev_memrange_t[]) {
+            { 0xE7B61000, 0x00004000, PROT_RWN },
+        }, .memranges_count = 1,
+        .interrupts = (pdev_intentry_t[]) {
+            { (701U + 32U), rcar_pdev_fba01_isr_handler },
+            { (703U + 32U), rcar_pdev_fba01_isr_handler },
+            { (707U + 32U), rcar_pdev_fba01_isr_handler },
+            { (699U + 32U), rcar_pdev_fba01_isr_handler },
+        }, .interrupts_count = 4,
+    },
+    &(pdev_entry_t){ .name = "pdev_fba02",
+        .memranges = (pdev_memrange_t[]) {
+            { 0xFE601000, 0x00006000, PROT_RWN },
+        }, .memranges_count = 1,
+        .interrupts = (pdev_intentry_t[]) {
+            { (691U + 32U), rcar_pdev_fba02_isr_handler },
+            { (692U + 32U), rcar_pdev_fba02_isr_handler },
+            { (693U + 32U), rcar_pdev_fba02_isr_handler },
+            { (695U + 32U), rcar_pdev_fba02_isr_handler },
+            { (696U + 32U), rcar_pdev_fba02_isr_handler },
+        }, .interrupts_count = 5,
+    },
+    &(pdev_entry_t){ .name = "pdev_fba03",
+        .memranges = (pdev_memrange_t[]) {
+            { 0xFEAC1000, 0x00002000, PROT_RWN },
+        }, .memranges_count = 1,
+        .interrupts = (pdev_intentry_t[]) {
+            { (686U + 32U), rcar_pdev_fba03_isr_handler },
+            { (687U + 32U), rcar_pdev_fba03_isr_handler },
+        }, .interrupts_count = 2,
+    },
+    &(pdev_entry_t){ .name = "pdev_fba04",
+        .memranges = (pdev_memrange_t[]) {
+            { 0xFF870000, 0x00006000, PROT_RWN },
+        }, .memranges_count = 1,
+        .interrupts = (pdev_intentry_t[]) {
+            { (669U + 32U), rcar_pdev_fba04_isr_handler },
+            { (670U + 32U), rcar_pdev_fba04_isr_handler },
+            { (671U + 32U), rcar_pdev_fba04_isr_handler },
+            { (672U + 32U), rcar_pdev_fba04_isr_handler },
+            { (673U + 32U), rcar_pdev_fba04_isr_handler },
+            { (674U + 32U), rcar_pdev_fba04_isr_handler },
+        }, .interrupts_count = 6,
+    },
+    &(pdev_entry_t){ .name = "pdev_fba05",
+        .memranges = (pdev_memrange_t[]) {
+            { 0xFF8C0000, 0x00008000, PROT_RWN },
+        }, .memranges_count = 1,
+        .interrupts = (pdev_intentry_t[]) {
+            { (713U + 32U), rcar_pdev_fba05_isr_handler },
+            { (714U + 32U), rcar_pdev_fba05_isr_handler },
+            { (715U + 32U), rcar_pdev_fba05_isr_handler },
+            { (716U + 32U), rcar_pdev_fba05_isr_handler },
+            { (719U + 32U), rcar_pdev_fba05_isr_handler },
+            { (720U + 32U), rcar_pdev_fba05_isr_handler },
+            { (721U + 32U), rcar_pdev_fba05_isr_handler },
+            { (722U + 32U), rcar_pdev_fba05_isr_handler },
+        }, .interrupts_count = 8,
+    },
+    &(pdev_entry_t){ .name = "pdev_fba06",
+        .memranges = (pdev_memrange_t[]) {
+            { 0xFFF50000, 0x00001000, PROT_RWN },
+        }, .memranges_count = 1,
+        .interrupts = (pdev_intentry_t[]) {
+            { (727U + 32U), rcar_pdev_fba06_isr_handler },
+        }, .interrupts_count = 1,
+    },
+    &(pdev_entry_t){ .name = "pdev_fba07",
+        .memranges = (pdev_memrange_t[]) {
+            { 0xFFF55000, 0x00003000, PROT_RWN },
+        }, .memranges_count = 1,
+        .interrupts = (pdev_intentry_t[]) {
+            { (744U + 32U), rcar_pdev_fba07_isr_handler },
+            { (717U + 32U), rcar_pdev_fba07_isr_handler },
+            { (718U + 32U), rcar_pdev_fba07_isr_handler },
+        }, .interrupts_count = 3,
+    },
+    &(pdev_entry_t){ .name = "pdev_fba08",
+        .memranges = (pdev_memrange_t[]) {
+            { 0xFFF64000, 0x00004000, PROT_RWN },
+        }, .memranges_count = 1,
+        .interrupts = (pdev_intentry_t[]) {
+            { (738U + 32U), rcar_pdev_fba08_isr_handler },
+            { (739U + 32U), rcar_pdev_fba08_isr_handler },
+            { (740U + 32U), rcar_pdev_fba08_isr_handler },
+            { (741U + 32U), rcar_pdev_fba08_isr_handler },
+        }, .interrupts_count = 4,
+    },
+    &(pdev_entry_t){ .name = "pdev_fba09",
+        .memranges = (pdev_memrange_t[]) {
+            { 0xFF8F4000, 0x00002000, PROT_RWN },
+        }, .memranges_count = 1,
+        .interrupts = (pdev_intentry_t[]) {
+            { (745U + 32U), rcar_pdev_fba09_isr_handler },
+            { (746U + 32U), rcar_pdev_fba09_isr_handler },
+        }, .interrupts_count = 2,
+    },
+    &(pdev_entry_t){ .name = "pdev_rfso",
+        .memranges = (pdev_memrange_t[]) {
+            { 0xFFE80000, 0x0000B000, PROT_RWN },
+        }, .memranges_count = 1,
+        .interrupts = (pdev_intentry_t[]) {
+            { (227U + 32U), rcar_pdev_rfso_isr_handler },
+            { (228U + 32U), rcar_pdev_rfso_isr_handler },
+            { (229U + 32U), rcar_pdev_rfso_isr_handler },
+            { (230U + 32U), rcar_pdev_rfso_isr_handler },
+            { (231U + 32U), rcar_pdev_rfso_isr_handler },
+            { (232U + 32U), rcar_pdev_rfso_isr_handler },
+            { (233U + 32U), rcar_pdev_rfso_isr_handler },
+            { (234U + 32U), rcar_pdev_rfso_isr_handler },
+            { (235U + 32U), rcar_pdev_rfso_isr_handler },
+            { (236U + 32U), rcar_pdev_rfso_isr_handler },
+            { (237U + 32U), rcar_pdev_rfso_isr_handler },
+        }, .interrupts_count = 11,
+    },
+    &(pdev_entry_t){ .name = "pdev_caiplite",
+        .memranges = (pdev_memrange_t[]) {
+            { 0xE7800000, 0x00008000, PROT_RWN },
+        }, .memranges_count = 1,
+        .interrupts = (pdev_intentry_t[]) {
+            { (900U + 32U), rcar_pdev_caiplite_isr_handler },
+            { (902U + 32U), rcar_pdev_caiplite_isr_handler },
+            { (904U + 32U), rcar_pdev_caiplite_isr_handler },
+            { (906U + 32U), rcar_pdev_caiplite_isr_handler },
+            { (908U + 32U), rcar_pdev_caiplite_isr_handler },
+            { (910U + 32U), rcar_pdev_caiplite_isr_handler },
+            { (912U + 32U), rcar_pdev_caiplite_isr_handler },
+            { (914U + 32U), rcar_pdev_caiplite_isr_handler },
+        }, .interrupts_count = 8,
+    },
+     &(pdev_entry_t){ .name = "pdev_wcrc",
+        .memranges = (pdev_memrange_t[]) {
+            { 0xE7080000, 0x00031000, PROT_RWN },
+        }, .memranges_count = 1,
+        .interrupts_count = 0,
+    },
+    &(pdev_entry_t){ .name = "pdev_vin",
+        .memranges = (pdev_memrange_t[]) {
+            { 0xE6EF0000, 0x00010000, PROT_RWN },
+        }, .memranges_count = 1,
+        .interrupts = (pdev_intentry_t[]) {
+            { (529U + 32U), rcar_pdev_vin_isr_handler },
+            { (530U + 32U), rcar_pdev_vin_isr_handler },
+            { (531U + 32U), rcar_pdev_vin_isr_handler },
+            { (532U + 32U), rcar_pdev_vin_isr_handler },
+            { (533U + 32U), rcar_pdev_vin_isr_handler },
+            { (534U + 32U), rcar_pdev_vin_isr_handler },
+            { (535U + 32U), rcar_pdev_vin_isr_handler },
+            { (536U + 32U), rcar_pdev_vin_isr_handler },
+            { (537U + 32U), rcar_pdev_vin_isr_handler },
+            { (538U + 32U), rcar_pdev_vin_isr_handler },
+            { (539U + 32U), rcar_pdev_vin_isr_handler },
+            { (540U + 32U), rcar_pdev_vin_isr_handler },
+            { (541U + 32U), rcar_pdev_vin_isr_handler },
+            { (542U + 32U), rcar_pdev_vin_isr_handler },
+            { (543U + 32U), rcar_pdev_vin_isr_handler },
+            { (544U + 32U), rcar_pdev_vin_isr_handler },
+        }, .interrupts_count = 16,
+    },
+    &(pdev_entry_t){ .name = "pdev_vsp",
+        .memranges = (pdev_memrange_t[]) {
+            { 0xFEA20000, 0x00010000, PROT_RWN },
+        }, .memranges_count = 1,
+        .interrupts = (pdev_intentry_t[]) {
+            { (546U + 32U), rcar_pdev_vsp_isr_handler },
+            { (551U + 32U), rcar_pdev_vsp_isr_handler },
+        }, .interrupts_count = 2,
+    },
+    &(pdev_entry_t){ .name = "pdev_csi",
+        .memranges = (pdev_memrange_t[]) {
+            { 0xFE500000, 0x00080000, PROT_RWN },
+        }, .memranges_count = 1,
+        .interrupts = (pdev_intentry_t[]) {
+            { (499U + 32U), rcar_pdev_csi_isr_handler },
+            { (500U + 32U), rcar_pdev_csi_isr_handler },
+        }, .interrupts_count = 2,
+    },
+    &(pdev_entry_t){ .name = "pdev_du",
+        .memranges = (pdev_memrange_t[]) {
+            { 0xFEB00000 , 0x00040000, PROT_RWN },
+        }, .memranges_count = 1,
+        .interrupts = (pdev_intentry_t[]) {
+            { (523U + 32U), rcar_pdev_du_isr_handler },
+            { (524U + 32U), rcar_pdev_du_isr_handler },
+        }, .interrupts_count = 2,
+    },
+    &(pdev_entry_t){ .name = "pdev_dsi",
+        .memranges = (pdev_memrange_t[]) {
+            { 0xFED80000 , 0x00020000, PROT_RWN },
+        }, .memranges_count = 1,
+        .interrupts = (pdev_intentry_t[]) {
+            { (502U + 32U), rcar_pdev_dsi_isr_handler },
+            { (503U + 32U), rcar_pdev_dsi_isr_handler },
+            { (504U + 32U), rcar_pdev_dsi_isr_handler },
+            { (505U + 32U), rcar_pdev_dsi_isr_handler },
+            { (506U + 32U), rcar_pdev_dsi_isr_handler },
+            { (507U + 32U), rcar_pdev_dsi_isr_handler },
+            { (508U + 32U), rcar_pdev_dsi_isr_handler },
+            { (509U + 32U), rcar_pdev_dsi_isr_handler },
+            { (510U + 32U), rcar_pdev_dsi_isr_handler },
+            { (511U + 32U), rcar_pdev_dsi_isr_handler },
+            { (512U + 32U), rcar_pdev_dsi_isr_handler },
+            { (513U + 32U), rcar_pdev_dsi_isr_handler },
+            { (514U + 32U), rcar_pdev_dsi_isr_handler },
+            { (515U + 32U), rcar_pdev_dsi_isr_handler },
+            { (516U + 32U), rcar_pdev_dsi_isr_handler },
+            { (517U + 32U), rcar_pdev_dsi_isr_handler },
+            { (518U + 32U), rcar_pdev_dsi_isr_handler },
+            { (519U + 32U), rcar_pdev_dsi_isr_handler },
+        }, .interrupts_count = 18,
+    },
+    &(pdev_entry_t){ .name = "pdev_wwdt1",
+        .memranges = (pdev_memrange_t[]) {
+            { 0xFFC90000 , 0x00031000, PROT_RWN },
+        }, .memranges_count = 1,
+        .interrupts = (pdev_intentry_t[]) {
+            { (310U + 32U), rcar_pdev_wwdt1_isr_handler },
+            { (311U + 32U), rcar_pdev_wwdt1_isr_handler },
+            { (312U + 32U), rcar_pdev_wwdt1_isr_handler },
+            { (313U + 32U), rcar_pdev_wwdt1_isr_handler },
+            { (314U + 32U), rcar_pdev_wwdt1_isr_handler },
+            { (315U + 32U), rcar_pdev_wwdt1_isr_handler },
+            { (316U + 32U), rcar_pdev_wwdt1_isr_handler },
+            { (317U + 32U), rcar_pdev_wwdt1_isr_handler },
+        }, .interrupts_count = 8,
+    },
+     &(pdev_entry_t){ .name = "pdev_wwdt2",
+        .memranges = (pdev_memrange_t[]) {
+            { 0xFFCF0000 , 0x00001000, PROT_RWN },
+        }, .memranges_count = 1,
+        .interrupts = (pdev_intentry_t[]) {
+            { (318U + 32U), rcar_pdev_wwdt2_isr_handler },
+            { (319U + 32U), rcar_pdev_wwdt2_isr_handler },
+        }, .interrupts_count = 2,
+    },
+     &(pdev_entry_t){ .name = "pdev_wwdt3",
+        .memranges = (pdev_memrange_t[]) {
+            { 0xFFEF0000 , 0x00001000, PROT_RWN },
+        }, .memranges_count = 1,
+        .interrupts = (pdev_intentry_t[]) {
+            { (320U + 32U), rcar_pdev_wwdt3_isr_handler },
+            { (321U + 32U), rcar_pdev_wwdt3_isr_handler },
+        }, .interrupts_count = 2,
+    },
+     &(pdev_entry_t){ .name = "pdev_wwdt4",
+        .memranges = (pdev_memrange_t[]) {
+            { 0xFFF10000 , 0x00031000, PROT_RWN },
+        }, .memranges_count = 1,
+        .interrupts = (pdev_intentry_t[]) {
+            { (322U + 32U), rcar_pdev_wwdt4_isr_handler },
+            { (323U + 32U), rcar_pdev_wwdt4_isr_handler },
+            { (324U + 32U), rcar_pdev_wwdt4_isr_handler },
+            { (325U + 32U), rcar_pdev_wwdt4_isr_handler },
+            { (326U + 32U), rcar_pdev_wwdt4_isr_handler },
+            { (327U + 32U), rcar_pdev_wwdt4_isr_handler },
+            { (328U + 32U), rcar_pdev_wwdt4_isr_handler },
+            { (329U + 32U), rcar_pdev_wwdt4_isr_handler },
+        }, .interrupts_count = 8,
+    },
+    &(pdev_entry_t){ .name = "pdev_doc",
+        .memranges = (pdev_memrange_t[]) {
+            { 0xFEBA0000 , 0x00011000, PROT_RWN },
+        }, .memranges_count = 1,
+        .interrupts = (pdev_intentry_t[]) {
+            { (526U + 32U), rcar_pdev_doc_isr_handler },
+            { (527U + 32U), rcar_pdev_doc_isr_handler },
+        }, .interrupts_count = 2,
+    },
+    &(pdev_entry_t){ .name = "pdev_dsc",
+        .memranges = (pdev_memrange_t[]) {
+            { 0xFEB8D000 , 0x00001000, PROT_RWN },
+        }, .memranges_count = 1,
+        .interrupts = (pdev_intentry_t[]) {
+            { (559U + 32U), rcar_pdev_dsc_isr_handler },
+        }, .interrupts_count = 1,
+    },
+    &(pdev_entry_t){ .name = "pdev_pap",
+        .memranges = (pdev_memrange_t[]) {
+            { 0xFF000000 , 0x00299000, PROT_RWN },
+        }, .memranges_count = 1,
+        .interrupts = (pdev_intentry_t[]) {
+            { (213U + 32U), rcar_pdev_pap_isr_handler },
+            { (214U + 32U), rcar_pdev_pap_isr_handler },
+            { (223U + 32U), rcar_pdev_pap_isr_handler },
+        }, .interrupts_count = 3,
+    },
+    &(pdev_entry_t){ .name = "pdev_sysram",
+        .memranges = (pdev_memrange_t[]) {
+            { 0xE6300000 , 0x00100000, PROT_RWN },
+        }, .memranges_count = 1,
+        .interrupts_count = 0,
+    },
+    &(pdev_entry_t){ .name = "pdev_icumx",
+        .memranges = (pdev_memrange_t[]) {
+            { 0xE6610000 , 0x00008000, PROT_RWN },
+        }, .memranges_count = 1,
+        .interrupts = (pdev_intentry_t[]) {
+            { (878U + 32U), rcar_pdev_icumx_isr_handler },
+            { (879U + 32U), rcar_pdev_icumx_isr_handler },
+            { (880U + 32U), rcar_pdev_icumx_isr_handler },
+            { (881U + 32U), rcar_pdev_icumx_isr_handler },
+            { (882U + 32U), rcar_pdev_icumx_isr_handler },
+            { (883U + 32U), rcar_pdev_icumx_isr_handler },
+            { (884U + 32U), rcar_pdev_icumx_isr_handler },
+            { (885U + 32U), rcar_pdev_icumx_isr_handler },
+            { (886U + 32U), rcar_pdev_icumx_isr_handler },
+            { (887U + 32U), rcar_pdev_icumx_isr_handler },
+            { (888U + 32U), rcar_pdev_icumx_isr_handler },
+            { (889U + 32U), rcar_pdev_icumx_isr_handler },
+            { (890U + 32U), rcar_pdev_icumx_isr_handler },
+            { (891U + 32U), rcar_pdev_icumx_isr_handler },
+            { (892U + 32U), rcar_pdev_icumx_isr_handler },
+            { (893U + 32U), rcar_pdev_icumx_isr_handler },
+            { (894U + 32U), rcar_pdev_icumx_isr_handler },
+            { (895U + 32U), rcar_pdev_icumx_isr_handler },
+            { (896U + 32U), rcar_pdev_icumx_isr_handler },
+            { (897U + 32U), rcar_pdev_icumx_isr_handler },
+        }, .interrupts_count = 20,
+    },
+    &(pdev_entry_t){ .name = "iccommem",
+        .memranges = (pdev_memrange_t[]) {
+            { 0x47FC7000, 0x00010000, PROT_RWN },
+        }, .memranges_count = 1,
+        .interrupts_count = 0,
+    }
 };
 
 size_t pdev_bsp_entry_count = sizeof(pdev_bsp_entries) / sizeof(pdev_bsp_entries[0]);
