# Reading D:/intelFPGALite/modelsim_ase/tcl/vsim/pref.tcl
# do alu_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGALite/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/intelFPGALite/quartus/work_ece550/checkpoint2 {D:/intelFPGALite/quartus/work_ece550/checkpoint2/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:44:31 on Sep 28,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/intelFPGALite/quartus/work_ece550/checkpoint2" D:/intelFPGALite/quartus/work_ece550/checkpoint2/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 18:44:32 on Sep 28,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/intelFPGALite/quartus/work_ece550/checkpoint2 {D:/intelFPGALite/quartus/work_ece550/checkpoint2/full_adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:44:32 on Sep 28,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/intelFPGALite/quartus/work_ece550/checkpoint2" D:/intelFPGALite/quartus/work_ece550/checkpoint2/full_adder.v 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 18:44:32 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/intelFPGALite/quartus/work_ece550/checkpoint2 {D:/intelFPGALite/quartus/work_ece550/checkpoint2/mux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:44:32 on Sep 28,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/intelFPGALite/quartus/work_ece550/checkpoint2" D:/intelFPGALite/quartus/work_ece550/checkpoint2/mux.v 
# -- Compiling module mux
# 
# Top level modules:
# 	mux
# End time: 18:44:32 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/intelFPGALite/quartus/work_ece550/checkpoint2 {D:/intelFPGALite/quartus/work_ece550/checkpoint2/add_sub.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:44:32 on Sep 28,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/intelFPGALite/quartus/work_ece550/checkpoint2" D:/intelFPGALite/quartus/work_ece550/checkpoint2/add_sub.v 
# -- Compiling module add_sub
# 
# Top level modules:
# 	add_sub
# End time: 18:44:32 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/intelFPGALite/quartus/work_ece550/checkpoint2 {D:/intelFPGALite/quartus/work_ece550/checkpoint2/not_gate.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:44:32 on Sep 28,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/intelFPGALite/quartus/work_ece550/checkpoint2" D:/intelFPGALite/quartus/work_ece550/checkpoint2/not_gate.v 
# -- Compiling module not_gate
# 
# Top level modules:
# 	not_gate
# End time: 18:44:32 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/intelFPGALite/quartus/work_ece550/checkpoint2 {D:/intelFPGALite/quartus/work_ece550/checkpoint2/carry_save_adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:44:32 on Sep 28,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/intelFPGALite/quartus/work_ece550/checkpoint2" D:/intelFPGALite/quartus/work_ece550/checkpoint2/carry_save_adder.v 
# -- Compiling module carry_save_adder
# 
# Top level modules:
# 	--none--
# End time: 18:44:32 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/intelFPGALite/quartus/work_ece550/checkpoint2 {D:/intelFPGALite/quartus/work_ece550/checkpoint2/ripple_carry_adder_2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:44:32 on Sep 28,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/intelFPGALite/quartus/work_ece550/checkpoint2" D:/intelFPGALite/quartus/work_ece550/checkpoint2/ripple_carry_adder_2.v 
# -- Compiling module ripple_carry_adder_2
# 
# Top level modules:
# 	ripple_carry_adder_2
# End time: 18:44:32 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/intelFPGALite/quartus/work_ece550/checkpoint2 {D:/intelFPGALite/quartus/work_ece550/checkpoint2/and_gate.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:44:32 on Sep 28,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/intelFPGALite/quartus/work_ece550/checkpoint2" D:/intelFPGALite/quartus/work_ece550/checkpoint2/and_gate.v 
# -- Compiling module and_gate
# 
# Top level modules:
# 	and_gate
# End time: 18:44:32 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/intelFPGALite/quartus/work_ece550/checkpoint2 {D:/intelFPGALite/quartus/work_ece550/checkpoint2/or_gate.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:44:32 on Sep 28,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/intelFPGALite/quartus/work_ece550/checkpoint2" D:/intelFPGALite/quartus/work_ece550/checkpoint2/or_gate.v 
# -- Compiling module or_gate
# 
# Top level modules:
# 	or_gate
# End time: 18:44:32 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/intelFPGALite/quartus/work_ece550/checkpoint2 {D:/intelFPGALite/quartus/work_ece550/checkpoint2/sll_gate.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:44:32 on Sep 28,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/intelFPGALite/quartus/work_ece550/checkpoint2" D:/intelFPGALite/quartus/work_ece550/checkpoint2/sll_gate.v 
# -- Compiling module sll_gate
# 
# Top level modules:
# 	sll_gate
# End time: 18:44:32 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/intelFPGALite/quartus/work_ece550/checkpoint2 {D:/intelFPGALite/quartus/work_ece550/checkpoint2/sra_gate.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:44:32 on Sep 28,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/intelFPGALite/quartus/work_ece550/checkpoint2" D:/intelFPGALite/quartus/work_ece550/checkpoint2/sra_gate.v 
# -- Compiling module sra_gate
# 
# Top level modules:
# 	sra_gate
# End time: 18:44:32 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/intelFPGALite/quartus/work_ece550/checkpoint2 {D:/intelFPGALite/quartus/work_ece550/checkpoint2/ifequal.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:44:32 on Sep 28,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/intelFPGALite/quartus/work_ece550/checkpoint2" D:/intelFPGALite/quartus/work_ece550/checkpoint2/ifequal.v 
# -- Compiling module ifequal
# 
# Top level modules:
# 	ifequal
# End time: 18:44:32 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/intelFPGALite/quartus/work_ece550/checkpoint2 {D:/intelFPGALite/quartus/work_ece550/checkpoint2/alu_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:44:32 on Sep 28,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/intelFPGALite/quartus/work_ece550/checkpoint2" D:/intelFPGALite/quartus/work_ece550/checkpoint2/alu_tb.v 
# -- Compiling module alu_tb
# 
# Top level modules:
# 	alu_tb
# End time: 18:44:32 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  alu_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" alu_tb 
# Start time: 18:44:33 on Sep 28,2022
# Loading work.alu_tb
# Loading work.alu
# Loading work.add_sub
# Loading work.not_gate
# Loading work.mux
# Loading work.carry_save_adder
# Loading work.and_gate
# Loading work.or_gate
# Loading work.sll_gate
# Loading work.sra_gate
# Loading work.ifequal
# Loading work.ripple_carry_adder_2
# Loading work.full_adder
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#                    0 << Starting the Simulation >>
# **Error in SUB (test 10); expected: 11010110, actual: 1100ef10
# **Error in OR (test 1); expected: 00000000, actual: 0003c003
# The simulation failed with           2 errors
# ** Note: $stop    : D:/intelFPGALite/quartus/work_ece550/checkpoint2/alu_tb.v(53)
#    Time: 780 ns  Iteration: 1  Instance: /alu_tb
# Break in Module alu_tb at D:/intelFPGALite/quartus/work_ece550/checkpoint2/alu_tb.v line 53
# End time: 18:46:48 on Sep 28,2022, Elapsed time: 0:02:15
# Errors: 0, Warnings: 0
