// Seed: 3125705138
module module_0 (
    input wand id_0,
    input tri1 id_1,
    output supply1 id_2,
    output uwire id_3,
    output supply1 id_4,
    output wire id_5,
    output supply0 id_6
);
  logic id_8;
  logic id_9;
endmodule
module module_1 (
    input wand id_0,
    input wire id_1,
    input tri id_2,
    input uwire id_3,
    output uwire id_4,
    input wor id_5,
    output wor id_6,
    output uwire id_7,
    input wor id_8
    , id_16,
    output supply0 id_9,
    input supply1 id_10,
    input wand id_11,
    output supply1 id_12,
    output supply0 id_13,
    input supply1 id_14
);
  assign id_12 = -1;
  module_0 modCall_1 (
      id_14,
      id_10,
      id_13,
      id_4,
      id_13,
      id_7,
      id_4
  );
  assign modCall_1.id_4 = 0;
  assign id_9 = -1;
  wire id_17, id_18;
endmodule
