{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 28 01:20:32 2013 " "Info: Processing started: Wed Aug 28 01:20:32 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Bomba -c Bomba --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Bomba -c Bomba --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clock " "Info: Assuming node \"Clock\" is an undefined clock" {  } { { "Bomba.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/Bomba.vhd" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "Start " "Info: Assuming node \"Start\" is an undefined clock" {  } { { "Bomba.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/Bomba.vhd" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Start" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "7 " "Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "contador:Cont_reg\|flip_flop_D:Contador_5\|q_not " "Info: Detected ripple clock \"contador:Cont_reg\|flip_flop_D:Contador_5\|q_not\" as buffer" {  } { { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/flip_flop_d.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "contador:Cont_reg\|flip_flop_D:Contador_5\|q_not" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divisor_frequencia:Divisor_de_frequência\|D " "Info: Detected ripple clock \"Divisor_frequencia:Divisor_de_frequência\|D\" as buffer" {  } { { "divisor_frequencia.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/divisor_frequencia.vhd" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Divisor_frequencia:Divisor_de_frequência\|D" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ativa_clock " "Info: Detected gated clock \"ativa_clock\" as buffer" {  } { { "Bomba.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/Bomba.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ativa_clock" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "contador:Cont_reg\|flip_flop_D:Contador_1\|q_not " "Info: Detected ripple clock \"contador:Cont_reg\|flip_flop_D:Contador_1\|q_not\" as buffer" {  } { { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/flip_flop_d.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "contador:Cont_reg\|flip_flop_D:Contador_1\|q_not" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "contador:Cont_reg\|flip_flop_D:Contador_4\|q_not " "Info: Detected ripple clock \"contador:Cont_reg\|flip_flop_D:Contador_4\|q_not\" as buffer" {  } { { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/flip_flop_d.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "contador:Cont_reg\|flip_flop_D:Contador_4\|q_not" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "contador:Cont_reg\|flip_flop_D:Contador_2\|q_not " "Info: Detected ripple clock \"contador:Cont_reg\|flip_flop_D:Contador_2\|q_not\" as buffer" {  } { { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/flip_flop_d.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "contador:Cont_reg\|flip_flop_D:Contador_2\|q_not" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "contador:Cont_reg\|flip_flop_D:Contador_3\|q_not " "Info: Detected ripple clock \"contador:Cont_reg\|flip_flop_D:Contador_3\|q_not\" as buffer" {  } { { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/flip_flop_d.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "contador:Cont_reg\|flip_flop_D:Contador_3\|q_not" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clock register Divisor_frequencia:Divisor_de_frequência\|count1\[9\] register Divisor_frequencia:Divisor_de_frequência\|count2\[4\] 297.44 MHz 3.362 ns Internal " "Info: Clock \"Clock\" has Internal fmax of 297.44 MHz between source register \"Divisor_frequencia:Divisor_de_frequência\|count1\[9\]\" and destination register \"Divisor_frequencia:Divisor_de_frequência\|count2\[4\]\" (period= 3.362 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.175 ns + Longest register register " "Info: + Longest register to register delay is 3.175 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Divisor_frequencia:Divisor_de_frequência\|count1\[9\] 1 REG LCFF_X17_Y24_N19 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y24_N19; Fanout = 3; REG Node = 'Divisor_frequencia:Divisor_de_frequência\|count1\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Divisor_frequencia:Divisor_de_frequência|count1[9] } "NODE_NAME" } } { "divisor_frequencia.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/divisor_frequencia.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.752 ns) + CELL(0.378 ns) 1.130 ns Divisor_frequencia:Divisor_de_frequência\|Equal1~0DUPLICATE 2 COMB LCCOMB_X15_Y23_N26 2 " "Info: 2: + IC(0.752 ns) + CELL(0.378 ns) = 1.130 ns; Loc. = LCCOMB_X15_Y23_N26; Fanout = 2; COMB Node = 'Divisor_frequencia:Divisor_de_frequência\|Equal1~0DUPLICATE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.130 ns" { Divisor_frequencia:Divisor_de_frequência|count1[9] Divisor_frequencia:Divisor_de_frequência|Equal1~0DUPLICATE } "NODE_NAME" } } { "divisor_frequencia.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/divisor_frequencia.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.725 ns) + CELL(0.053 ns) 1.908 ns Divisor_frequencia:Divisor_de_frequência\|count2\[9\]~0 3 COMB LCCOMB_X18_Y24_N28 10 " "Info: 3: + IC(0.725 ns) + CELL(0.053 ns) = 1.908 ns; Loc. = LCCOMB_X18_Y24_N28; Fanout = 10; COMB Node = 'Divisor_frequencia:Divisor_de_frequência\|count2\[9\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.778 ns" { Divisor_frequencia:Divisor_de_frequência|Equal1~0DUPLICATE Divisor_frequencia:Divisor_de_frequência|count2[9]~0 } "NODE_NAME" } } { "divisor_frequencia.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/divisor_frequencia.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.521 ns) + CELL(0.746 ns) 3.175 ns Divisor_frequencia:Divisor_de_frequência\|count2\[4\] 4 REG LCFF_X19_Y23_N9 3 " "Info: 4: + IC(0.521 ns) + CELL(0.746 ns) = 3.175 ns; Loc. = LCFF_X19_Y23_N9; Fanout = 3; REG Node = 'Divisor_frequencia:Divisor_de_frequência\|count2\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.267 ns" { Divisor_frequencia:Divisor_de_frequência|count2[9]~0 Divisor_frequencia:Divisor_de_frequência|count2[4] } "NODE_NAME" } } { "divisor_frequencia.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/divisor_frequencia.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.177 ns ( 37.07 % ) " "Info: Total cell delay = 1.177 ns ( 37.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.998 ns ( 62.93 % ) " "Info: Total interconnect delay = 1.998 ns ( 62.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.175 ns" { Divisor_frequencia:Divisor_de_frequência|count1[9] Divisor_frequencia:Divisor_de_frequência|Equal1~0DUPLICATE Divisor_frequencia:Divisor_de_frequência|count2[9]~0 Divisor_frequencia:Divisor_de_frequência|count2[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.175 ns" { Divisor_frequencia:Divisor_de_frequência|count1[9] {} Divisor_frequencia:Divisor_de_frequência|Equal1~0DUPLICATE {} Divisor_frequencia:Divisor_de_frequência|count2[9]~0 {} Divisor_frequencia:Divisor_de_frequência|count2[4] {} } { 0.000ns 0.752ns 0.725ns 0.521ns } { 0.000ns 0.378ns 0.053ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.003 ns - Smallest " "Info: - Smallest clock skew is -0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.471 ns + Shortest register " "Info: + Shortest clock path from clock \"Clock\" to destination register is 2.471 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clock 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'Clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Bomba.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/Bomba.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns Clock~clkctrl 2 COMB CLKCTRL_G3 40 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 40; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "Bomba.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/Bomba.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.656 ns) + CELL(0.618 ns) 2.471 ns Divisor_frequencia:Divisor_de_frequência\|count2\[4\] 3 REG LCFF_X19_Y23_N9 3 " "Info: 3: + IC(0.656 ns) + CELL(0.618 ns) = 2.471 ns; Loc. = LCFF_X19_Y23_N9; Fanout = 3; REG Node = 'Divisor_frequencia:Divisor_de_frequência\|count2\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { Clock~clkctrl Divisor_frequencia:Divisor_de_frequência|count2[4] } "NODE_NAME" } } { "divisor_frequencia.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/divisor_frequencia.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.57 % ) " "Info: Total cell delay = 1.472 ns ( 59.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.999 ns ( 40.43 % ) " "Info: Total interconnect delay = 0.999 ns ( 40.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.471 ns" { Clock Clock~clkctrl Divisor_frequencia:Divisor_de_frequência|count2[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.471 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Divisor_frequencia:Divisor_de_frequência|count2[4] {} } { 0.000ns 0.000ns 0.343ns 0.656ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.474 ns - Longest register " "Info: - Longest clock path from clock \"Clock\" to source register is 2.474 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clock 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'Clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Bomba.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/Bomba.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns Clock~clkctrl 2 COMB CLKCTRL_G3 40 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 40; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "Bomba.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/Bomba.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.618 ns) 2.474 ns Divisor_frequencia:Divisor_de_frequência\|count1\[9\] 3 REG LCFF_X17_Y24_N19 3 " "Info: 3: + IC(0.659 ns) + CELL(0.618 ns) = 2.474 ns; Loc. = LCFF_X17_Y24_N19; Fanout = 3; REG Node = 'Divisor_frequencia:Divisor_de_frequência\|count1\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { Clock~clkctrl Divisor_frequencia:Divisor_de_frequência|count1[9] } "NODE_NAME" } } { "divisor_frequencia.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/divisor_frequencia.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.50 % ) " "Info: Total cell delay = 1.472 ns ( 59.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.002 ns ( 40.50 % ) " "Info: Total interconnect delay = 1.002 ns ( 40.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { Clock Clock~clkctrl Divisor_frequencia:Divisor_de_frequência|count1[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Divisor_frequencia:Divisor_de_frequência|count1[9] {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.471 ns" { Clock Clock~clkctrl Divisor_frequencia:Divisor_de_frequência|count2[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.471 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Divisor_frequencia:Divisor_de_frequência|count2[4] {} } { 0.000ns 0.000ns 0.343ns 0.656ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { Clock Clock~clkctrl Divisor_frequencia:Divisor_de_frequência|count1[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Divisor_frequencia:Divisor_de_frequência|count1[9] {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "divisor_frequencia.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/divisor_frequencia.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "divisor_frequencia.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/divisor_frequencia.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.175 ns" { Divisor_frequencia:Divisor_de_frequência|count1[9] Divisor_frequencia:Divisor_de_frequência|Equal1~0DUPLICATE Divisor_frequencia:Divisor_de_frequência|count2[9]~0 Divisor_frequencia:Divisor_de_frequência|count2[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.175 ns" { Divisor_frequencia:Divisor_de_frequência|count1[9] {} Divisor_frequencia:Divisor_de_frequência|Equal1~0DUPLICATE {} Divisor_frequencia:Divisor_de_frequência|count2[9]~0 {} Divisor_frequencia:Divisor_de_frequência|count2[4] {} } { 0.000ns 0.752ns 0.725ns 0.521ns } { 0.000ns 0.378ns 0.053ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.471 ns" { Clock Clock~clkctrl Divisor_frequencia:Divisor_de_frequência|count2[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.471 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Divisor_frequencia:Divisor_de_frequência|count2[4] {} } { 0.000ns 0.000ns 0.343ns 0.656ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { Clock Clock~clkctrl Divisor_frequencia:Divisor_de_frequência|count1[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Divisor_frequencia:Divisor_de_frequência|count1[9] {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "Start register register contador:Cont_reg\|flip_flop_D:Contador_1\|q_not contador:Cont_reg\|flip_flop_D:Contador_1\|q 500.0 MHz Internal " "Info: Clock \"Start\" Internal fmax is restricted to 500.0 MHz between source register \"contador:Cont_reg\|flip_flop_D:Contador_1\|q_not\" and destination register \"contador:Cont_reg\|flip_flop_D:Contador_1\|q\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.576 ns + Longest register register " "Info: + Longest register to register delay is 0.576 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns contador:Cont_reg\|flip_flop_D:Contador_1\|q_not 1 REG LCFF_X22_Y23_N29 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y23_N29; Fanout = 4; REG Node = 'contador:Cont_reg\|flip_flop_D:Contador_1\|q_not'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { contador:Cont_reg|flip_flop_D:Contador_1|q_not } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.053 ns) 0.421 ns contador:Cont_reg\|flip_flop_D:Contador_1\|q~0 2 COMB LCCOMB_X22_Y23_N26 1 " "Info: 2: + IC(0.368 ns) + CELL(0.053 ns) = 0.421 ns; Loc. = LCCOMB_X22_Y23_N26; Fanout = 1; COMB Node = 'contador:Cont_reg\|flip_flop_D:Contador_1\|q~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.421 ns" { contador:Cont_reg|flip_flop_D:Contador_1|q_not contador:Cont_reg|flip_flop_D:Contador_1|q~0 } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.576 ns contador:Cont_reg\|flip_flop_D:Contador_1\|q 3 REG LCFF_X22_Y23_N27 7 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.576 ns; Loc. = LCFF_X22_Y23_N27; Fanout = 7; REG Node = 'contador:Cont_reg\|flip_flop_D:Contador_1\|q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { contador:Cont_reg|flip_flop_D:Contador_1|q~0 contador:Cont_reg|flip_flop_D:Contador_1|q } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.208 ns ( 36.11 % ) " "Info: Total cell delay = 0.208 ns ( 36.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.368 ns ( 63.89 % ) " "Info: Total interconnect delay = 0.368 ns ( 63.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.576 ns" { contador:Cont_reg|flip_flop_D:Contador_1|q_not contador:Cont_reg|flip_flop_D:Contador_1|q~0 contador:Cont_reg|flip_flop_D:Contador_1|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.576 ns" { contador:Cont_reg|flip_flop_D:Contador_1|q_not {} contador:Cont_reg|flip_flop_D:Contador_1|q~0 {} contador:Cont_reg|flip_flop_D:Contador_1|q {} } { 0.000ns 0.368ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Start destination 2.576 ns + Shortest register " "Info: + Shortest clock path from clock \"Start\" to destination register is 2.576 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns Start 1 CLK PIN_B12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B12; Fanout = 1; CLK Node = 'Start'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Start } "NODE_NAME" } } { "Bomba.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/Bomba.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.884 ns) + CELL(0.053 ns) 1.746 ns ativa_clock 2 COMB LCCOMB_X22_Y23_N24 2 " "Info: 2: + IC(0.884 ns) + CELL(0.053 ns) = 1.746 ns; Loc. = LCCOMB_X22_Y23_N24; Fanout = 2; COMB Node = 'ativa_clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.937 ns" { Start ativa_clock } "NODE_NAME" } } { "Bomba.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/Bomba.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.618 ns) 2.576 ns contador:Cont_reg\|flip_flop_D:Contador_1\|q 3 REG LCFF_X22_Y23_N27 7 " "Info: 3: + IC(0.212 ns) + CELL(0.618 ns) = 2.576 ns; Loc. = LCFF_X22_Y23_N27; Fanout = 7; REG Node = 'contador:Cont_reg\|flip_flop_D:Contador_1\|q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { ativa_clock contador:Cont_reg|flip_flop_D:Contador_1|q } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.480 ns ( 57.45 % ) " "Info: Total cell delay = 1.480 ns ( 57.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.096 ns ( 42.55 % ) " "Info: Total interconnect delay = 1.096 ns ( 42.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.576 ns" { Start ativa_clock contador:Cont_reg|flip_flop_D:Contador_1|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.576 ns" { Start {} Start~combout {} ativa_clock {} contador:Cont_reg|flip_flop_D:Contador_1|q {} } { 0.000ns 0.000ns 0.884ns 0.212ns } { 0.000ns 0.809ns 0.053ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Start source 2.576 ns - Longest register " "Info: - Longest clock path from clock \"Start\" to source register is 2.576 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns Start 1 CLK PIN_B12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B12; Fanout = 1; CLK Node = 'Start'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Start } "NODE_NAME" } } { "Bomba.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/Bomba.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.884 ns) + CELL(0.053 ns) 1.746 ns ativa_clock 2 COMB LCCOMB_X22_Y23_N24 2 " "Info: 2: + IC(0.884 ns) + CELL(0.053 ns) = 1.746 ns; Loc. = LCCOMB_X22_Y23_N24; Fanout = 2; COMB Node = 'ativa_clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.937 ns" { Start ativa_clock } "NODE_NAME" } } { "Bomba.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/Bomba.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.618 ns) 2.576 ns contador:Cont_reg\|flip_flop_D:Contador_1\|q_not 3 REG LCFF_X22_Y23_N29 4 " "Info: 3: + IC(0.212 ns) + CELL(0.618 ns) = 2.576 ns; Loc. = LCFF_X22_Y23_N29; Fanout = 4; REG Node = 'contador:Cont_reg\|flip_flop_D:Contador_1\|q_not'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { ativa_clock contador:Cont_reg|flip_flop_D:Contador_1|q_not } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.480 ns ( 57.45 % ) " "Info: Total cell delay = 1.480 ns ( 57.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.096 ns ( 42.55 % ) " "Info: Total interconnect delay = 1.096 ns ( 42.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.576 ns" { Start ativa_clock contador:Cont_reg|flip_flop_D:Contador_1|q_not } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.576 ns" { Start {} Start~combout {} ativa_clock {} contador:Cont_reg|flip_flop_D:Contador_1|q_not {} } { 0.000ns 0.000ns 0.884ns 0.212ns } { 0.000ns 0.809ns 0.053ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.576 ns" { Start ativa_clock contador:Cont_reg|flip_flop_D:Contador_1|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.576 ns" { Start {} Start~combout {} ativa_clock {} contador:Cont_reg|flip_flop_D:Contador_1|q {} } { 0.000ns 0.000ns 0.884ns 0.212ns } { 0.000ns 0.809ns 0.053ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.576 ns" { Start ativa_clock contador:Cont_reg|flip_flop_D:Contador_1|q_not } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.576 ns" { Start {} Start~combout {} ativa_clock {} contador:Cont_reg|flip_flop_D:Contador_1|q_not {} } { 0.000ns 0.000ns 0.884ns 0.212ns } { 0.000ns 0.809ns 0.053ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.576 ns" { contador:Cont_reg|flip_flop_D:Contador_1|q_not contador:Cont_reg|flip_flop_D:Contador_1|q~0 contador:Cont_reg|flip_flop_D:Contador_1|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.576 ns" { contador:Cont_reg|flip_flop_D:Contador_1|q_not {} contador:Cont_reg|flip_flop_D:Contador_1|q~0 {} contador:Cont_reg|flip_flop_D:Contador_1|q {} } { 0.000ns 0.368ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.576 ns" { Start ativa_clock contador:Cont_reg|flip_flop_D:Contador_1|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.576 ns" { Start {} Start~combout {} ativa_clock {} contador:Cont_reg|flip_flop_D:Contador_1|q {} } { 0.000ns 0.000ns 0.884ns 0.212ns } { 0.000ns 0.809ns 0.053ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.576 ns" { Start ativa_clock contador:Cont_reg|flip_flop_D:Contador_1|q_not } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.576 ns" { Start {} Start~combout {} ativa_clock {} contador:Cont_reg|flip_flop_D:Contador_1|q_not {} } { 0.000ns 0.000ns 0.884ns 0.212ns } { 0.000ns 0.809ns 0.053ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { contador:Cont_reg|flip_flop_D:Contador_1|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { contador:Cont_reg|flip_flop_D:Contador_1|q {} } {  } {  } "" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "Clock 2 " "Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock \"Clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "contador:Cont_reg\|flip_flop_D:Contador_2\|q_not contador:Cont_reg\|flip_flop_D:Contador_2\|q Clock 5.228 ns " "Info: Found hold time violation between source  pin or register \"contador:Cont_reg\|flip_flop_D:Contador_2\|q_not\" and destination pin or register \"contador:Cont_reg\|flip_flop_D:Contador_2\|q\" for clock \"Clock\" (Hold time is 5.228 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.681 ns + Largest " "Info: + Largest clock skew is 5.681 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 12.040 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to destination register is 12.040 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clock 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'Clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Bomba.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/Bomba.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(0.712 ns) 3.466 ns Divisor_frequencia:Divisor_de_frequência\|D 2 REG LCFF_X17_Y24_N25 2 " "Info: 2: + IC(1.900 ns) + CELL(0.712 ns) = 3.466 ns; Loc. = LCFF_X17_Y24_N25; Fanout = 2; REG Node = 'Divisor_frequencia:Divisor_de_frequência\|D'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { Clock Divisor_frequencia:Divisor_de_frequência|D } "NODE_NAME" } } { "divisor_frequencia.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/divisor_frequencia.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.803 ns) + CELL(0.228 ns) 4.497 ns ativa_clock 3 COMB LCCOMB_X22_Y23_N24 2 " "Info: 3: + IC(0.803 ns) + CELL(0.228 ns) = 4.497 ns; Loc. = LCCOMB_X22_Y23_N24; Fanout = 2; COMB Node = 'ativa_clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.031 ns" { Divisor_frequencia:Divisor_de_frequência|D ativa_clock } "NODE_NAME" } } { "Bomba.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/Bomba.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.712 ns) 5.421 ns contador:Cont_reg\|flip_flop_D:Contador_1\|q_not 4 REG LCFF_X22_Y23_N29 4 " "Info: 4: + IC(0.212 ns) + CELL(0.712 ns) = 5.421 ns; Loc. = LCFF_X22_Y23_N29; Fanout = 4; REG Node = 'contador:Cont_reg\|flip_flop_D:Contador_1\|q_not'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.924 ns" { ativa_clock contador:Cont_reg|flip_flop_D:Contador_1|q_not } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.001 ns) + CELL(0.618 ns) 12.040 ns contador:Cont_reg\|flip_flop_D:Contador_2\|q 5 REG LCFF_X22_Y23_N31 13 " "Info: 5: + IC(6.001 ns) + CELL(0.618 ns) = 12.040 ns; Loc. = LCFF_X22_Y23_N31; Fanout = 13; REG Node = 'contador:Cont_reg\|flip_flop_D:Contador_2\|q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.619 ns" { contador:Cont_reg|flip_flop_D:Contador_1|q_not contador:Cont_reg|flip_flop_D:Contador_2|q } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.124 ns ( 25.95 % ) " "Info: Total cell delay = 3.124 ns ( 25.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.916 ns ( 74.05 % ) " "Info: Total interconnect delay = 8.916 ns ( 74.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.040 ns" { Clock Divisor_frequencia:Divisor_de_frequência|D ativa_clock contador:Cont_reg|flip_flop_D:Contador_1|q_not contador:Cont_reg|flip_flop_D:Contador_2|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.040 ns" { Clock {} Clock~combout {} Divisor_frequencia:Divisor_de_frequência|D {} ativa_clock {} contador:Cont_reg|flip_flop_D:Contador_1|q_not {} contador:Cont_reg|flip_flop_D:Contador_2|q {} } { 0.000ns 0.000ns 1.900ns 0.803ns 0.212ns 6.001ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.712ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 6.359 ns - Shortest register " "Info: - Shortest clock path from clock \"Clock\" to source register is 6.359 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clock 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'Clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Bomba.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/Bomba.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(0.712 ns) 3.466 ns Divisor_frequencia:Divisor_de_frequência\|D 2 REG LCFF_X17_Y24_N25 2 " "Info: 2: + IC(1.900 ns) + CELL(0.712 ns) = 3.466 ns; Loc. = LCFF_X17_Y24_N25; Fanout = 2; REG Node = 'Divisor_frequencia:Divisor_de_frequência\|D'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { Clock Divisor_frequencia:Divisor_de_frequência|D } "NODE_NAME" } } { "divisor_frequencia.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/divisor_frequencia.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.803 ns) + CELL(0.228 ns) 4.497 ns ativa_clock 3 COMB LCCOMB_X22_Y23_N24 2 " "Info: 3: + IC(0.803 ns) + CELL(0.228 ns) = 4.497 ns; Loc. = LCCOMB_X22_Y23_N24; Fanout = 2; COMB Node = 'ativa_clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.031 ns" { Divisor_frequencia:Divisor_de_frequência|D ativa_clock } "NODE_NAME" } } { "Bomba.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/Bomba.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.712 ns) 5.421 ns contador:Cont_reg\|flip_flop_D:Contador_1\|q_not 4 REG LCFF_X22_Y23_N29 4 " "Info: 4: + IC(0.212 ns) + CELL(0.712 ns) = 5.421 ns; Loc. = LCFF_X22_Y23_N29; Fanout = 4; REG Node = 'contador:Cont_reg\|flip_flop_D:Contador_1\|q_not'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.924 ns" { ativa_clock contador:Cont_reg|flip_flop_D:Contador_1|q_not } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.618 ns) 6.359 ns contador:Cont_reg\|flip_flop_D:Contador_2\|q_not 5 REG LCFF_X21_Y23_N29 4 " "Info: 5: + IC(0.320 ns) + CELL(0.618 ns) = 6.359 ns; Loc. = LCFF_X21_Y23_N29; Fanout = 4; REG Node = 'contador:Cont_reg\|flip_flop_D:Contador_2\|q_not'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.938 ns" { contador:Cont_reg|flip_flop_D:Contador_1|q_not contador:Cont_reg|flip_flop_D:Contador_2|q_not } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.124 ns ( 49.13 % ) " "Info: Total cell delay = 3.124 ns ( 49.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.235 ns ( 50.87 % ) " "Info: Total interconnect delay = 3.235 ns ( 50.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.359 ns" { Clock Divisor_frequencia:Divisor_de_frequência|D ativa_clock contador:Cont_reg|flip_flop_D:Contador_1|q_not contador:Cont_reg|flip_flop_D:Contador_2|q_not } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.359 ns" { Clock {} Clock~combout {} Divisor_frequencia:Divisor_de_frequência|D {} ativa_clock {} contador:Cont_reg|flip_flop_D:Contador_1|q_not {} contador:Cont_reg|flip_flop_D:Contador_2|q_not {} } { 0.000ns 0.000ns 1.900ns 0.803ns 0.212ns 0.320ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.712ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.040 ns" { Clock Divisor_frequencia:Divisor_de_frequência|D ativa_clock contador:Cont_reg|flip_flop_D:Contador_1|q_not contador:Cont_reg|flip_flop_D:Contador_2|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.040 ns" { Clock {} Clock~combout {} Divisor_frequencia:Divisor_de_frequência|D {} ativa_clock {} contador:Cont_reg|flip_flop_D:Contador_1|q_not {} contador:Cont_reg|flip_flop_D:Contador_2|q {} } { 0.000ns 0.000ns 1.900ns 0.803ns 0.212ns 6.001ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.712ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.359 ns" { Clock Divisor_frequencia:Divisor_de_frequência|D ativa_clock contador:Cont_reg|flip_flop_D:Contador_1|q_not contador:Cont_reg|flip_flop_D:Contador_2|q_not } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.359 ns" { Clock {} Clock~combout {} Divisor_frequencia:Divisor_de_frequência|D {} ativa_clock {} contador:Cont_reg|flip_flop_D:Contador_1|q_not {} contador:Cont_reg|flip_flop_D:Contador_2|q_not {} } { 0.000ns 0.000ns 1.900ns 0.803ns 0.212ns 0.320ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.712ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.508 ns - Shortest register register " "Info: - Shortest register to register delay is 0.508 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns contador:Cont_reg\|flip_flop_D:Contador_2\|q_not 1 REG LCFF_X21_Y23_N29 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y23_N29; Fanout = 4; REG Node = 'contador:Cont_reg\|flip_flop_D:Contador_2\|q_not'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { contador:Cont_reg|flip_flop_D:Contador_2|q_not } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.053 ns) 0.353 ns contador:Cont_reg\|flip_flop_D:Contador_2\|q~0 2 COMB LCCOMB_X22_Y23_N30 1 " "Info: 2: + IC(0.300 ns) + CELL(0.053 ns) = 0.353 ns; Loc. = LCCOMB_X22_Y23_N30; Fanout = 1; COMB Node = 'contador:Cont_reg\|flip_flop_D:Contador_2\|q~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.353 ns" { contador:Cont_reg|flip_flop_D:Contador_2|q_not contador:Cont_reg|flip_flop_D:Contador_2|q~0 } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.508 ns contador:Cont_reg\|flip_flop_D:Contador_2\|q 3 REG LCFF_X22_Y23_N31 13 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.508 ns; Loc. = LCFF_X22_Y23_N31; Fanout = 13; REG Node = 'contador:Cont_reg\|flip_flop_D:Contador_2\|q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { contador:Cont_reg|flip_flop_D:Contador_2|q~0 contador:Cont_reg|flip_flop_D:Contador_2|q } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.208 ns ( 40.94 % ) " "Info: Total cell delay = 0.208 ns ( 40.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.300 ns ( 59.06 % ) " "Info: Total interconnect delay = 0.300 ns ( 59.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.508 ns" { contador:Cont_reg|flip_flop_D:Contador_2|q_not contador:Cont_reg|flip_flop_D:Contador_2|q~0 contador:Cont_reg|flip_flop_D:Contador_2|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.508 ns" { contador:Cont_reg|flip_flop_D:Contador_2|q_not {} contador:Cont_reg|flip_flop_D:Contador_2|q~0 {} contador:Cont_reg|flip_flop_D:Contador_2|q {} } { 0.000ns 0.300ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.040 ns" { Clock Divisor_frequencia:Divisor_de_frequência|D ativa_clock contador:Cont_reg|flip_flop_D:Contador_1|q_not contador:Cont_reg|flip_flop_D:Contador_2|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.040 ns" { Clock {} Clock~combout {} Divisor_frequencia:Divisor_de_frequência|D {} ativa_clock {} contador:Cont_reg|flip_flop_D:Contador_1|q_not {} contador:Cont_reg|flip_flop_D:Contador_2|q {} } { 0.000ns 0.000ns 1.900ns 0.803ns 0.212ns 6.001ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.712ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.359 ns" { Clock Divisor_frequencia:Divisor_de_frequência|D ativa_clock contador:Cont_reg|flip_flop_D:Contador_1|q_not contador:Cont_reg|flip_flop_D:Contador_2|q_not } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.359 ns" { Clock {} Clock~combout {} Divisor_frequencia:Divisor_de_frequência|D {} ativa_clock {} contador:Cont_reg|flip_flop_D:Contador_1|q_not {} contador:Cont_reg|flip_flop_D:Contador_2|q_not {} } { 0.000ns 0.000ns 1.900ns 0.803ns 0.212ns 0.320ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.712ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.508 ns" { contador:Cont_reg|flip_flop_D:Contador_2|q_not contador:Cont_reg|flip_flop_D:Contador_2|q~0 contador:Cont_reg|flip_flop_D:Contador_2|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.508 ns" { contador:Cont_reg|flip_flop_D:Contador_2|q_not {} contador:Cont_reg|flip_flop_D:Contador_2|q~0 {} contador:Cont_reg|flip_flop_D:Contador_2|q {} } { 0.000ns 0.300ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "Start 2 " "Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock \"Start\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "contador:Cont_reg\|flip_flop_D:Contador_2\|q_not contador:Cont_reg\|flip_flop_D:Contador_2\|q Start 5.228 ns " "Info: Found hold time violation between source  pin or register \"contador:Cont_reg\|flip_flop_D:Contador_2\|q_not\" and destination pin or register \"contador:Cont_reg\|flip_flop_D:Contador_2\|q\" for clock \"Start\" (Hold time is 5.228 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.681 ns + Largest " "Info: + Largest clock skew is 5.681 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Start destination 9.289 ns + Longest register " "Info: + Longest clock path from clock \"Start\" to destination register is 9.289 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns Start 1 CLK PIN_B12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B12; Fanout = 1; CLK Node = 'Start'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Start } "NODE_NAME" } } { "Bomba.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/Bomba.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.884 ns) + CELL(0.053 ns) 1.746 ns ativa_clock 2 COMB LCCOMB_X22_Y23_N24 2 " "Info: 2: + IC(0.884 ns) + CELL(0.053 ns) = 1.746 ns; Loc. = LCCOMB_X22_Y23_N24; Fanout = 2; COMB Node = 'ativa_clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.937 ns" { Start ativa_clock } "NODE_NAME" } } { "Bomba.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/Bomba.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.712 ns) 2.670 ns contador:Cont_reg\|flip_flop_D:Contador_1\|q_not 3 REG LCFF_X22_Y23_N29 4 " "Info: 3: + IC(0.212 ns) + CELL(0.712 ns) = 2.670 ns; Loc. = LCFF_X22_Y23_N29; Fanout = 4; REG Node = 'contador:Cont_reg\|flip_flop_D:Contador_1\|q_not'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.924 ns" { ativa_clock contador:Cont_reg|flip_flop_D:Contador_1|q_not } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.001 ns) + CELL(0.618 ns) 9.289 ns contador:Cont_reg\|flip_flop_D:Contador_2\|q 4 REG LCFF_X22_Y23_N31 13 " "Info: 4: + IC(6.001 ns) + CELL(0.618 ns) = 9.289 ns; Loc. = LCFF_X22_Y23_N31; Fanout = 13; REG Node = 'contador:Cont_reg\|flip_flop_D:Contador_2\|q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.619 ns" { contador:Cont_reg|flip_flop_D:Contador_1|q_not contador:Cont_reg|flip_flop_D:Contador_2|q } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.192 ns ( 23.60 % ) " "Info: Total cell delay = 2.192 ns ( 23.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.097 ns ( 76.40 % ) " "Info: Total interconnect delay = 7.097 ns ( 76.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.289 ns" { Start ativa_clock contador:Cont_reg|flip_flop_D:Contador_1|q_not contador:Cont_reg|flip_flop_D:Contador_2|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.289 ns" { Start {} Start~combout {} ativa_clock {} contador:Cont_reg|flip_flop_D:Contador_1|q_not {} contador:Cont_reg|flip_flop_D:Contador_2|q {} } { 0.000ns 0.000ns 0.884ns 0.212ns 6.001ns } { 0.000ns 0.809ns 0.053ns 0.712ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Start source 3.608 ns - Shortest register " "Info: - Shortest clock path from clock \"Start\" to source register is 3.608 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns Start 1 CLK PIN_B12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B12; Fanout = 1; CLK Node = 'Start'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Start } "NODE_NAME" } } { "Bomba.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/Bomba.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.884 ns) + CELL(0.053 ns) 1.746 ns ativa_clock 2 COMB LCCOMB_X22_Y23_N24 2 " "Info: 2: + IC(0.884 ns) + CELL(0.053 ns) = 1.746 ns; Loc. = LCCOMB_X22_Y23_N24; Fanout = 2; COMB Node = 'ativa_clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.937 ns" { Start ativa_clock } "NODE_NAME" } } { "Bomba.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/Bomba.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.712 ns) 2.670 ns contador:Cont_reg\|flip_flop_D:Contador_1\|q_not 3 REG LCFF_X22_Y23_N29 4 " "Info: 3: + IC(0.212 ns) + CELL(0.712 ns) = 2.670 ns; Loc. = LCFF_X22_Y23_N29; Fanout = 4; REG Node = 'contador:Cont_reg\|flip_flop_D:Contador_1\|q_not'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.924 ns" { ativa_clock contador:Cont_reg|flip_flop_D:Contador_1|q_not } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.618 ns) 3.608 ns contador:Cont_reg\|flip_flop_D:Contador_2\|q_not 4 REG LCFF_X21_Y23_N29 4 " "Info: 4: + IC(0.320 ns) + CELL(0.618 ns) = 3.608 ns; Loc. = LCFF_X21_Y23_N29; Fanout = 4; REG Node = 'contador:Cont_reg\|flip_flop_D:Contador_2\|q_not'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.938 ns" { contador:Cont_reg|flip_flop_D:Contador_1|q_not contador:Cont_reg|flip_flop_D:Contador_2|q_not } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.192 ns ( 60.75 % ) " "Info: Total cell delay = 2.192 ns ( 60.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.416 ns ( 39.25 % ) " "Info: Total interconnect delay = 1.416 ns ( 39.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.608 ns" { Start ativa_clock contador:Cont_reg|flip_flop_D:Contador_1|q_not contador:Cont_reg|flip_flop_D:Contador_2|q_not } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.608 ns" { Start {} Start~combout {} ativa_clock {} contador:Cont_reg|flip_flop_D:Contador_1|q_not {} contador:Cont_reg|flip_flop_D:Contador_2|q_not {} } { 0.000ns 0.000ns 0.884ns 0.212ns 0.320ns } { 0.000ns 0.809ns 0.053ns 0.712ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.289 ns" { Start ativa_clock contador:Cont_reg|flip_flop_D:Contador_1|q_not contador:Cont_reg|flip_flop_D:Contador_2|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.289 ns" { Start {} Start~combout {} ativa_clock {} contador:Cont_reg|flip_flop_D:Contador_1|q_not {} contador:Cont_reg|flip_flop_D:Contador_2|q {} } { 0.000ns 0.000ns 0.884ns 0.212ns 6.001ns } { 0.000ns 0.809ns 0.053ns 0.712ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.608 ns" { Start ativa_clock contador:Cont_reg|flip_flop_D:Contador_1|q_not contador:Cont_reg|flip_flop_D:Contador_2|q_not } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.608 ns" { Start {} Start~combout {} ativa_clock {} contador:Cont_reg|flip_flop_D:Contador_1|q_not {} contador:Cont_reg|flip_flop_D:Contador_2|q_not {} } { 0.000ns 0.000ns 0.884ns 0.212ns 0.320ns } { 0.000ns 0.809ns 0.053ns 0.712ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.508 ns - Shortest register register " "Info: - Shortest register to register delay is 0.508 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns contador:Cont_reg\|flip_flop_D:Contador_2\|q_not 1 REG LCFF_X21_Y23_N29 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y23_N29; Fanout = 4; REG Node = 'contador:Cont_reg\|flip_flop_D:Contador_2\|q_not'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { contador:Cont_reg|flip_flop_D:Contador_2|q_not } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.053 ns) 0.353 ns contador:Cont_reg\|flip_flop_D:Contador_2\|q~0 2 COMB LCCOMB_X22_Y23_N30 1 " "Info: 2: + IC(0.300 ns) + CELL(0.053 ns) = 0.353 ns; Loc. = LCCOMB_X22_Y23_N30; Fanout = 1; COMB Node = 'contador:Cont_reg\|flip_flop_D:Contador_2\|q~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.353 ns" { contador:Cont_reg|flip_flop_D:Contador_2|q_not contador:Cont_reg|flip_flop_D:Contador_2|q~0 } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.508 ns contador:Cont_reg\|flip_flop_D:Contador_2\|q 3 REG LCFF_X22_Y23_N31 13 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.508 ns; Loc. = LCFF_X22_Y23_N31; Fanout = 13; REG Node = 'contador:Cont_reg\|flip_flop_D:Contador_2\|q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { contador:Cont_reg|flip_flop_D:Contador_2|q~0 contador:Cont_reg|flip_flop_D:Contador_2|q } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.208 ns ( 40.94 % ) " "Info: Total cell delay = 0.208 ns ( 40.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.300 ns ( 59.06 % ) " "Info: Total interconnect delay = 0.300 ns ( 59.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.508 ns" { contador:Cont_reg|flip_flop_D:Contador_2|q_not contador:Cont_reg|flip_flop_D:Contador_2|q~0 contador:Cont_reg|flip_flop_D:Contador_2|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.508 ns" { contador:Cont_reg|flip_flop_D:Contador_2|q_not {} contador:Cont_reg|flip_flop_D:Contador_2|q~0 {} contador:Cont_reg|flip_flop_D:Contador_2|q {} } { 0.000ns 0.300ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.289 ns" { Start ativa_clock contador:Cont_reg|flip_flop_D:Contador_1|q_not contador:Cont_reg|flip_flop_D:Contador_2|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.289 ns" { Start {} Start~combout {} ativa_clock {} contador:Cont_reg|flip_flop_D:Contador_1|q_not {} contador:Cont_reg|flip_flop_D:Contador_2|q {} } { 0.000ns 0.000ns 0.884ns 0.212ns 6.001ns } { 0.000ns 0.809ns 0.053ns 0.712ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.608 ns" { Start ativa_clock contador:Cont_reg|flip_flop_D:Contador_1|q_not contador:Cont_reg|flip_flop_D:Contador_2|q_not } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.608 ns" { Start {} Start~combout {} ativa_clock {} contador:Cont_reg|flip_flop_D:Contador_1|q_not {} contador:Cont_reg|flip_flop_D:Contador_2|q_not {} } { 0.000ns 0.000ns 0.884ns 0.212ns 0.320ns } { 0.000ns 0.809ns 0.053ns 0.712ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.508 ns" { contador:Cont_reg|flip_flop_D:Contador_2|q_not contador:Cont_reg|flip_flop_D:Contador_2|q~0 contador:Cont_reg|flip_flop_D:Contador_2|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.508 ns" { contador:Cont_reg|flip_flop_D:Contador_2|q_not {} contador:Cont_reg|flip_flop_D:Contador_2|q~0 {} contador:Cont_reg|flip_flop_D:Contador_2|q {} } { 0.000ns 0.300ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "contador:Cont_reg\|flip_flop_D:Contador_1\|q_not Clear Start 3.810 ns register " "Info: tsu for register \"contador:Cont_reg\|flip_flop_D:Contador_1\|q_not\" (data pin = \"Clear\", clock pin = \"Start\") is 3.810 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.296 ns + Longest pin register " "Info: + Longest pin to register delay is 6.296 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns Clear 1 PIN PIN_M21 7 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 7; PIN Node = 'Clear'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clear } "NODE_NAME" } } { "Bomba.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/Bomba.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.686 ns) + CELL(0.746 ns) 6.296 ns contador:Cont_reg\|flip_flop_D:Contador_1\|q_not 2 REG LCFF_X22_Y23_N29 4 " "Info: 2: + IC(4.686 ns) + CELL(0.746 ns) = 6.296 ns; Loc. = LCFF_X22_Y23_N29; Fanout = 4; REG Node = 'contador:Cont_reg\|flip_flop_D:Contador_1\|q_not'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.432 ns" { Clear contador:Cont_reg|flip_flop_D:Contador_1|q_not } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.610 ns ( 25.57 % ) " "Info: Total cell delay = 1.610 ns ( 25.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.686 ns ( 74.43 % ) " "Info: Total interconnect delay = 4.686 ns ( 74.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.296 ns" { Clear contador:Cont_reg|flip_flop_D:Contador_1|q_not } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.296 ns" { Clear {} Clear~combout {} contador:Cont_reg|flip_flop_D:Contador_1|q_not {} } { 0.000ns 0.000ns 4.686ns } { 0.000ns 0.864ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Start destination 2.576 ns - Shortest register " "Info: - Shortest clock path from clock \"Start\" to destination register is 2.576 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns Start 1 CLK PIN_B12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B12; Fanout = 1; CLK Node = 'Start'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Start } "NODE_NAME" } } { "Bomba.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/Bomba.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.884 ns) + CELL(0.053 ns) 1.746 ns ativa_clock 2 COMB LCCOMB_X22_Y23_N24 2 " "Info: 2: + IC(0.884 ns) + CELL(0.053 ns) = 1.746 ns; Loc. = LCCOMB_X22_Y23_N24; Fanout = 2; COMB Node = 'ativa_clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.937 ns" { Start ativa_clock } "NODE_NAME" } } { "Bomba.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/Bomba.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.618 ns) 2.576 ns contador:Cont_reg\|flip_flop_D:Contador_1\|q_not 3 REG LCFF_X22_Y23_N29 4 " "Info: 3: + IC(0.212 ns) + CELL(0.618 ns) = 2.576 ns; Loc. = LCFF_X22_Y23_N29; Fanout = 4; REG Node = 'contador:Cont_reg\|flip_flop_D:Contador_1\|q_not'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { ativa_clock contador:Cont_reg|flip_flop_D:Contador_1|q_not } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.480 ns ( 57.45 % ) " "Info: Total cell delay = 1.480 ns ( 57.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.096 ns ( 42.55 % ) " "Info: Total interconnect delay = 1.096 ns ( 42.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.576 ns" { Start ativa_clock contador:Cont_reg|flip_flop_D:Contador_1|q_not } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.576 ns" { Start {} Start~combout {} ativa_clock {} contador:Cont_reg|flip_flop_D:Contador_1|q_not {} } { 0.000ns 0.000ns 0.884ns 0.212ns } { 0.000ns 0.809ns 0.053ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.296 ns" { Clear contador:Cont_reg|flip_flop_D:Contador_1|q_not } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.296 ns" { Clear {} Clear~combout {} contador:Cont_reg|flip_flop_D:Contador_1|q_not {} } { 0.000ns 0.000ns 4.686ns } { 0.000ns 0.864ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.576 ns" { Start ativa_clock contador:Cont_reg|flip_flop_D:Contador_1|q_not } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.576 ns" { Start {} Start~combout {} ativa_clock {} contador:Cont_reg|flip_flop_D:Contador_1|q_not {} } { 0.000ns 0.000ns 0.884ns 0.212ns } { 0.000ns 0.809ns 0.053ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock saida_display\[5\] contador:Cont_reg\|flip_flop_D:Contador_6\|q 18.993 ns register " "Info: tco from clock \"Clock\" to destination pin \"saida_display\[5\]\" through register \"contador:Cont_reg\|flip_flop_D:Contador_6\|q\" is 18.993 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 12.690 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to source register is 12.690 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clock 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'Clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Bomba.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/Bomba.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(0.712 ns) 3.466 ns Divisor_frequencia:Divisor_de_frequência\|D 2 REG LCFF_X17_Y24_N25 2 " "Info: 2: + IC(1.900 ns) + CELL(0.712 ns) = 3.466 ns; Loc. = LCFF_X17_Y24_N25; Fanout = 2; REG Node = 'Divisor_frequencia:Divisor_de_frequência\|D'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { Clock Divisor_frequencia:Divisor_de_frequência|D } "NODE_NAME" } } { "divisor_frequencia.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/divisor_frequencia.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.803 ns) + CELL(0.228 ns) 4.497 ns ativa_clock 3 COMB LCCOMB_X22_Y23_N24 2 " "Info: 3: + IC(0.803 ns) + CELL(0.228 ns) = 4.497 ns; Loc. = LCCOMB_X22_Y23_N24; Fanout = 2; COMB Node = 'ativa_clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.031 ns" { Divisor_frequencia:Divisor_de_frequência|D ativa_clock } "NODE_NAME" } } { "Bomba.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/Bomba.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.712 ns) 5.421 ns contador:Cont_reg\|flip_flop_D:Contador_1\|q_not 4 REG LCFF_X22_Y23_N29 4 " "Info: 4: + IC(0.212 ns) + CELL(0.712 ns) = 5.421 ns; Loc. = LCFF_X22_Y23_N29; Fanout = 4; REG Node = 'contador:Cont_reg\|flip_flop_D:Contador_1\|q_not'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.924 ns" { ativa_clock contador:Cont_reg|flip_flop_D:Contador_1|q_not } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.712 ns) 6.453 ns contador:Cont_reg\|flip_flop_D:Contador_2\|q_not 5 REG LCFF_X21_Y23_N29 4 " "Info: 5: + IC(0.320 ns) + CELL(0.712 ns) = 6.453 ns; Loc. = LCFF_X21_Y23_N29; Fanout = 4; REG Node = 'contador:Cont_reg\|flip_flop_D:Contador_2\|q_not'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.032 ns" { contador:Cont_reg|flip_flop_D:Contador_1|q_not contador:Cont_reg|flip_flop_D:Contador_2|q_not } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.712 ns) 7.390 ns contador:Cont_reg\|flip_flop_D:Contador_3\|q_not 6 REG LCFF_X21_Y23_N17 4 " "Info: 6: + IC(0.225 ns) + CELL(0.712 ns) = 7.390 ns; Loc. = LCFF_X21_Y23_N17; Fanout = 4; REG Node = 'contador:Cont_reg\|flip_flop_D:Contador_3\|q_not'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.937 ns" { contador:Cont_reg|flip_flop_D:Contador_2|q_not contador:Cont_reg|flip_flop_D:Contador_3|q_not } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.567 ns) + CELL(0.712 ns) 8.669 ns contador:Cont_reg\|flip_flop_D:Contador_4\|q_not 7 REG LCFF_X22_Y19_N29 4 " "Info: 7: + IC(0.567 ns) + CELL(0.712 ns) = 8.669 ns; Loc. = LCFF_X22_Y19_N29; Fanout = 4; REG Node = 'contador:Cont_reg\|flip_flop_D:Contador_4\|q_not'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { contador:Cont_reg|flip_flop_D:Contador_3|q_not contador:Cont_reg|flip_flop_D:Contador_4|q_not } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.712 ns) 9.701 ns contador:Cont_reg\|flip_flop_D:Contador_5\|q_not 8 REG LCFF_X21_Y19_N5 3 " "Info: 8: + IC(0.320 ns) + CELL(0.712 ns) = 9.701 ns; Loc. = LCFF_X21_Y19_N5; Fanout = 3; REG Node = 'contador:Cont_reg\|flip_flop_D:Contador_5\|q_not'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.032 ns" { contador:Cont_reg|flip_flop_D:Contador_4|q_not contador:Cont_reg|flip_flop_D:Contador_5|q_not } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.697 ns) + CELL(0.000 ns) 11.398 ns contador:Cont_reg\|flip_flop_D:Contador_5\|q_not~clkctrl 9 COMB CLKCTRL_G9 2 " "Info: 9: + IC(1.697 ns) + CELL(0.000 ns) = 11.398 ns; Loc. = CLKCTRL_G9; Fanout = 2; COMB Node = 'contador:Cont_reg\|flip_flop_D:Contador_5\|q_not~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.697 ns" { contador:Cont_reg|flip_flop_D:Contador_5|q_not contador:Cont_reg|flip_flop_D:Contador_5|q_not~clkctrl } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.618 ns) 12.690 ns contador:Cont_reg\|flip_flop_D:Contador_6\|q 10 REG LCFF_X22_Y18_N19 15 " "Info: 10: + IC(0.674 ns) + CELL(0.618 ns) = 12.690 ns; Loc. = LCFF_X22_Y18_N19; Fanout = 15; REG Node = 'contador:Cont_reg\|flip_flop_D:Contador_6\|q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { contador:Cont_reg|flip_flop_D:Contador_5|q_not~clkctrl contador:Cont_reg|flip_flop_D:Contador_6|q } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.972 ns ( 47.06 % ) " "Info: Total cell delay = 5.972 ns ( 47.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.718 ns ( 52.94 % ) " "Info: Total interconnect delay = 6.718 ns ( 52.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.690 ns" { Clock Divisor_frequencia:Divisor_de_frequência|D ativa_clock contador:Cont_reg|flip_flop_D:Contador_1|q_not contador:Cont_reg|flip_flop_D:Contador_2|q_not contador:Cont_reg|flip_flop_D:Contador_3|q_not contador:Cont_reg|flip_flop_D:Contador_4|q_not contador:Cont_reg|flip_flop_D:Contador_5|q_not contador:Cont_reg|flip_flop_D:Contador_5|q_not~clkctrl contador:Cont_reg|flip_flop_D:Contador_6|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.690 ns" { Clock {} Clock~combout {} Divisor_frequencia:Divisor_de_frequência|D {} ativa_clock {} contador:Cont_reg|flip_flop_D:Contador_1|q_not {} contador:Cont_reg|flip_flop_D:Contador_2|q_not {} contador:Cont_reg|flip_flop_D:Contador_3|q_not {} contador:Cont_reg|flip_flop_D:Contador_4|q_not {} contador:Cont_reg|flip_flop_D:Contador_5|q_not {} contador:Cont_reg|flip_flop_D:Contador_5|q_not~clkctrl {} contador:Cont_reg|flip_flop_D:Contador_6|q {} } { 0.000ns 0.000ns 1.900ns 0.803ns 0.212ns 0.320ns 0.225ns 0.567ns 0.320ns 1.697ns 0.674ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.712ns 0.712ns 0.712ns 0.712ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.209 ns + Longest register pin " "Info: + Longest register to pin delay is 6.209 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns contador:Cont_reg\|flip_flop_D:Contador_6\|q 1 REG LCFF_X22_Y18_N19 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y18_N19; Fanout = 15; REG Node = 'contador:Cont_reg\|flip_flop_D:Contador_6\|q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { contador:Cont_reg|flip_flop_D:Contador_6|q } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.207 ns) + CELL(0.357 ns) 1.564 ns sete_seg_bomba:Display\|Mux8~1 2 COMB LCCOMB_X21_Y23_N2 1 " "Info: 2: + IC(1.207 ns) + CELL(0.357 ns) = 1.564 ns; Loc. = LCCOMB_X21_Y23_N2; Fanout = 1; COMB Node = 'sete_seg_bomba:Display\|Mux8~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { contador:Cont_reg|flip_flop_D:Contador_6|q sete_seg_bomba:Display|Mux8~1 } "NODE_NAME" } } { "sete_seg_bomba.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/sete_seg_bomba.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.053 ns) 1.917 ns sete_seg_bomba:Display\|Mux8~0 3 COMB LCCOMB_X22_Y23_N16 1 " "Info: 3: + IC(0.300 ns) + CELL(0.053 ns) = 1.917 ns; Loc. = LCCOMB_X22_Y23_N16; Fanout = 1; COMB Node = 'sete_seg_bomba:Display\|Mux8~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.353 ns" { sete_seg_bomba:Display|Mux8~1 sete_seg_bomba:Display|Mux8~0 } "NODE_NAME" } } { "sete_seg_bomba.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/sete_seg_bomba.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.294 ns) + CELL(1.998 ns) 6.209 ns saida_display\[5\] 4 PIN PIN_AA13 0 " "Info: 4: + IC(2.294 ns) + CELL(1.998 ns) = 6.209 ns; Loc. = PIN_AA13; Fanout = 0; PIN Node = 'saida_display\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.292 ns" { sete_seg_bomba:Display|Mux8~0 saida_display[5] } "NODE_NAME" } } { "Bomba.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/Bomba.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.408 ns ( 38.78 % ) " "Info: Total cell delay = 2.408 ns ( 38.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.801 ns ( 61.22 % ) " "Info: Total interconnect delay = 3.801 ns ( 61.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.209 ns" { contador:Cont_reg|flip_flop_D:Contador_6|q sete_seg_bomba:Display|Mux8~1 sete_seg_bomba:Display|Mux8~0 saida_display[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.209 ns" { contador:Cont_reg|flip_flop_D:Contador_6|q {} sete_seg_bomba:Display|Mux8~1 {} sete_seg_bomba:Display|Mux8~0 {} saida_display[5] {} } { 0.000ns 1.207ns 0.300ns 2.294ns } { 0.000ns 0.357ns 0.053ns 1.998ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.690 ns" { Clock Divisor_frequencia:Divisor_de_frequência|D ativa_clock contador:Cont_reg|flip_flop_D:Contador_1|q_not contador:Cont_reg|flip_flop_D:Contador_2|q_not contador:Cont_reg|flip_flop_D:Contador_3|q_not contador:Cont_reg|flip_flop_D:Contador_4|q_not contador:Cont_reg|flip_flop_D:Contador_5|q_not contador:Cont_reg|flip_flop_D:Contador_5|q_not~clkctrl contador:Cont_reg|flip_flop_D:Contador_6|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.690 ns" { Clock {} Clock~combout {} Divisor_frequencia:Divisor_de_frequência|D {} ativa_clock {} contador:Cont_reg|flip_flop_D:Contador_1|q_not {} contador:Cont_reg|flip_flop_D:Contador_2|q_not {} contador:Cont_reg|flip_flop_D:Contador_3|q_not {} contador:Cont_reg|flip_flop_D:Contador_4|q_not {} contador:Cont_reg|flip_flop_D:Contador_5|q_not {} contador:Cont_reg|flip_flop_D:Contador_5|q_not~clkctrl {} contador:Cont_reg|flip_flop_D:Contador_6|q {} } { 0.000ns 0.000ns 1.900ns 0.803ns 0.212ns 0.320ns 0.225ns 0.567ns 0.320ns 1.697ns 0.674ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.712ns 0.712ns 0.712ns 0.712ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.209 ns" { contador:Cont_reg|flip_flop_D:Contador_6|q sete_seg_bomba:Display|Mux8~1 sete_seg_bomba:Display|Mux8~0 saida_display[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.209 ns" { contador:Cont_reg|flip_flop_D:Contador_6|q {} sete_seg_bomba:Display|Mux8~1 {} sete_seg_bomba:Display|Mux8~0 {} saida_display[5] {} } { 0.000ns 1.207ns 0.300ns 2.294ns } { 0.000ns 0.357ns 0.053ns 1.998ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "codigo_desarme\[0\] saida_display\[13\] 11.159 ns Longest " "Info: Longest tpd from source pin \"codigo_desarme\[0\]\" to destination pin \"saida_display\[13\]\" is 11.159 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns codigo_desarme\[0\] 1 PIN PIN_Y10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_Y10; Fanout = 1; PIN Node = 'codigo_desarme\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { codigo_desarme[0] } "NODE_NAME" } } { "Bomba.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/Bomba.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.595 ns) + CELL(0.228 ns) 5.622 ns Mux13~0 2 COMB LCCOMB_X22_Y23_N8 13 " "Info: 2: + IC(4.595 ns) + CELL(0.228 ns) = 5.622 ns; Loc. = LCCOMB_X22_Y23_N8; Fanout = 13; COMB Node = 'Mux13~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.823 ns" { codigo_desarme[0] Mux13~0 } "NODE_NAME" } } { "Bomba.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/Bomba.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.626 ns) + CELL(0.378 ns) 6.626 ns sete_seg_bomba:Display\|Mux3~0 3 COMB LCCOMB_X21_Y23_N24 2 " "Info: 3: + IC(0.626 ns) + CELL(0.378 ns) = 6.626 ns; Loc. = LCCOMB_X21_Y23_N24; Fanout = 2; COMB Node = 'sete_seg_bomba:Display\|Mux3~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.004 ns" { Mux13~0 sete_seg_bomba:Display|Mux3~0 } "NODE_NAME" } } { "sete_seg_bomba.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/sete_seg_bomba.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.551 ns) + CELL(1.982 ns) 11.159 ns saida_display\[13\] 4 PIN PIN_AA7 0 " "Info: 4: + IC(2.551 ns) + CELL(1.982 ns) = 11.159 ns; Loc. = PIN_AA7; Fanout = 0; PIN Node = 'saida_display\[13\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.533 ns" { sete_seg_bomba:Display|Mux3~0 saida_display[13] } "NODE_NAME" } } { "Bomba.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/Bomba.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.387 ns ( 30.35 % ) " "Info: Total cell delay = 3.387 ns ( 30.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.772 ns ( 69.65 % ) " "Info: Total interconnect delay = 7.772 ns ( 69.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.159 ns" { codigo_desarme[0] Mux13~0 sete_seg_bomba:Display|Mux3~0 saida_display[13] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.159 ns" { codigo_desarme[0] {} codigo_desarme[0]~combout {} Mux13~0 {} sete_seg_bomba:Display|Mux3~0 {} saida_display[13] {} } { 0.000ns 0.000ns 4.595ns 0.626ns 2.551ns } { 0.000ns 0.799ns 0.228ns 0.378ns 1.982ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "contador:Cont_reg\|flip_flop_D:Contador_6\|q_not Clear Clock 7.062 ns register " "Info: th for register \"contador:Cont_reg\|flip_flop_D:Contador_6\|q_not\" (data pin = \"Clear\", clock pin = \"Clock\") is 7.062 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 12.690 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to destination register is 12.690 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clock 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'Clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Bomba.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/Bomba.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(0.712 ns) 3.466 ns Divisor_frequencia:Divisor_de_frequência\|D 2 REG LCFF_X17_Y24_N25 2 " "Info: 2: + IC(1.900 ns) + CELL(0.712 ns) = 3.466 ns; Loc. = LCFF_X17_Y24_N25; Fanout = 2; REG Node = 'Divisor_frequencia:Divisor_de_frequência\|D'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { Clock Divisor_frequencia:Divisor_de_frequência|D } "NODE_NAME" } } { "divisor_frequencia.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/divisor_frequencia.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.803 ns) + CELL(0.228 ns) 4.497 ns ativa_clock 3 COMB LCCOMB_X22_Y23_N24 2 " "Info: 3: + IC(0.803 ns) + CELL(0.228 ns) = 4.497 ns; Loc. = LCCOMB_X22_Y23_N24; Fanout = 2; COMB Node = 'ativa_clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.031 ns" { Divisor_frequencia:Divisor_de_frequência|D ativa_clock } "NODE_NAME" } } { "Bomba.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/Bomba.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.712 ns) 5.421 ns contador:Cont_reg\|flip_flop_D:Contador_1\|q_not 4 REG LCFF_X22_Y23_N29 4 " "Info: 4: + IC(0.212 ns) + CELL(0.712 ns) = 5.421 ns; Loc. = LCFF_X22_Y23_N29; Fanout = 4; REG Node = 'contador:Cont_reg\|flip_flop_D:Contador_1\|q_not'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.924 ns" { ativa_clock contador:Cont_reg|flip_flop_D:Contador_1|q_not } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.712 ns) 6.453 ns contador:Cont_reg\|flip_flop_D:Contador_2\|q_not 5 REG LCFF_X21_Y23_N29 4 " "Info: 5: + IC(0.320 ns) + CELL(0.712 ns) = 6.453 ns; Loc. = LCFF_X21_Y23_N29; Fanout = 4; REG Node = 'contador:Cont_reg\|flip_flop_D:Contador_2\|q_not'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.032 ns" { contador:Cont_reg|flip_flop_D:Contador_1|q_not contador:Cont_reg|flip_flop_D:Contador_2|q_not } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.712 ns) 7.390 ns contador:Cont_reg\|flip_flop_D:Contador_3\|q_not 6 REG LCFF_X21_Y23_N17 4 " "Info: 6: + IC(0.225 ns) + CELL(0.712 ns) = 7.390 ns; Loc. = LCFF_X21_Y23_N17; Fanout = 4; REG Node = 'contador:Cont_reg\|flip_flop_D:Contador_3\|q_not'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.937 ns" { contador:Cont_reg|flip_flop_D:Contador_2|q_not contador:Cont_reg|flip_flop_D:Contador_3|q_not } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.567 ns) + CELL(0.712 ns) 8.669 ns contador:Cont_reg\|flip_flop_D:Contador_4\|q_not 7 REG LCFF_X22_Y19_N29 4 " "Info: 7: + IC(0.567 ns) + CELL(0.712 ns) = 8.669 ns; Loc. = LCFF_X22_Y19_N29; Fanout = 4; REG Node = 'contador:Cont_reg\|flip_flop_D:Contador_4\|q_not'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { contador:Cont_reg|flip_flop_D:Contador_3|q_not contador:Cont_reg|flip_flop_D:Contador_4|q_not } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.712 ns) 9.701 ns contador:Cont_reg\|flip_flop_D:Contador_5\|q_not 8 REG LCFF_X21_Y19_N5 3 " "Info: 8: + IC(0.320 ns) + CELL(0.712 ns) = 9.701 ns; Loc. = LCFF_X21_Y19_N5; Fanout = 3; REG Node = 'contador:Cont_reg\|flip_flop_D:Contador_5\|q_not'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.032 ns" { contador:Cont_reg|flip_flop_D:Contador_4|q_not contador:Cont_reg|flip_flop_D:Contador_5|q_not } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.697 ns) + CELL(0.000 ns) 11.398 ns contador:Cont_reg\|flip_flop_D:Contador_5\|q_not~clkctrl 9 COMB CLKCTRL_G9 2 " "Info: 9: + IC(1.697 ns) + CELL(0.000 ns) = 11.398 ns; Loc. = CLKCTRL_G9; Fanout = 2; COMB Node = 'contador:Cont_reg\|flip_flop_D:Contador_5\|q_not~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.697 ns" { contador:Cont_reg|flip_flop_D:Contador_5|q_not contador:Cont_reg|flip_flop_D:Contador_5|q_not~clkctrl } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.618 ns) 12.690 ns contador:Cont_reg\|flip_flop_D:Contador_6\|q_not 10 REG LCFF_X22_Y18_N17 2 " "Info: 10: + IC(0.674 ns) + CELL(0.618 ns) = 12.690 ns; Loc. = LCFF_X22_Y18_N17; Fanout = 2; REG Node = 'contador:Cont_reg\|flip_flop_D:Contador_6\|q_not'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { contador:Cont_reg|flip_flop_D:Contador_5|q_not~clkctrl contador:Cont_reg|flip_flop_D:Contador_6|q_not } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.972 ns ( 47.06 % ) " "Info: Total cell delay = 5.972 ns ( 47.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.718 ns ( 52.94 % ) " "Info: Total interconnect delay = 6.718 ns ( 52.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.690 ns" { Clock Divisor_frequencia:Divisor_de_frequência|D ativa_clock contador:Cont_reg|flip_flop_D:Contador_1|q_not contador:Cont_reg|flip_flop_D:Contador_2|q_not contador:Cont_reg|flip_flop_D:Contador_3|q_not contador:Cont_reg|flip_flop_D:Contador_4|q_not contador:Cont_reg|flip_flop_D:Contador_5|q_not contador:Cont_reg|flip_flop_D:Contador_5|q_not~clkctrl contador:Cont_reg|flip_flop_D:Contador_6|q_not } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.690 ns" { Clock {} Clock~combout {} Divisor_frequencia:Divisor_de_frequência|D {} ativa_clock {} contador:Cont_reg|flip_flop_D:Contador_1|q_not {} contador:Cont_reg|flip_flop_D:Contador_2|q_not {} contador:Cont_reg|flip_flop_D:Contador_3|q_not {} contador:Cont_reg|flip_flop_D:Contador_4|q_not {} contador:Cont_reg|flip_flop_D:Contador_5|q_not {} contador:Cont_reg|flip_flop_D:Contador_5|q_not~clkctrl {} contador:Cont_reg|flip_flop_D:Contador_6|q_not {} } { 0.000ns 0.000ns 1.900ns 0.803ns 0.212ns 0.320ns 0.225ns 0.567ns 0.320ns 1.697ns 0.674ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.712ns 0.712ns 0.712ns 0.712ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.777 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.777 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns Clear 1 PIN PIN_M21 7 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 7; PIN Node = 'Clear'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clear } "NODE_NAME" } } { "Bomba.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/Bomba.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.167 ns) + CELL(0.746 ns) 5.777 ns contador:Cont_reg\|flip_flop_D:Contador_6\|q_not 2 REG LCFF_X22_Y18_N17 2 " "Info: 2: + IC(4.167 ns) + CELL(0.746 ns) = 5.777 ns; Loc. = LCFF_X22_Y18_N17; Fanout = 2; REG Node = 'contador:Cont_reg\|flip_flop_D:Contador_6\|q_not'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.913 ns" { Clear contador:Cont_reg|flip_flop_D:Contador_6|q_not } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.610 ns ( 27.87 % ) " "Info: Total cell delay = 1.610 ns ( 27.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.167 ns ( 72.13 % ) " "Info: Total interconnect delay = 4.167 ns ( 72.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.777 ns" { Clear contador:Cont_reg|flip_flop_D:Contador_6|q_not } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.777 ns" { Clear {} Clear~combout {} contador:Cont_reg|flip_flop_D:Contador_6|q_not {} } { 0.000ns 0.000ns 4.167ns } { 0.000ns 0.864ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.690 ns" { Clock Divisor_frequencia:Divisor_de_frequência|D ativa_clock contador:Cont_reg|flip_flop_D:Contador_1|q_not contador:Cont_reg|flip_flop_D:Contador_2|q_not contador:Cont_reg|flip_flop_D:Contador_3|q_not contador:Cont_reg|flip_flop_D:Contador_4|q_not contador:Cont_reg|flip_flop_D:Contador_5|q_not contador:Cont_reg|flip_flop_D:Contador_5|q_not~clkctrl contador:Cont_reg|flip_flop_D:Contador_6|q_not } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.690 ns" { Clock {} Clock~combout {} Divisor_frequencia:Divisor_de_frequência|D {} ativa_clock {} contador:Cont_reg|flip_flop_D:Contador_1|q_not {} contador:Cont_reg|flip_flop_D:Contador_2|q_not {} contador:Cont_reg|flip_flop_D:Contador_3|q_not {} contador:Cont_reg|flip_flop_D:Contador_4|q_not {} contador:Cont_reg|flip_flop_D:Contador_5|q_not {} contador:Cont_reg|flip_flop_D:Contador_5|q_not~clkctrl {} contador:Cont_reg|flip_flop_D:Contador_6|q_not {} } { 0.000ns 0.000ns 1.900ns 0.803ns 0.212ns 0.320ns 0.225ns 0.567ns 0.320ns 1.697ns 0.674ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.712ns 0.712ns 0.712ns 0.712ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.777 ns" { Clear contador:Cont_reg|flip_flop_D:Contador_6|q_not } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.777 ns" { Clear {} Clear~combout {} contador:Cont_reg|flip_flop_D:Contador_6|q_not {} } { 0.000ns 0.000ns 4.167ns } { 0.000ns 0.864ns 0.746ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "188 " "Info: Peak virtual memory: 188 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 28 01:20:33 2013 " "Info: Processing ended: Wed Aug 28 01:20:33 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
