Initializing gui preferences from file  /u/thermant/.synopsys_dv_prefs.tcl
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> source ../scripts/S_RTL_1.tcl
Error: Current design is not defined. (UID-4)
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv
Warning:  /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv:87: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'
Error: Current design is not defined. (UID-4)
Loading db file '/pkgs/synopsys/2016/dft_compiler/libraries/syn/gtech.db'
Loading db file '/pkgs/synopsys/2016/dft_compiler/libraries/syn/standard.sldb'
  Loading link library 'saed32rvt_ff1p16v125c'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 51 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      shift_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 57 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      synch_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 73 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     decode_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 79 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    multiply_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Loading db file '/pkgs/synopsys/2016/dft_compiler/libraries/syn/dw_foundation.sldb'
Elaborated 1 design.
Current design is now 'sync_counter'.
Information: Building the design 'div_cnt'. (HDL-193)

Inferred memory devices in process
        in routine div_cnt line 91 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Running PRESTO HDLC

Inferred memory devices in process
        in routine div_cnt line 91 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Warning: Overwriting design file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/div_cnt.db'. (DDB-24)
Elaborated 1 design.
Current design is now 'div_cnt'.
Warning: Creating virtual clock named 'slow_clk' with no sources. (UID-348)
Error: unknown command 'create_generated_clk' (CMD-005)
Warning: The following synthetic libraries should be added to 
        the list of link libraries: 
        'dw_foundation.sldb'. (UISN-26)
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | L-2016.03-DWBB_201603.3 |     *     |
| Licensed DW Building Blocks        | L-2016.03-DWBB_201603.3 |     *     |
============================================================================



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'div_cnt'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02      19.8      0.00       0.0       0.0                          
    0:00:02      19.8      0.00       0.0       0.0                          
    0:00:02      19.8      0.00       0.0       0.0                          
    0:00:02      19.8      0.00       0.0       0.0                          
    0:00:02      19.8      0.00       0.0       0.0                          
    0:00:02      19.6      0.00       0.0       0.0                          
    0:00:02      19.6      0.00       0.0       0.0                          
    0:00:02      19.6      0.00       0.0       0.0                          
    0:00:02      19.6      0.00       0.0       0.0                          
    0:00:02      19.6      0.00       0.0       0.0                          
    0:00:02      19.6      0.00       0.0       0.0                          
    0:00:02      19.6      0.00       0.0       0.0                          
    0:00:02      19.6      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02      19.6      0.00       0.0       0.0                          
    0:00:02      19.6      0.00       0.0       0.0                          
    0:00:02      19.6      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02      19.6      0.00       0.0       0.0                          
    0:00:02      19.6      0.00       0.0       0.0                          
    0:00:02      19.6      0.00       0.0       0.0                          
    0:00:02      19.6      0.00       0.0       0.0                          
    0:00:02      19.6      0.00       0.0       0.0                          
    0:00:02      19.6      0.00       0.0       0.0                          
    0:00:02      19.6      0.00       0.0       0.0                          
    0:00:02      19.6      0.00       0.0       0.0                          
    0:00:02      19.6      0.00       0.0       0.0                          
    0:00:02      19.6      0.00       0.0       0.0                          
    0:00:02      19.6      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 1
Number_of_outputs 2
Number_of_sequentials 2
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : div_cnt
Version: L-2016.03-SP3
Date   : Tue Mar  5 18:05:15 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U4                        AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U5                        XOR2X1_RVT      saed32rvt_ff1p16v125c
                                                             4.320  
count_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
count_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 4 cells                                               19.569
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/S_RTL_1_netlist.v'.
 
****************************************
Report : area
Design : div_cnt
Version: L-2016.03-SP3
Date   : Tue Mar  5 18:05:15 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                            3
Number of nets:                             6
Number of cells:                            4
Number of combinational cells:              2
Number of sequential cells:                 2
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       3

Combinational area:                  6.353600
Buf/Inv area:                        0.000000
Noncombinational area:              13.215488
Macro/Black Box area:                0.000000
Net Interconnect area:               0.911612

Total cell area:                    19.569088
Total area:                         20.480700
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> source ../scripts/S_RTL_1.tcl
Removing design 'sync_counter'
Removing design 'div_cnt'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv
Warning:  /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv:87: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 51 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      shift_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 57 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      synch_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 73 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     decode_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 79 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    multiply_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Information: Building the design 'div_cnt'. (HDL-193)

Inferred memory devices in process
        in routine div_cnt line 91 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Running PRESTO HDLC

Inferred memory devices in process
        in routine div_cnt line 91 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Warning: Overwriting design file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/div_cnt.db'. (DDB-24)
Elaborated 1 design.
Current design is now 'div_cnt'.
Warning: Creating virtual clock named 'slow_clk' with no sources. (UID-348)
Error: unknown command 'create_generated_clk' (CMD-005)


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'div_cnt'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01      19.8      0.00       0.0       0.0                          
    0:00:01      19.8      0.00       0.0       0.0                          
    0:00:01      19.8      0.00       0.0       0.0                          
    0:00:01      19.8      0.00       0.0       0.0                          
    0:00:01      19.8      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 1
Number_of_outputs 2
Number_of_sequentials 2
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : div_cnt
Version: L-2016.03-SP3
Date   : Tue Mar  5 18:09:29 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U4                        AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U5                        XOR2X1_RVT      saed32rvt_ff1p16v125c
                                                             4.320  
count_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
count_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 4 cells                                               19.569
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/S_RTL_1_netlist.v'.
 
****************************************
Report : area
Design : div_cnt
Version: L-2016.03-SP3
Date   : Tue Mar  5 18:09:30 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                            3
Number of nets:                             6
Number of cells:                            4
Number of combinational cells:              2
Number of sequential cells:                 2
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       3

Combinational area:                  6.353600
Buf/Inv area:                        0.000000
Noncombinational area:              13.215488
Macro/Black Box area:                0.000000
Net Interconnect area:               0.911612

Total cell area:                    19.569088
Total area:                         20.480700
dc_shell> start_gui
Current design is 'div_cnt'.
4.1
Current design is 'div_cnt'.
dc_shell> current_design sync_counter
Current design is 'sync_counter'.
{sync_counter}
Current design is 'sync_counter'.
dc_shell> 
Loading db file '/pkgs/synopsys/2016/dft_compiler/libraries/syn/generic.sdb'
dc_shell> source ../scripts/S_RTL_1.tcl
Removing design 'sync_counter'
Removing design 'div_cnt'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv
Warning:  /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv:87: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 51 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      shift_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 57 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      synch_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 73 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     decode_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 79 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    multiply_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Information: Building the design 'div_cnt'. (HDL-193)

Inferred memory devices in process
        in routine div_cnt line 91 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Running PRESTO HDLC

Inferred memory devices in process
        in routine div_cnt line 91 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Warning: Overwriting design file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/div_cnt.db'. (DDB-24)
Elaborated 1 design.
Current design is now 'div_cnt'.
Warning: Creating virtual clock named 'slow_clk' with no sources. (UID-348)
Error: unknown command 'create_generated_clk' (CMD-005)


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'div_cnt'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01      19.8      0.00       0.0       0.0                          
    0:00:01      19.8      0.00       0.0       0.0                          
    0:00:01      19.8      0.00       0.0       0.0                          
    0:00:01      19.8      0.00       0.0       0.0                          
    0:00:01      19.8      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 1
Number_of_outputs 2
Number_of_sequentials 2
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : div_cnt
Version: L-2016.03-SP3
Date   : Tue Mar  5 18:27:03 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U4                        AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U5                        XOR2X1_RVT      saed32rvt_ff1p16v125c
                                                             4.320  
count_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
count_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 4 cells                                               19.569
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/S_RTL_1_netlist.v'.
 
****************************************
Report : area
Design : div_cnt
Version: L-2016.03-SP3
Date   : Tue Mar  5 18:27:03 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                            3
Number of nets:                             6
Number of cells:                            4
Number of combinational cells:              2
Number of sequential cells:                 2
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       3

Combinational area:                  6.353600
Buf/Inv area:                        0.000000
Noncombinational area:              13.215488
Macro/Black Box area:                0.000000
Net Interconnect area:               0.911612

Total cell area:                    19.569088
Total area:                         20.480700
Current design is 'div_cnt'.
dc_shell> current_design sync_counter
Current design is 'sync_counter'.
{sync_counter}
Current design is 'sync_counter'.
dc_shell> source ../scripts/S_RTL_1.tcl
Removing design 'sync_counter'
Removing design 'div_cnt'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv
Warning:  /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv:87: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 51 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      shift_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 57 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      synch_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 73 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     decode_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 79 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    multiply_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Information: Building the design 'div_cnt'. (HDL-193)

Inferred memory devices in process
        in routine div_cnt line 91 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Running PRESTO HDLC

Inferred memory devices in process
        in routine div_cnt line 91 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Warning: Overwriting design file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/div_cnt.db'. (DDB-24)
Elaborated 1 design.
Current design is now 'div_cnt'.
Error: unknown command 'create_generated_clk' (CMD-005)
Error: Cannot specify output port slow_clk as a path startpoint. (UID-10)


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'div_cnt'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00      19.8      0.00       0.0       0.0                          
    0:00:00      19.8      0.00       0.0       0.0                          
    0:00:00      19.8      0.00       0.0       0.0                          
    0:00:00      19.8      0.00       0.0       0.0                          
    0:00:00      19.8      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 1
Number_of_outputs 2
Number_of_sequentials 2
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : div_cnt
Version: L-2016.03-SP3
Date   : Tue Mar  5 18:31:04 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U4                        AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U5                        XOR2X1_RVT      saed32rvt_ff1p16v125c
                                                             4.320  
count_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
count_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 4 cells                                               19.569
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/S_RTL_1_netlist.v'.
 
****************************************
Report : area
Design : div_cnt
Version: L-2016.03-SP3
Date   : Tue Mar  5 18:31:04 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                            3
Number of nets:                             6
Number of cells:                            4
Number of combinational cells:              2
Number of sequential cells:                 2
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       3

Combinational area:                  6.353600
Buf/Inv area:                        0.000000
Noncombinational area:              13.215488
Macro/Black Box area:                0.000000
Net Interconnect area:               0.911612

Total cell area:                    19.569088
Total area:                         20.480700
Current design is 'div_cnt'.
dc_shell> source ../scripts/S_RTL_1.tcl
Removing design 'sync_counter'
Removing design 'div_cnt'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv
Warning:  /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv:87: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 51 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      shift_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 57 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      synch_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 73 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     decode_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 79 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    multiply_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Information: Building the design 'div_cnt'. (HDL-193)

Inferred memory devices in process
        in routine div_cnt line 91 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Running PRESTO HDLC

Inferred memory devices in process
        in routine div_cnt line 91 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Warning: Overwriting design file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/div_cnt.db'. (DDB-24)
Elaborated 1 design.
Current design is now 'div_cnt'.
Warning: Creating virtual clock named 'fast_clk' with no sources. (UID-348)
Error: unknown command 'create_generated_clk' (CMD-005)


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'div_cnt'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01      19.8      0.00       0.0       0.0                          
    0:00:01      19.8      0.00       0.0       0.0                          
    0:00:01      19.8      0.00       0.0       0.0                          
    0:00:01      19.8      0.00       0.0       0.0                          
    0:00:01      19.8      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 1
Number_of_outputs 2
Number_of_sequentials 2
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : div_cnt
Version: L-2016.03-SP3
Date   : Tue Mar  5 18:33:03 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U4                        AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U5                        XOR2X1_RVT      saed32rvt_ff1p16v125c
                                                             4.320  
count_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
count_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 4 cells                                               19.569
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/S_RTL_1_netlist.v'.
 
****************************************
Report : area
Design : div_cnt
Version: L-2016.03-SP3
Date   : Tue Mar  5 18:33:03 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                            3
Number of nets:                             6
Number of cells:                            4
Number of combinational cells:              2
Number of sequential cells:                 2
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       3

Combinational area:                  6.353600
Buf/Inv area:                        0.000000
Noncombinational area:              13.215488
Macro/Black Box area:                0.000000
Net Interconnect area:               0.911612

Total cell area:                    19.569088
Total area:                         20.480700
Current design is 'div_cnt'.
dc_shell> source ../scripts/S_RTL_1.tcl
Removing design 'sync_counter'
Removing design 'div_cnt'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv
Warning:  /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv:87: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 51 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      shift_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 57 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      synch_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 73 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     decode_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 79 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    multiply_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Information: Building the design 'div_cnt'. (HDL-193)

Inferred memory devices in process
        in routine div_cnt line 91 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Running PRESTO HDLC

Inferred memory devices in process
        in routine div_cnt line 91 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Warning: Overwriting design file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/div_cnt.db'. (DDB-24)
Elaborated 1 design.
Current design is now 'div_cnt'.
Error: unknown command 'create_generated_clk' (CMD-005)


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'div_cnt'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00      19.8      0.00       0.0       0.0                          
    0:00:00      19.8      0.00       0.0       0.0                          
    0:00:00      19.8      0.00       0.0       0.0                          
    0:00:00      19.8      0.00       0.0       0.0                          
    0:00:00      19.8      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 1
Number_of_outputs 2
Number_of_sequentials 2
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : div_cnt
Version: L-2016.03-SP3
Date   : Tue Mar  5 18:33:39 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U4                        AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U5                        XOR2X1_RVT      saed32rvt_ff1p16v125c
                                                             4.320  
count_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
count_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 4 cells                                               19.569
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/S_RTL_1_netlist.v'.
 
****************************************
Report : area
Design : div_cnt
Version: L-2016.03-SP3
Date   : Tue Mar  5 18:33:39 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                            3
Number of nets:                             6
Number of cells:                            4
Number of combinational cells:              2
Number of sequential cells:                 2
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       3

Combinational area:                  6.353600
Buf/Inv area:                        0.000000
Noncombinational area:              13.215488
Macro/Black Box area:                0.000000
Net Interconnect area:               0.911612

Total cell area:                    19.569088
Total area:                         20.480700
Current design is 'div_cnt'.
dc_shell> help *clock*
 all_clock_gates      # create a collection of clock gating cells or pins
 all_clocks           # return all clocks in the current design
 apply_clock_gate_latency # Spread and annotate clock latencies on the existing clock gates
 create_clock         # create clock
 create_generated_clock # create generated clock
 create_qtm_clock     # Create a quick timing model clock
 create_qtm_generated_clock # Create a generated clock in quick timing model
 get_clocks           # create a collection of design clocks
 get_generated_clocks # create a collection of generated clocks
 gui_show_clock_specify_dialog # Show Specify Clock dialog and associated clock attributes
 identify_clock_gating # identify_clock_gating
 insert_clock_gating  # insert_clock_gating
 remove_clock         # remove clock
 remove_clock_gating  # remove_clock_gating
 remove_clock_gating_check # remove clock_gating_check
 remove_clock_gating_style # remove_clock_gating_style
 remove_clock_groups  # remove clock_groups
 remove_clock_latency # remove clock_latency
 remove_clock_sense   # remove_clock_sense
 remove_clock_transition # remove clock_transition
 remove_clock_uncertainty # remove clock_uncertainty
 remove_dft_clock_gating_pin # Remove DFT clock gating pin specification
 remove_disable_clock_gating_check # remove_disable_clock_gating_check
 remove_generated_clock # remove generated clock
 remove_propagated_clock # remove_propagated_clock
 replace_clock_gates  # replace_clock_gates
 report_clock         # report clock
 report_clock_gating  # report clock gating
 report_clock_gating_check # report clock gating check
 report_clock_timing  # report clock timing
 report_clock_tree    # report clocktree
 report_dft_clock_controller # report dft clock controller configuration for a mode
 report_dft_clock_gating_configuration # Report existing DFT clock gating Specification(s)
 report_dft_clock_gating_pin # Report existing DFT clock gating Specification(s)
 report_interclock_relation # report interclock relation
 reset_clock_gate_latency # Remove clock latency from CG cells and reset values specified by set_clock_gate_latency
 reset_dft_clock_controller # remove dft clock controller specification
 reset_dft_clock_gating_configuration # Reset DFT clock gating configuration
 rewire_clock_gating  # rewire_clock_gating
 set_clock_gate_latency # Specifies clock latency values to be applied to CG for each CG stage and fanout range
 set_clock_gating_check # set clock_gating_check
 set_clock_gating_enable # Controls signals to be used as clock gating enable
 set_clock_gating_objects # set_clock_gating_objects
 set_clock_gating_registers # set_clock_gating_registers
 set_clock_gating_style # set_clock_gating_style
 set_clock_groups     # set clock groups
 set_clock_latency    # set clock_latency
 set_clock_sense      # set clock_sense
 set_clock_transition # set clock_transition
 set_clock_uncertainty # set clock_uncertainty
 set_dft_clock_controller # set dft clock controller for a mode
 set_dft_clock_gating_configuration # Specify clock gating configuration specification
 set_dft_clock_gating_pin # Specify clock gating configuration specification
 set_disable_clock_gating_check # set_disable_clock_gating_check
 set_output_clock_port_type # set_output_clock_port_type
 set_power_clock_scaling # set clock frequency scaling parameters
 set_preserve_clock_gate # set pwr_cg_preservation_type
 set_propagated_clock # set propagated_clock
 set_replace_clock_gates # set_replace_clock_gates
dc_shell> source ../scripts/S_RTL_1.tcl
Removing design 'sync_counter'
Removing design 'div_cnt'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv
Warning:  /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv:87: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 51 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      shift_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 57 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      synch_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 73 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     decode_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 79 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    multiply_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Information: Building the design 'div_cnt'. (HDL-193)

Inferred memory devices in process
        in routine div_cnt line 91 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Running PRESTO HDLC

Inferred memory devices in process
        in routine div_cnt line 91 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Warning: Overwriting design file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/div_cnt.db'. (DDB-24)
Elaborated 1 design.
Current design is now 'div_cnt'.


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'div_cnt'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01      19.8      0.00       0.0       0.0                          
    0:00:01      19.8      0.00       0.0       0.0                          
    0:00:01      19.8      0.00       0.0       0.0                          
    0:00:01      19.8      0.00       0.0       0.0                          
    0:00:01      19.8      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 1
Number_of_outputs 2
Number_of_sequentials 2
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : div_cnt
Version: L-2016.03-SP3
Date   : Tue Mar  5 19:04:13 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U4                        AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U5                        XOR2X1_RVT      saed32rvt_ff1p16v125c
                                                             4.320  
count_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
count_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 4 cells                                               19.569
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/S_RTL_1_netlist.v'.
 
****************************************
Report : area
Design : div_cnt
Version: L-2016.03-SP3
Date   : Tue Mar  5 19:04:13 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                            3
Number of nets:                             6
Number of cells:                            4
Number of combinational cells:              2
Number of sequential cells:                 2
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       3

Combinational area:                  6.353600
Buf/Inv area:                        0.000000
Noncombinational area:              13.215488
Macro/Black Box area:                0.000000
Net Interconnect area:               0.911612

Total cell area:                    19.569088
Total area:                         20.480700
Current design is 'div_cnt'.
dc_shell> current_design sync_counter
Current design is 'sync_counter'.
{sync_counter}
Current design is 'sync_counter'.
dc_shell> source ../scripts/S_RTL_1.tcl
Removing design 'sync_counter'
Removing design 'div_cnt'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv
Warning:  /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv:87: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 51 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      shift_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 57 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      synch_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 73 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     decode_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 79 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    multiply_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Information: Building the design 'div_cnt'. (HDL-193)

Inferred memory devices in process
        in routine div_cnt line 91 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Running PRESTO HDLC

Inferred memory devices in process
        in routine div_cnt line 91 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Warning: Overwriting design file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/div_cnt.db'. (DDB-24)
Elaborated 1 design.
Current design is now 'div_cnt'.
Error: Value for list '-from' must have 1 elements. (CMD-036)


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'div_cnt'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01      19.8      0.00       0.0       0.0                          
    0:00:01      19.8      0.00       0.0       0.0                          
    0:00:01      19.8      0.00       0.0       0.0                          
    0:00:01      19.8      0.00       0.0       0.0                          
    0:00:01      19.8      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 1
Number_of_outputs 2
Number_of_sequentials 2
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : div_cnt
Version: L-2016.03-SP3
Date   : Tue Mar  5 19:06:56 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U4                        AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U5                        XOR2X1_RVT      saed32rvt_ff1p16v125c
                                                             4.320  
count_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
count_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 4 cells                                               19.569
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/S_RTL_1_netlist.v'.
 
****************************************
Report : area
Design : div_cnt
Version: L-2016.03-SP3
Date   : Tue Mar  5 19:06:56 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                            3
Number of nets:                             6
Number of cells:                            4
Number of combinational cells:              2
Number of sequential cells:                 2
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       3

Combinational area:                  6.353600
Buf/Inv area:                        0.000000
Noncombinational area:              13.215488
Macro/Black Box area:                0.000000
Net Interconnect area:               0.911612

Total cell area:                    19.569088
Total area:                         20.480700
Current design is 'div_cnt'.
dc_shell> check_timing -verbose
Error: unknown option '-verbose' (CMD-010)
dc_shell> check_timing -verbose
Error: unknown option '-verbose' (CMD-010)
dc_shell> help ports
Information: No commands matched 'ports'. (CMD-040)
dc_shell> help port
Information: No commands matched 'port'. (CMD-040)
dc_shell> uplevel #0 check_design
dc_shell> all_inputs
{fast_clk}
dc_shell> current_design sync_counter
Current design is 'sync_counter'.
{sync_counter}
dc_shell> all_inputs
{fast_clk data[3] data[2] data[1] data[0]}
dc_shell> source ../scripts/S_RTL_1.tcl
Removing design 'sync_counter'
Removing design 'div_cnt'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv
Warning:  /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv:87: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 51 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      shift_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 57 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      synch_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 73 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     decode_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 79 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    multiply_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Information: Building the design 'div_cnt'. (HDL-193)

Inferred memory devices in process
        in routine div_cnt line 91 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Running PRESTO HDLC

Inferred memory devices in process
        in routine div_cnt line 91 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Warning: Overwriting design file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/div_cnt.db'. (DDB-24)
Elaborated 1 design.
Current design is now 'div_cnt'.
Error: unknown option '-fast_clk' (CMD-010)
Error: unknown option '-fast_clk' (CMD-010)
Error: unknown option '-fast_clk' (CMD-010)
Error: unknown option '-fast_clk' (CMD-010)
Error: Value for list '-from' must have 1 elements. (CMD-036)


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'div_cnt'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01      19.8      0.00       0.0       0.0                          
    0:00:01      19.8      0.00       0.0       0.0                          
    0:00:01      19.8      0.00       0.0       0.0                          
    0:00:01      19.8      0.00       0.0       0.0                          
    0:00:01      19.8      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 1
Number_of_outputs 2
Number_of_sequentials 2
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : div_cnt
Version: L-2016.03-SP3
Date   : Tue Mar  5 19:15:17 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U4                        AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U5                        XOR2X1_RVT      saed32rvt_ff1p16v125c
                                                             4.320  
count_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
count_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 4 cells                                               19.569
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/S_RTL_1_netlist.v'.
 
****************************************
Report : area
Design : div_cnt
Version: L-2016.03-SP3
Date   : Tue Mar  5 19:15:17 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                            3
Number of nets:                             6
Number of cells:                            4
Number of combinational cells:              2
Number of sequential cells:                 2
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       3

Combinational area:                  6.353600
Buf/Inv area:                        0.000000
Noncombinational area:              13.215488
Macro/Black Box area:                0.000000
Net Interconnect area:               0.911612

Total cell area:                    19.569088
Total area:                         20.480700
dc_shell> source ../scripts/S_RTL_1.tcl
Removing design 'sync_counter'
Removing design 'div_cnt'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv
Warning:  /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv:87: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 51 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      shift_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 57 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      synch_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 73 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     decode_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 79 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    multiply_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Information: Building the design 'div_cnt'. (HDL-193)

Inferred memory devices in process
        in routine div_cnt line 91 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Running PRESTO HDLC

Inferred memory devices in process
        in routine div_cnt line 91 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Warning: Overwriting design file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/div_cnt.db'. (DDB-24)
Elaborated 1 design.
Current design is now 'div_cnt'.
Warning: Can't find object 'data[3]' in design 'div_cnt'. (UID-95)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Warning: Can't find object 'data[2]' in design 'div_cnt'. (UID-95)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Warning: Can't find object 'data[1]' in design 'div_cnt'. (UID-95)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Warning: Can't find object 'data[0]' in design 'div_cnt'. (UID-95)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Error: Value for list '-from' must have 1 elements. (CMD-036)


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'div_cnt'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00      19.8      0.00       0.0       0.0                          
    0:00:00      19.8      0.00       0.0       0.0                          
    0:00:00      19.8      0.00       0.0       0.0                          
    0:00:00      19.8      0.00       0.0       0.0                          
    0:00:00      19.8      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 1
Number_of_outputs 2
Number_of_sequentials 2
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : div_cnt
Version: L-2016.03-SP3
Date   : Tue Mar  5 19:15:44 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U4                        AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U5                        XOR2X1_RVT      saed32rvt_ff1p16v125c
                                                             4.320  
count_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
count_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 4 cells                                               19.569
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/S_RTL_1_netlist.v'.
 
****************************************
Report : area
Design : div_cnt
Version: L-2016.03-SP3
Date   : Tue Mar  5 19:15:44 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                            3
Number of nets:                             6
Number of cells:                            4
Number of combinational cells:              2
Number of sequential cells:                 2
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       3

Combinational area:                  6.353600
Buf/Inv area:                        0.000000
Noncombinational area:              13.215488
Macro/Black Box area:                0.000000
Net Interconnect area:               0.911612

Total cell area:                    19.569088
Total area:                         20.480700
dc_shell> source ../scripts/S_RTL_1.tcl
Removing design 'sync_counter'
Removing design 'div_cnt'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv
Warning:  /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv:87: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 51 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      shift_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 57 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      synch_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 73 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     decode_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 79 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    multiply_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Information: Building the design 'div_cnt'. (HDL-193)

Inferred memory devices in process
        in routine div_cnt line 91 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list 'source_objects' must have 1 elements. (CMD-036)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
Running PRESTO HDLC

Inferred memory devices in process
        in routine div_cnt line 91 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Warning: Overwriting design file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/div_cnt.db'. (DDB-24)
Elaborated 1 design.
Current design is now 'div_cnt'.


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'div_cnt'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'div_cnt' has no optimization constraints set. (OPT-108)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Structuring 'div_cnt'
  Mapping 'div_cnt'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02      20.8      0.00       0.0       0.0                          
    0:00:02      20.8      0.00       0.0       0.0                          
    0:00:02      20.8      0.00       0.0       0.0                          
    0:00:02      20.8      0.00       0.0       0.0                          
    0:00:02      20.8      0.00       0.0       0.0                          
    0:00:02      20.8      0.00       0.0       0.0                          
    0:00:02      20.8      0.00       0.0       0.0                          
    0:00:02      20.8      0.00       0.0       0.0                          
    0:00:02      20.8      0.00       0.0       0.0                          
    0:00:02      20.8      0.00       0.0       0.0                          
    0:00:02      20.8      0.00       0.0       0.0                          
    0:00:02      20.8      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02      20.8      0.00       0.0       0.0                          
    0:00:02      20.8      0.00       0.0       0.0                          
    0:00:02      20.8      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02      20.8      0.00       0.0       0.0                          
    0:00:02      20.8      0.00       0.0       0.0                          
    0:00:02      19.6      0.00       0.0       0.0                          
    0:00:02      19.6      0.00       0.0       0.0                          
    0:00:02      19.6      0.00       0.0       0.0                          
    0:00:02      19.6      0.00       0.0       0.0                          
    0:00:02      19.6      0.00       0.0       0.0                          
    0:00:02      19.6      0.00       0.0       0.0                          
    0:00:02      19.6      0.00       0.0       0.0                          
    0:00:02      19.6      0.00       0.0       0.0                          
    0:00:02      19.6      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 1
Number_of_outputs 2
Number_of_sequentials 2
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : div_cnt
Version: L-2016.03-SP3
Date   : Tue Mar  5 19:16:14 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U5                        AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U6                        XOR2X1_RVT      saed32rvt_ff1p16v125c
                                                             4.320  
count_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
count_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 4 cells                                               19.569
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/S_RTL_1_netlist.v'.
 
****************************************
Report : area
Design : div_cnt
Version: L-2016.03-SP3
Date   : Tue Mar  5 19:16:14 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                            3
Number of nets:                             6
Number of cells:                            4
Number of combinational cells:              2
Number of sequential cells:                 2
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       3

Combinational area:                  6.353600
Buf/Inv area:                        0.000000
Noncombinational area:              13.215488
Macro/Black Box area:                0.000000
Net Interconnect area:               0.911612

Total cell area:                    19.569088
Total area:                         20.480700
dc_shell> source ../scripts/S_RTL_1.tcl
Removing design 'sync_counter'
Removing design 'div_cnt'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv
Warning:  /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv:87: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 51 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      shift_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 57 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      synch_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 73 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     decode_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 79 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    multiply_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Information: Building the design 'div_cnt'. (HDL-193)

Inferred memory devices in process
        in routine div_cnt line 91 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
Running PRESTO HDLC

Inferred memory devices in process
        in routine div_cnt line 91 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Warning: Overwriting design file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/div_cnt.db'. (DDB-24)
Elaborated 1 design.
Current design is now 'div_cnt'.


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'div_cnt'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01      19.8      0.00       0.0       0.0                          
    0:00:01      19.8      0.00       0.0       0.0                          
    0:00:01      19.8      0.00       0.0       0.0                          
    0:00:01      19.8      0.00       0.0       0.0                          
    0:00:01      19.8      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 1
Number_of_outputs 2
Number_of_sequentials 2
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : div_cnt
Version: L-2016.03-SP3
Date   : Tue Mar  5 19:17:21 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U4                        AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U5                        XOR2X1_RVT      saed32rvt_ff1p16v125c
                                                             4.320  
count_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
count_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 4 cells                                               19.569
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/S_RTL_1_netlist.v'.
 
****************************************
Report : area
Design : div_cnt
Version: L-2016.03-SP3
Date   : Tue Mar  5 19:17:21 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                            3
Number of nets:                             6
Number of cells:                            4
Number of combinational cells:              2
Number of sequential cells:                 2
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       3

Combinational area:                  6.353600
Buf/Inv area:                        0.000000
Noncombinational area:              13.215488
Macro/Black Box area:                0.000000
Net Interconnect area:               0.911612

Total cell area:                    19.569088
Total area:                         20.480700
dc_shell> source ../scripts/S_RTL_1.tcl
Removing design 'sync_counter'
Removing design 'div_cnt'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv
Warning:  /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv:87: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 51 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      shift_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 57 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      synch_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 73 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     decode_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 79 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    multiply_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Information: Building the design 'div_cnt'. (HDL-193)

Inferred memory devices in process
        in routine div_cnt line 91 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list 'source_objects' must have 1 elements. (CMD-036)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'div_cnt'
  Processing 'sync_counter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     149.9      0.00       0.0       0.0                          
    0:00:01     149.9      0.00       0.0       0.0                          
    0:00:01     149.9      0.00       0.0       0.0                          
    0:00:02     149.9      0.00       0.0       0.0                          
    0:00:02     149.9      0.00       0.0       0.0                          
    0:00:02     149.7      0.00       0.0       0.0                          
    0:00:02     149.7      0.00       0.0       0.0                          
    0:00:02     149.7      0.00       0.0       0.0                          
    0:00:02     149.7      0.00       0.0       0.0                          
    0:00:02     149.7      0.00       0.0       0.0                          
    0:00:02     149.7      0.00       0.0       0.0                          
    0:00:02     149.7      0.00       0.0       0.0                          
    0:00:02     149.7      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02     149.7      0.00       0.0       0.0                          
    0:00:02     149.7      0.00       0.0       0.0                          
    0:00:02     149.7      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02     149.7      0.00       0.0       0.0                          
    0:00:02     149.7      0.00       0.0       0.0                          
    0:00:02     147.1      0.00       0.0       0.0                          
    0:00:02     147.1      0.00       0.0       0.0                          
    0:00:02     147.1      0.00       0.0       0.0                          
    0:00:02     147.1      0.00       0.0       0.0                          
    0:00:02     147.1      0.00       0.0       0.0                          
    0:00:02     147.1      0.00       0.0       0.0                          
    0:00:02     147.1      0.00       0.0       0.0                          
    0:00:02     147.1      0.00       0.0       0.0                          
    0:00:02     147.1      0.00       0.0       0.0                          
    0:00:02     147.1      0.00       0.0       0.0                          
    0:00:02     147.1      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 4
Number_of_sequentials 18
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Tue Mar  5 19:18:41 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U3                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U4                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U5                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U6                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U7                        INVX0_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U8                        AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U9                        AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U11                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U12                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
decode_reg[0]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[1]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[2]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[3]             DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
div_cnt                   div_cnt                           20.840  h, n
multiply_reg[0]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[1]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[2]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[3]           DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
shift_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 26 cells                                             147.149
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/S_RTL_1_netlist.v'.
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Tue Mar  5 19:18:41 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                           12
Number of nets:                            43
Number of cells:                           33
Number of combinational cells:             12
Number of sequential cells:                20
Number of macros/black boxes:               0
Number of buf/inv:                          2
Number of references:                       6

Combinational area:                 27.193408
Buf/Inv area:                        2.541440
Noncombinational area:             119.955972
Macro/Black Box area:                0.000000
Net Interconnect area:               7.173287

Total cell area:                   147.149380
Total area:                        154.322667
dc_shell> source ../scripts/S_RTL_1.tcl
Removing design 'sync_counter'
Removing design 'div_cnt'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv
Warning:  /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv:87: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 51 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      shift_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 57 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      synch_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 73 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     decode_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 79 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    multiply_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Information: Building the design 'div_cnt'. (HDL-193)

Inferred memory devices in process
        in routine div_cnt line 91 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Running PRESTO HDLC

Inferred memory devices in process
        in routine div_cnt line 91 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Warning: Overwriting design file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/div_cnt.db'. (DDB-24)
Elaborated 1 design.
Current design is now 'div_cnt'.
Warning: Can't find object 'data[3]' in design 'div_cnt'. (UID-95)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Warning: Can't find object 'data[2]' in design 'div_cnt'. (UID-95)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Warning: Can't find object 'data[1]' in design 'div_cnt'. (UID-95)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Warning: Can't find object 'data[0]' in design 'div_cnt'. (UID-95)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Error: Value for list '-from' must have 1 elements. (CMD-036)


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'div_cnt'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00      19.8      0.00       0.0       0.0                          
    0:00:00      19.8      0.00       0.0       0.0                          
    0:00:00      19.8      0.00       0.0       0.0                          
    0:00:00      19.8      0.00       0.0       0.0                          
    0:00:00      19.8      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 1
Number_of_outputs 2
Number_of_sequentials 2
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : div_cnt
Version: L-2016.03-SP3
Date   : Tue Mar  5 19:20:04 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U4                        AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U5                        XOR2X1_RVT      saed32rvt_ff1p16v125c
                                                             4.320  
count_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
count_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 4 cells                                               19.569
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/S_RTL_1_netlist.v'.
 
****************************************
Report : area
Design : div_cnt
Version: L-2016.03-SP3
Date   : Tue Mar  5 19:20:04 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                            3
Number of nets:                             6
Number of cells:                            4
Number of combinational cells:              2
Number of sequential cells:                 2
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       3

Combinational area:                  6.353600
Buf/Inv area:                        0.000000
Noncombinational area:              13.215488
Macro/Black Box area:                0.000000
Net Interconnect area:               0.911612

Total cell area:                    19.569088
Total area:                         20.480700
dc_shell> source ../scripts/S_RTL_1.tcl
Removing design 'sync_counter'
Removing design 'div_cnt'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv
Warning:  /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv:87: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 51 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      shift_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 57 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      synch_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 73 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     decode_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 79 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    multiply_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Information: Building the design 'div_cnt'. (HDL-193)

Inferred memory devices in process
        in routine div_cnt line 91 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Warning: Can't find clock 'fast_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Warning: Can't find clock 'fast_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Warning: Can't find clock 'fast_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Warning: Can't find clock 'fast_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Running PRESTO HDLC

Inferred memory devices in process
        in routine div_cnt line 91 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Warning: Overwriting design file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/div_cnt.db'. (DDB-24)
Elaborated 1 design.
Current design is now 'div_cnt'.
Error: Value for list '-from' must have 1 elements. (CMD-036)


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'div_cnt'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01      19.8      0.00       0.0       0.0                          
    0:00:01      19.8      0.00       0.0       0.0                          
    0:00:01      19.8      0.00       0.0       0.0                          
    0:00:01      19.8      0.00       0.0       0.0                          
    0:00:01      19.8      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:02      19.6      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02      19.6      0.00       0.0       0.0                          
    0:00:02      19.6      0.00       0.0       0.0                          
    0:00:02      19.6      0.00       0.0       0.0                          
    0:00:02      19.6      0.00       0.0       0.0                          
    0:00:02      19.6      0.00       0.0       0.0                          
    0:00:02      19.6      0.00       0.0       0.0                          
    0:00:02      19.6      0.00       0.0       0.0                          
    0:00:02      19.6      0.00       0.0       0.0                          
    0:00:02      19.6      0.00       0.0       0.0                          
    0:00:02      19.6      0.00       0.0       0.0                          
    0:00:02      19.6      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 1
Number_of_outputs 2
Number_of_sequentials 2
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : div_cnt
Version: L-2016.03-SP3
Date   : Tue Mar  5 19:20:37 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U4                        AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U5                        XOR2X1_RVT      saed32rvt_ff1p16v125c
                                                             4.320  
count_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
count_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 4 cells                                               19.569
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/S_RTL_1_netlist.v'.
 
****************************************
Report : area
Design : div_cnt
Version: L-2016.03-SP3
Date   : Tue Mar  5 19:20:37 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                            3
Number of nets:                             6
Number of cells:                            4
Number of combinational cells:              2
Number of sequential cells:                 2
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       3

Combinational area:                  6.353600
Buf/Inv area:                        0.000000
Noncombinational area:              13.215488
Macro/Black Box area:                0.000000
Net Interconnect area:               0.911612

Total cell area:                    19.569088
Total area:                         20.480700
dc_shell> source ../scripts/S_RTL_1.tcl
Removing design 'sync_counter'
Removing design 'div_cnt'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv
Warning:  /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv:87: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 51 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      shift_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 57 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      synch_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 73 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     decode_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 79 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    multiply_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Information: Building the design 'div_cnt'. (HDL-193)

Inferred memory devices in process
        in routine div_cnt line 91 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Running PRESTO HDLC

Inferred memory devices in process
        in routine div_cnt line 91 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Warning: Overwriting design file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/div_cnt.db'. (DDB-24)
Elaborated 1 design.
Current design is now 'div_cnt'.
Warning: Can't find object 'data[3]' in design 'div_cnt'. (UID-95)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Warning: Can't find object 'data[2]' in design 'div_cnt'. (UID-95)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Warning: Can't find object 'data[1]' in design 'div_cnt'. (UID-95)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Warning: Can't find object 'data[0]' in design 'div_cnt'. (UID-95)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Error: Value for list '-from' must have 1 elements. (CMD-036)


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'div_cnt'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01      19.8      0.00       0.0       0.0                          
    0:00:01      19.8      0.00       0.0       0.0                          
    0:00:01      19.8      0.00       0.0       0.0                          
    0:00:01      19.8      0.00       0.0       0.0                          
    0:00:01      19.8      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:01      19.6      0.00       0.0       0.0                          
    0:00:02      19.6      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02      19.6      0.00       0.0       0.0                          
    0:00:02      19.6      0.00       0.0       0.0                          
    0:00:02      19.6      0.00       0.0       0.0                          
    0:00:02      19.6      0.00       0.0       0.0                          
    0:00:02      19.6      0.00       0.0       0.0                          
    0:00:02      19.6      0.00       0.0       0.0                          
    0:00:02      19.6      0.00       0.0       0.0                          
    0:00:02      19.6      0.00       0.0       0.0                          
    0:00:02      19.6      0.00       0.0       0.0                          
    0:00:02      19.6      0.00       0.0       0.0                          
    0:00:02      19.6      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 1
Number_of_outputs 2
Number_of_sequentials 2
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : div_cnt
Version: L-2016.03-SP3
Date   : Tue Mar  5 19:21:35 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U4                        AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U5                        XOR2X1_RVT      saed32rvt_ff1p16v125c
                                                             4.320  
count_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
count_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 4 cells                                               19.569
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/S_RTL_1_netlist.v'.
 
****************************************
Report : area
Design : div_cnt
Version: L-2016.03-SP3
Date   : Tue Mar  5 19:21:35 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                            3
Number of nets:                             6
Number of cells:                            4
Number of combinational cells:              2
Number of sequential cells:                 2
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       3

Combinational area:                  6.353600
Buf/Inv area:                        0.000000
Noncombinational area:              13.215488
Macro/Black Box area:                0.000000
Net Interconnect area:               0.911612

Total cell area:                    19.569088
Total area:                         20.480700
dc_shell> source ../scripts/S_RTL_1.tcl
Removing design 'sync_counter'
Removing design 'div_cnt'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv
Warning:  /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv:87: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 51 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      shift_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 57 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      synch_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 73 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     decode_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 79 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    multiply_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Information: Building the design 'div_cnt'. (HDL-193)

Inferred memory devices in process
        in routine div_cnt line 91 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Running PRESTO HDLC

Inferred memory devices in process
        in routine div_cnt line 91 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Warning: Overwriting design file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/div_cnt.db'. (DDB-24)
Elaborated 1 design.
Current design is now 'div_cnt'.
Error: Value for list '-from' must have 1 elements. (CMD-036)


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'div_cnt'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00      19.8      0.00       0.0       0.0                          
    0:00:00      19.8      0.00       0.0       0.0                          
    0:00:00      19.8      0.00       0.0       0.0                          
    0:00:00      19.8      0.00       0.0       0.0                          
    0:00:00      19.8      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
    0:00:00      19.6      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 1
Number_of_outputs 2
Number_of_sequentials 2
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : div_cnt
Version: L-2016.03-SP3
Date   : Tue Mar  5 19:22:29 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U4                        AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U5                        XOR2X1_RVT      saed32rvt_ff1p16v125c
                                                             4.320  
count_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
count_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 4 cells                                               19.569
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/S_RTL_1_netlist.v'.
 
****************************************
Report : area
Design : div_cnt
Version: L-2016.03-SP3
Date   : Tue Mar  5 19:22:29 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                            3
Number of nets:                             6
Number of cells:                            4
Number of combinational cells:              2
Number of sequential cells:                 2
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       3

Combinational area:                  6.353600
Buf/Inv area:                        0.000000
Noncombinational area:              13.215488
Macro/Black Box area:                0.000000
Net Interconnect area:               0.911612

Total cell area:                    19.569088
Total area:                         20.480700
dc_shell> source ../scripts/S_RTL_1.tcl
Removing design 'sync_counter'
Removing design 'div_cnt'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv
Warning:  /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv:87: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 51 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      shift_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 57 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      synch_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 73 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     decode_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 79 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    multiply_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Information: Building the design 'div_cnt'. (HDL-193)

Inferred memory devices in process
        in routine div_cnt line 91 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list 'source_objects' must have 1 elements. (CMD-036)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'div_cnt'
  Processing 'sync_counter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     149.9      0.00       0.0       0.0                          
    0:00:01     149.9      0.00       0.0       0.0                          
    0:00:01     149.9      0.00       0.0       0.0                          
    0:00:01     149.9      0.00       0.0       0.0                          
    0:00:01     149.9      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 4
Number_of_sequentials 18
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Tue Mar  5 19:23:15 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U3                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U4                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U5                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U6                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U7                        INVX0_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U8                        AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U9                        AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U11                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U12                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
decode_reg[0]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[1]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[2]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[3]             DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
div_cnt                   div_cnt                           20.840  h, n
multiply_reg[0]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[1]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[2]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[3]           DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
shift_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 26 cells                                             147.149
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/S_RTL_1_netlist.v'.
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Tue Mar  5 19:23:15 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                           12
Number of nets:                            43
Number of cells:                           33
Number of combinational cells:             12
Number of sequential cells:                20
Number of macros/black boxes:               0
Number of buf/inv:                          2
Number of references:                       6

Combinational area:                 27.193408
Buf/Inv area:                        2.541440
Noncombinational area:             119.955972
Macro/Black Box area:                0.000000
Net Interconnect area:               7.173287

Total cell area:                   147.149380
Total area:                        154.322667
dc_shell> report_ports
Error: unknown command 'report_ports' (CMD-005)
dc_shell> all_inputs
{fast_clk data[3] data[2] data[1] data[0]}
dc_shell> get_clocks
{fast_clk}
dc_shell> create_generated_clock slow_clk -source fast_clk -divide_by 4
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list 'source_objects' must have 1 elements. (CMD-036)
0
dc_shell> create_generated_clock -help
Usage: create_generated_clock    # create generated clock
        [-name clock_name]     ( name for the clock)
        [-source port_pin_list]
                               (master source from which clock is generated)
        [-master_clock master_clock]
                               (master clock from which clock is generated)
        [-divide_by factor]    (frequency division factor, which is a power of 2)
        [-multiply_by factor]  (frequency multiplication factor, which is a power of 2)
        [-duty_cycle duty_cycle]
                               (high pulse width -in percent - for freq mult clocks)
        [-invert]              (invert clock specification)
        [-preinvert]           (preinvert clock specification)
        [-edges edges]         (integer list of master clock edges)
        [-edge_shift shifts]   (float list of edge shifts)
        [-add]                 (add to the existing clock in port_pin_list)
        [-combinational]       (clock source latency will derive from combinational paths only)
        [-comment comment_string]
                               (SDC comment string)
        source_objects         ( list of ports and/or pins)
dc_shell> man create_generated_clock
2.  Synopsys Commands                                        Command Reference
                            create_generated_clock

NAME
       create_generated_clock
              Creates a generated clock object.

SYNTAX
       string create_generated_clock
               [-name clock_name]
               [-add]
               source_objects
               -source master_pin
               [-master_clock clock]
               [-divide_by divide_factor
                | -multiply_by multiply_factor]
               [-duty_cycle percent]
               [-invert]
               [-preinvert]
               [-edges edge_list]
               [-edge_shift edge_shift_list]
               [-combinational]
               [-comment comment_string]

   Data Types
       clock_name          string
       source_objects      list
       master_pin          list
       clock               string
       divide_factor       integer
       multiply_factor     integer
       percent             float
       edge_list           list
       edge_shift_list     list
       comment_string      string

ARGUMENTS
       -name clock_name
              Specifies  the  name  of the generated clock.  If you do not use
              this option, the clock receives the same name as the first clock
              source specified in the -source option.  If you specify the -add
              option, you must use the -name option and the  clocks  with  the
              same source must have different names.

       -add   Specifies  whether to add this clock to the existing clock or to
              overwrite.  Use this option to capture the case  where  multiple
              generated  clocks  must be specified on the same source, because
              multiple clocks fan into the master pin.  Ideally, one generated
              clock must be specified for each clock that fans into the master
              pin.  If you specify this option, you must also  use  the  -name
              option.

              Defining  multiple  clocks on the same source pin or port causes
              longer runtime and higher memory  usage  than  a  single  clock,
              because the synthesis timing engine explores all possible combi-
              nations of launch and capture clocks.   Use  the  set_false_path
              command  to disable unwanted clock combinations.  This option is
              ignored by default, unless multiple clocks analysis  is  enabled
              by setting the timing_enable_multiple_clocks_per_reg variable to
              true.

       source_objects
              Specifies a list of ports or pins  defined  as  generated  clock
              source objects.

       -source master_pin
              Specifies  the  master clock pin, which is either a master clock
              source pin or a pin in the fanout of the master clock and  driv-
              ing  the  generated clock definition pin.  The clock waveform at
              the master pin is used for deriving the  generated  clock  wave-
              form.

       -master_clock clock
              Specifies  the  master clock to be used for this generated clock
              if multiple clocks fan into the master pin.

       -divide_by divide_factor
              Specifies the frequency division factor.  If  the  divide_factor
              is  2, the generated clock period is twice as long as the master
              clock period.

       -multiply_by multiply_factor
              Specifies the frequency multiplication factor.   If  the  multi-
              ply_factor  is  3, the period is one third as long as the master
              clock period.

       -duty_cycle percent
              Specifies the duty cycle (in percent), if frequency  multiplica-
              tion  is  used.   This  is a number between 0 and 100.  The duty
              cycle is the high pulse width.

       -invert
              Inverts the generated clock signal  regardless  of  whether  the
              sense  of  the  source  clock on the master pin is unate or non-
              unate (in case of frequency multiplication and division).

       -preinvert
              Creates a generated clock based on  the  inverted  clock  signal
              only  when  the  source  clock on the master pin has a non-unate
              sense, or the generated clock will not be inverted just as  this
              option  has  not  been  specified.   The  difference between the
              -invert option and the -preinvert option  is  that  the  -invert
              option  first creates the generated clock, then inverts the sig-
              nal, and the -preinvert option first  inverts  the  signal,  and
              then creates the generated clock signal.

       -edges edge_list
              Specifies  a list of positive integers that represents the edges
              from the source clock that are to form the edges of  the  gener-
              ated clock.  The edges are interpreted as alternating rising and
              falling edges and each edge must be not less than  its  previous
              edge.   The  number  of edges must be an odd number and not less
              than 3 to make one full clock cycle of the generated clock wave-
              form.   The  first edge must be greater than or equal to 1.  For
              example, 1 represents the first source edge,  2  represents  the
              second source edge, and so on.

       -edge_shift edge_shift_list
              Specifies  a  list of floating-point numbers that represents the
              amount of shift, in library time units, that the specified edges
              are to undergo to yield the final generated clock waveform.  The
              number of edge shifts specified must be equal to the  number  of
              edges  specified.   The values can be positive or negative, with
              positive indicating a shift later in time, and negative a  shift
              earlier  in time.  For example, 1 indicates that the correspond-
              ing edge is to be shifted by 1 library time unit.

       -combinational
              Specifies that the source latency paths for this type of  gener-
              ated clock only includes the logic where the master clock propa-
              gates along combinational paths.  The source latency paths  will
              not  flow  through  sequential  element  clock pins, transparent
              latch data pins, or the source pins of other generated clocks.

       -comment comment_string
              Allows the command to accept a comment string. The  tool  honors
              the  annotation and preserves it with the SDC object so that the
              exact string is written out when the constraint is  written  out
              when  you use the write_sdc or write_script command. The comment
              remains intact through the synthesis, place-and-route, and  tim-
              ing-analysis flows.

DESCRIPTION
       The  create_generated_clock command creates a generated clock object in
       the current design.  This command defines a list of objects  as  gener-
       ated  clock  sources in the current design.  You can specify a pin or a
       port as a generated clock object.  The command also specifies the clock
       source from which it is generated.  The advantage of using this command
       is that whenever the master clock changes, the generated clock  changes
       automatically.

       The  generated  clock  can be created as a frequency-divided clock with
       the -divide_by option, a frequency-multiplied clock with  -multiply_by,
       or  an  edge-derived  clock  with  -edges.  In addition, the frequency-
       divided or frequency-multiplied clock can be inverted with the  -invert
       option.   The  shifting of edges of the edge-derived clock is specified
       with the -edge_shift option.  The -edge_shift option is used for inten-
       tional  edge shifts and not for clock latency.  If a generated clock is
       specified with a divide_factor that is a power of 2 (1, 2, 4, ...), the
       rising edges of the master clock are used to determine the edges of the
       generated clock.  If the divide_factor is not a power of 2,  the  edges
       are scaled from the master clock edges.

       Using  create_generated_clock  on  an  existing  generated_clock object
       overwrites the attributes of the generated_clock object.

       The generated_clock objects are expanded to real clocks at the time  of
       analysis.

       The following commands can reference the generated_clock:

         set_clock_latency
         set_clock_uncertainty
         set_propagated_clock
         set_clock_transition

       To  display  information  about  generated clocks, use the report_clock
       command.

   Multicorner-Multimode Support
       This command uses information from the current scenario only.

EXAMPLES
       The following example creates a frequency -divide_by 2 generated clock:

         prompt> create_generated_clock -divide_by 2 \
                 -source CLK [get_pins test]

       The following example creates a frequency -divide_by 3 generated clock.
       If the master clock period is 30, and the master waveform is  {24  36},
       the generated clock period is 90 with waveform {72 108}.

         prompt> create_generated_clock -divide_by 3 \
                 -source CLK [get_pins div3/Q]

       The  following  example  creates  a  frequency -multiply_by 2 generated
       clock with a duty cycle of 60%:

         prompt> create_generated_clock -multiply_by 2 \
                 -duty_cycle 60 -source CLK [get_pins test1]

       The following example creates  a  frequency  -multiply_by  3  generated
       clock  with  a duty cycle equal to the master clock duty cycle.  If the
       master clock period is 30, and the master waveform is {24 36}, the gen-
       erated clock period is 10 with waveform {8 12}.

         prompt> create_generated_clock -multiply_by 3 \
                 -source CLK [get_pins div3/Q]

       The  following  example creates a generated clock whose edges are edges
       1, 3, and 5 of the master clock source.  If the master clock period  is
       30,  and  the master waveform is {24 36}, the generated clock period is
       60 with waveform {24, 54}.

         prompt> create_generated_clock -edges {1 3 5} \
                 -source CLK [get_pins test2]

       The following example shows the generated clock in the previous example
       with  each  derived  edge  shifted by 1 time unit.  If the master clock
       period is 30, and the master waveform is {24 36}, the  generated  clock
       period is 60 with waveform {25, 55}.

         prompt> create_generated_clock -edges {1 3 5} \
                 -edge_shift {1 1 1} -source CLK [get_pins test2]

       The following example creates an inverted clock:

         prompt> create_generated_clock -divide_by 2 -invert

SEE ALSO
       check_timing(2)
       create_clock(2)
       get_generated_clocks(2)
       remove_generated_clock(2)
       report_clock(2)
       set_clock_latency(2)
       set_clock_transition(2)
       set_clock_uncertainty(2)
       set_propagated_clock(2)
       timing_enable_multiple_clocks_per_reg(3)

                          Version L-2016.03-SP3
            Copyright (c) 2016 Synopsys, Inc. All rights reserved.
dc_shell> start_gui
Current design is 'sync_counter'.
Current design is 'sync_counter'.
dc_shell> create_generated_clock slow_clk -source fast_clk -divide_by 4 [get_pins div_cnt/slow_clk]
Error: extra positional option '_sel3419' (CMD-012)
dc_shell> create_generated_clock slow_clk -source fast_clk -divide_by 4 [get_pins div_cnt]
Warning: Can't find object 'div_cnt' in design 'sync_counter'. (UID-95)
Error: extra positional option '' (CMD-012)
dc_shell> create_generated_clock slow_clk -source fast_clk -divide_by 4 [get_pins div_cnt/U5]
Warning: Can't find object 'div_cnt/U5' in design 'sync_counter'. (UID-95)
Error: extra positional option '' (CMD-012)
dc_shell> start_gui
dc_shell> source ../scripts/S_RTL_1.tcl
Removing design 'sync_counter'
Removing design 'div_cnt'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv
Warning:  /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv:87: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 51 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      shift_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 57 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      synch_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 73 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     decode_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 79 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    multiply_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Information: Building the design 'div_cnt'. (HDL-193)
Warning:  /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv:91: Net slow_clk or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv:91: Net en or a directly connected net may be driven by more than one process or block. (ELAB-405)

Inferred memory devices in process
        in routine div_cnt line 91 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|    slow_clk_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       en_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Error:  /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv:91: Net 'slow_clk' or a directly connected net is driven by more than one source, and not all drivers are three-state. (ELAB-366)
Error:  /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv:91: Net 'en' or a directly connected net is driven by more than one source, and not all drivers are three-state. (ELAB-366)
*** Presto compilation terminated with 2 errors. ***
Information: Building the design 'div_cnt'. (HDL-193)
Warning: Design 'sync_counter' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'sync_counter' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'sync_counter' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Can't find object 'div_cnt' in design 'sync_counter'. (UID-95)
Error: extra positional option '' (CMD-012)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
Warning: Design 'sync_counter' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'sync_counter' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'sync_counter' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'sync_counter' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)

Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'sync_counter'
Information: Building the design 'div_cnt'. (HDL-193)
Warning:  /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv:91: Net slow_clk or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv:91: Net en or a directly connected net may be driven by more than one process or block. (ELAB-405)

Inferred memory devices in process
        in routine div_cnt line 91 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|    slow_clk_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       en_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Error:  /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv:91: Net 'slow_clk' or a directly connected net is driven by more than one source, and not all drivers are three-state. (ELAB-366)
Error:  /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv:91: Net 'en' or a directly connected net is driven by more than one source, and not all drivers are three-state. (ELAB-366)
*** Presto compilation terminated with 2 errors. ***
Information: Building the design 'div_cnt'. (HDL-193)
Warning: Unable to resolve reference 'div_cnt' in 'sync_counter'. (LINK-5)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     131.4      0.00       0.0       0.0                          
    0:00:01     131.4      0.00       0.0       0.0                          
    0:00:01     131.4      0.00       0.0       0.0                          
    0:00:01     131.4      0.00       0.0       0.0                          
    0:00:01     131.4      0.00       0.0       0.0                          
    0:00:01     131.4      0.00       0.0       0.0                          
    0:00:01     131.4      0.00       0.0       0.0                          
    0:00:01     131.4      0.00       0.0       0.0                          
    0:00:01     131.4      0.00       0.0       0.0                          
    0:00:01     131.4      0.00       0.0       0.0                          
    0:00:01     131.4      0.00       0.0       0.0                          
    0:00:01     131.4      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     131.4      0.00       0.0       0.0                          
    0:00:01     131.4      0.00       0.0       0.0                          
    0:00:01     130.1      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     130.1      0.00       0.0       0.0                          
    0:00:01     130.1      0.00       0.0       0.0                          
    0:00:01     128.9      0.00       0.0       0.0                          
    0:00:01     128.9      0.00       0.0       0.0                          
    0:00:01     128.9      0.00       0.0       0.0                          
    0:00:01     128.9      0.00       0.0       0.0                          
    0:00:01     128.9      0.00       0.0       0.0                          
    0:00:01     128.9      0.00       0.0       0.0                          
    0:00:01     128.9      0.00       0.0       0.0                          
    0:00:01     128.9      0.00       0.0       0.0                          
    0:00:01     128.9      0.00       0.0       0.0                          
    0:00:01     128.9      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 4
Warning: Design 'sync_counter' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'sync_counter' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Number_of_sequentials 16
Warning: Design 'sync_counter' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Tue Mar  5 19:34:22 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U3                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U4                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U5                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U6                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U7                        INVX0_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U8                        NAND2X0_RVT     saed32rvt_ff1p16v125c
                                                             1.525  
U9                        AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U10                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U12                       OR2X1_RVT       saed32rvt_ff1p16v125c
                                                             2.033  
U13                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U14                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
decode_reg[0]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[1]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[2]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[3]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
div_cnt                   div_cnt                            0.000  b
multiply_reg[0]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[1]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[2]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[3]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 28 cells                                             128.851
Warning: Design 'sync_counter' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/S_RTL_1_netlist.v'.
Warning: Design 'sync_counter' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Tue Mar  5 19:34:22 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                            9
Number of nets:                            35
Number of cells:                           28
Number of combinational cells:             11
Number of sequential cells:                17
Number of macros/black boxes:               0
Number of buf/inv:                          1
Number of references:                       7

Combinational area:                 23.127105
Buf/Inv area:                        1.270720
Noncombinational area:             105.723907
Macro/Black Box area:                0.000000
Net Interconnect area:               6.537997

Total cell area:                   128.851012
Total area:                        135.389009

Information: This design contains black box (unknown) components. (RPT-8)
dc_shell> 