**Verilog-AMS**是[Verilog](../Page/Verilog.md "wikilink")[硬件描述语言](../Page/硬件描述语言.md "wikilink")的一个衍生。它包含了[模拟和](../Page/模拟电路.md "wikilink")[混合信号扩展模块](https://zh.wikipedia.org/wiki/混合訊號積體電路 "wikilink")，以实现对于模拟电路和混合信号系统行为的描述。它扩展了Verilog、SystemVerilog等的事件驱动[仿真器的回路](../Page/电子电路仿真.md "wikilink")，通过使用一个连续时间仿真器，可以在模拟域（）上求解微分方程。模拟事件可以触发数字行为，反之亦可。\[1\]

## 参考文献

## 外部链接

  - I. Miller and T. Cassagnes, "Verilog-AMS Eases Mixed Mode Signal Simulation," *Technical Proceedings of the 2000 International Conference on Modeling and Simulation of Microsystems*, pp. 305-308, Available: <https://web.archive.org/web/20070927051749/http://www.nsti.org/publ/MSM2000/T31.01.pdf>

### 一般的资料

  - [Accellera Verilog Analog Mixed-Signal Group](https://web.archive.org/web/20120723015901/http://www.verilog.org/verilog-ams/)
  - [verilog-ams.com](http://www.verilog-ams.com)
  - [The Designer's Guide Community, Verilog-A/MS](http://www.designers-guide.org/VerilogAMS/) — Examples of models written in Verilog-AMS\]
  - [EDA.ORG AMS Wiki](http://www.eda.org/twiki/bin/view.cgi/VerilogAMS) - Issues, future development, SystemVerilog integration

### 开源资料

  - [OpenVAMS, a Open-Source VerilogAMS-1.3 Parser with internal VPI-like representation](http://ovams.sourceforge.net/)
  - [V2000 project - Verilog-AMS parser & elaborator](http://www.v-ms.com/)

[Category:硬件描述语言](https://zh.wikipedia.org/wiki/Category:硬件描述语言 "wikilink")

1.  Scheduling semantics are specified in the Verilog/AMS Language Reference Manual, section 8.