

================================================================
== Vitis HLS Report for 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2'
================================================================
* Date:           Fri Apr  4 16:48:05 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        Crypto
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.00 ns|  3.840 ns|     1.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                   |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                     |
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |     4099|     4099|  24.594 us|  24.594 us|  4097|  4097|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                 Loop Name                 |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP  |     4097|     4097|         3|          1|          1|  4096|       yes|
        +-------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     124|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|     357|      63|    -|
|Register         |        -|     -|     109|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     466|     187|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2060|  2800|  607200|  303600|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln76_1_fu_277_p2              |         +|   0|  0|  14|           7|           1|
    |add_ln76_fu_256_p2                |         +|   0|  0|  20|          13|           1|
    |add_ln78_1_fu_319_p2              |         +|   0|  0|  14|           7|           1|
    |add_ln78_fu_343_p2                |         +|   0|  0|  10|          10|          10|
    |add_ln80_fu_335_p2                |         +|   0|  0|  10|          10|           8|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln76_fu_250_p2               |      icmp|   0|  0|  21|          13|          14|
    |icmp_ln78_fu_283_p2               |      icmp|   0|  0|  15|           7|           8|
    |select_ln76_1_fu_297_p3           |    select|   0|  0|   7|           1|           7|
    |select_ln76_fu_289_p3             |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 124|          72|          55|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |DataInStream_TDATA_blk_n                |   9|          2|    1|          2|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten40_load  |   9|          2|   13|         26|
    |indvar_flatten40_fu_106                 |   9|          2|   13|         26|
    |j_fu_102                                |   9|          2|    7|         14|
    |k_fu_98                                 |   9|          2|    7|         14|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  63|         14|   43|         86|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |DataStreamReg_data_reg_398                |  32|   0|   32|          0|
    |DataStreamReg_data_reg_398_pp0_iter1_reg  |  32|   0|   32|          0|
    |ap_CS_fsm                                 |   1|   0|    1|          0|
    |ap_done_reg                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg          |   1|   0|    1|          0|
    |indvar_flatten40_fu_106                   |  13|   0|   13|          0|
    |j_fu_102                                  |   7|   0|    7|          0|
    |k_fu_98                                   |   7|   0|    7|          0|
    |select_ln76_1_reg_410                     |   7|   0|    7|          0|
    |trunc_ln78_reg_415                        |   3|   0|    3|          0|
    |trunc_ln79_2_reg_420                      |   3|   0|    3|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     | 109|   0|  109|          0|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                       Source Object                       |    C Type    |
+---------------------+-----+-----+------------+-----------------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2|  return value|
|DataInStream_TVALID  |   in|    1|        axis|                                      DataInStream_V_data_V|       pointer|
|DataInStream_TDATA   |   in|   32|        axis|                                      DataInStream_V_data_V|       pointer|
|empty                |   in|   10|     ap_none|                                                      empty|        scalar|
|DataRAM_address0     |  out|   13|   ap_memory|                                                    DataRAM|         array|
|DataRAM_ce0          |  out|    1|   ap_memory|                                                    DataRAM|         array|
|DataRAM_we0          |  out|    1|   ap_memory|                                                    DataRAM|         array|
|DataRAM_d0           |  out|   32|   ap_memory|                                                    DataRAM|         array|
|DataRAM_1_address0   |  out|   13|   ap_memory|                                                  DataRAM_1|         array|
|DataRAM_1_ce0        |  out|    1|   ap_memory|                                                  DataRAM_1|         array|
|DataRAM_1_we0        |  out|    1|   ap_memory|                                                  DataRAM_1|         array|
|DataRAM_1_d0         |  out|   32|   ap_memory|                                                  DataRAM_1|         array|
|DataRAM_2_address0   |  out|   13|   ap_memory|                                                  DataRAM_2|         array|
|DataRAM_2_ce0        |  out|    1|   ap_memory|                                                  DataRAM_2|         array|
|DataRAM_2_we0        |  out|    1|   ap_memory|                                                  DataRAM_2|         array|
|DataRAM_2_d0         |  out|   32|   ap_memory|                                                  DataRAM_2|         array|
|DataRAM_3_address0   |  out|   13|   ap_memory|                                                  DataRAM_3|         array|
|DataRAM_3_ce0        |  out|    1|   ap_memory|                                                  DataRAM_3|         array|
|DataRAM_3_we0        |  out|    1|   ap_memory|                                                  DataRAM_3|         array|
|DataRAM_3_d0         |  out|   32|   ap_memory|                                                  DataRAM_3|         array|
|DataRAM_4_address0   |  out|   13|   ap_memory|                                                  DataRAM_4|         array|
|DataRAM_4_ce0        |  out|    1|   ap_memory|                                                  DataRAM_4|         array|
|DataRAM_4_we0        |  out|    1|   ap_memory|                                                  DataRAM_4|         array|
|DataRAM_4_d0         |  out|   32|   ap_memory|                                                  DataRAM_4|         array|
|DataRAM_5_address0   |  out|   13|   ap_memory|                                                  DataRAM_5|         array|
|DataRAM_5_ce0        |  out|    1|   ap_memory|                                                  DataRAM_5|         array|
|DataRAM_5_we0        |  out|    1|   ap_memory|                                                  DataRAM_5|         array|
|DataRAM_5_d0         |  out|   32|   ap_memory|                                                  DataRAM_5|         array|
|DataRAM_6_address0   |  out|   13|   ap_memory|                                                  DataRAM_6|         array|
|DataRAM_6_ce0        |  out|    1|   ap_memory|                                                  DataRAM_6|         array|
|DataRAM_6_we0        |  out|    1|   ap_memory|                                                  DataRAM_6|         array|
|DataRAM_6_d0         |  out|   32|   ap_memory|                                                  DataRAM_6|         array|
|DataRAM_7_address0   |  out|   13|   ap_memory|                                                  DataRAM_7|         array|
|DataRAM_7_ce0        |  out|    1|   ap_memory|                                                  DataRAM_7|         array|
|DataRAM_7_we0        |  out|    1|   ap_memory|                                                  DataRAM_7|         array|
|DataRAM_7_d0         |  out|   32|   ap_memory|                                                  DataRAM_7|         array|
|DataInStream_TREADY  |  out|    1|        axis|                                      DataInStream_V_last_V|       pointer|
|DataInStream_TLAST   |   in|    1|        axis|                                      DataInStream_V_last_V|       pointer|
|DataInStream_TKEEP   |   in|    4|        axis|                                      DataInStream_V_keep_V|       pointer|
|DataInStream_TSTRB   |   in|    4|        axis|                                      DataInStream_V_strb_V|       pointer|
+---------------------+-----+-----+------------+-----------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.87>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [HLS/src/Crypto1.cpp:78]   --->   Operation 6 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [HLS/src/Crypto1.cpp:76]   --->   Operation 7 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten40 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %DataInStream_V_data_V, i4 %DataInStream_V_keep_V, i4 %DataInStream_V_strb_V, i1 0, i1 %DataInStream_V_last_V, i1 0, i1 0, void @empty_3"   --->   Operation 9 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %DataInStream_V_last_V, void @empty_25, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %DataInStream_V_strb_V, void @empty_25, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %DataInStream_V_keep_V, void @empty_25, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %DataInStream_V_data_V, void @empty_25, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %empty"   --->   Operation 14 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.80ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten40"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.80>
ST_1 : Operation 16 [1/1] (0.80ns)   --->   "%store_ln76 = store i7 0, i7 %j" [HLS/src/Crypto1.cpp:76]   --->   Operation 16 'store' 'store_ln76' <Predicate = true> <Delay = 0.80>
ST_1 : Operation 17 [1/1] (0.80ns)   --->   "%store_ln78 = store i7 0, i7 %k" [HLS/src/Crypto1.cpp:78]   --->   Operation 17 'store' 'store_ln78' <Predicate = true> <Delay = 0.80>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln76 = br void %for.inc.2" [HLS/src/Crypto1.cpp:76]   --->   Operation 18 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten40_load = load i13 %indvar_flatten40" [HLS/src/Crypto1.cpp:76]   --->   Operation 19 'load' 'indvar_flatten40_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.26ns)   --->   "%icmp_ln76 = icmp_eq  i13 %indvar_flatten40_load, i13 4096" [HLS/src/Crypto1.cpp:76]   --->   Operation 20 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.26ns)   --->   "%add_ln76 = add i13 %indvar_flatten40_load, i13 1" [HLS/src/Crypto1.cpp:76]   --->   Operation 21 'add' 'add_ln76' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %for.inc15.2, void %sw.epilog.loopexit.exitStub" [HLS/src/Crypto1.cpp:76]   --->   Operation 22 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.25ns)   --->   "%empty_616 = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %DataInStream_V_data_V, i4 %DataInStream_V_keep_V, i4 %DataInStream_V_strb_V, i1 %DataInStream_V_last_V" [HLS/src/Crypto1.cpp:79]   --->   Operation 23 'read' 'empty_616' <Predicate = (!icmp_ln76)> <Delay = 0.25> <CoreInst = "regslice">   --->   Core 136 'regslice' <Latency = 0> <II = 1> <Delay = 1.15> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%DataStreamReg_data = extractvalue i41 %empty_616" [HLS/src/Crypto1.cpp:79]   --->   Operation 24 'extractvalue' 'DataStreamReg_data' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.80ns)   --->   "%store_ln76 = store i13 %add_ln76, i13 %indvar_flatten40" [HLS/src/Crypto1.cpp:76]   --->   Operation 25 'store' 'store_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.80>

State 2 <SV = 1> <Delay = 3.76>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%k_load = load i7 %k" [HLS/src/Crypto1.cpp:78]   --->   Operation 26 'load' 'k_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [HLS/src/Crypto1.cpp:76]   --->   Operation 27 'load' 'j_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.23ns)   --->   "%add_ln76_1 = add i7 %j_load, i7 1" [HLS/src/Crypto1.cpp:76]   --->   Operation 28 'add' 'add_ln76_1' <Predicate = true> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.23ns)   --->   "%icmp_ln78 = icmp_eq  i7 %k_load, i7 64" [HLS/src/Crypto1.cpp:78]   --->   Operation 29 'icmp' 'icmp_ln78' <Predicate = true> <Delay = 1.23> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.48ns)   --->   "%select_ln76 = select i1 %icmp_ln78, i7 0, i7 %k_load" [HLS/src/Crypto1.cpp:76]   --->   Operation 30 'select' 'select_ln76' <Predicate = true> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.48ns)   --->   "%select_ln76_1 = select i1 %icmp_ln78, i7 %add_ln76_1, i7 %j_load" [HLS/src/Crypto1.cpp:76]   --->   Operation 31 'select' 'select_ln76_1' <Predicate = true> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln78 = trunc i7 %select_ln76" [HLS/src/Crypto1.cpp:78]   --->   Operation 32 'trunc' 'trunc_ln78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln79_2 = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %select_ln76, i32 3, i32 5" [HLS/src/Crypto1.cpp:79]   --->   Operation 33 'partselect' 'trunc_ln79_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.21ns)   --->   "%switch_ln80 = switch i3 %trunc_ln79_2, void %arrayidx1467.2.case.7, i3 0, void %arrayidx1467.2.case.0, i3 1, void %arrayidx1467.2.case.1, i3 2, void %arrayidx1467.2.case.2, i3 3, void %arrayidx1467.2.case.3, i3 4, void %arrayidx1467.2.case.4, i3 5, void %arrayidx1467.2.case.5, i3 6, void %arrayidx1467.2.case.6" [HLS/src/Crypto1.cpp:80]   --->   Operation 34 'switch' 'switch_ln80' <Predicate = true> <Delay = 1.21>
ST_2 : Operation 35 [1/1] (1.23ns)   --->   "%add_ln78_1 = add i7 %select_ln76, i7 1" [HLS/src/Crypto1.cpp:78]   --->   Operation 35 'add' 'add_ln78_1' <Predicate = true> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.80ns)   --->   "%store_ln76 = store i7 %select_ln76_1, i7 %j" [HLS/src/Crypto1.cpp:76]   --->   Operation 36 'store' 'store_ln76' <Predicate = true> <Delay = 0.80>
ST_2 : Operation 37 [1/1] (0.80ns)   --->   "%store_ln78 = store i7 %add_ln78_1, i7 %k" [HLS/src/Crypto1.cpp:78]   --->   Operation 37 'store' 'store_ln78' <Predicate = true> <Delay = 0.80>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln78 = br void %for.inc.2" [HLS/src/Crypto1.cpp:78]   --->   Operation 38 'br' 'br_ln78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.80ns)   --->   "%ret_ln0 = ret"   --->   Operation 71 'ret' 'ret_ln0' <Predicate = (icmp_ln76)> <Delay = 0.80>

State 3 <SV = 2> <Delay = 3.83>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_str"   --->   Operation 39 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 40 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln80 = add i10 %tmp, i10 128" [HLS/src/Crypto1.cpp:80]   --->   Operation 41 'add' 'add_ln80' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i7 %select_ln76_1" [HLS/src/Crypto1.cpp:80]   --->   Operation 42 'zext' 'zext_ln80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.84ns) (root node of TernaryAdder)   --->   "%add_ln78 = add i10 %add_ln80, i10 %zext_ln80" [HLS/src/Crypto1.cpp:78]   --->   Operation 43 'add' 'add_ln78' <Predicate = true> <Delay = 1.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%specpipeline_ln79 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_5" [HLS/src/Crypto1.cpp:79]   --->   Operation 44 'specpipeline' 'specpipeline_ln79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %add_ln78, i3 %trunc_ln78" [HLS/src/Crypto1.cpp:80]   --->   Operation 45 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln80_1 = zext i13 %tmp_s" [HLS/src/Crypto1.cpp:80]   --->   Operation 46 'zext' 'zext_ln80_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%DataRAM_addr = getelementptr i32 %DataRAM, i64 0, i64 %zext_ln80_1" [HLS/src/Crypto1.cpp:80]   --->   Operation 47 'getelementptr' 'DataRAM_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%DataRAM_1_addr = getelementptr i32 %DataRAM_1, i64 0, i64 %zext_ln80_1" [HLS/src/Crypto1.cpp:80]   --->   Operation 48 'getelementptr' 'DataRAM_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%DataRAM_2_addr = getelementptr i32 %DataRAM_2, i64 0, i64 %zext_ln80_1" [HLS/src/Crypto1.cpp:80]   --->   Operation 49 'getelementptr' 'DataRAM_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%DataRAM_3_addr = getelementptr i32 %DataRAM_3, i64 0, i64 %zext_ln80_1" [HLS/src/Crypto1.cpp:80]   --->   Operation 50 'getelementptr' 'DataRAM_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%DataRAM_4_addr = getelementptr i32 %DataRAM_4, i64 0, i64 %zext_ln80_1" [HLS/src/Crypto1.cpp:80]   --->   Operation 51 'getelementptr' 'DataRAM_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%DataRAM_5_addr = getelementptr i32 %DataRAM_5, i64 0, i64 %zext_ln80_1" [HLS/src/Crypto1.cpp:80]   --->   Operation 52 'getelementptr' 'DataRAM_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%DataRAM_6_addr = getelementptr i32 %DataRAM_6, i64 0, i64 %zext_ln80_1" [HLS/src/Crypto1.cpp:80]   --->   Operation 53 'getelementptr' 'DataRAM_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%DataRAM_7_addr = getelementptr i32 %DataRAM_7, i64 0, i64 %zext_ln80_1" [HLS/src/Crypto1.cpp:80]   --->   Operation 54 'getelementptr' 'DataRAM_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.99ns)   --->   "%store_ln80 = store i32 %DataStreamReg_data, i13 %DataRAM_6_addr" [HLS/src/Crypto1.cpp:80]   --->   Operation 55 'store' 'store_ln80' <Predicate = (trunc_ln79_2 == 6)> <Delay = 1.99> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln80 = br void %arrayidx1467.2.exit" [HLS/src/Crypto1.cpp:80]   --->   Operation 56 'br' 'br_ln80' <Predicate = (trunc_ln79_2 == 6)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (1.99ns)   --->   "%store_ln80 = store i32 %DataStreamReg_data, i13 %DataRAM_5_addr" [HLS/src/Crypto1.cpp:80]   --->   Operation 57 'store' 'store_ln80' <Predicate = (trunc_ln79_2 == 5)> <Delay = 1.99> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln80 = br void %arrayidx1467.2.exit" [HLS/src/Crypto1.cpp:80]   --->   Operation 58 'br' 'br_ln80' <Predicate = (trunc_ln79_2 == 5)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (1.99ns)   --->   "%store_ln80 = store i32 %DataStreamReg_data, i13 %DataRAM_4_addr" [HLS/src/Crypto1.cpp:80]   --->   Operation 59 'store' 'store_ln80' <Predicate = (trunc_ln79_2 == 4)> <Delay = 1.99> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln80 = br void %arrayidx1467.2.exit" [HLS/src/Crypto1.cpp:80]   --->   Operation 60 'br' 'br_ln80' <Predicate = (trunc_ln79_2 == 4)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (1.99ns)   --->   "%store_ln80 = store i32 %DataStreamReg_data, i13 %DataRAM_3_addr" [HLS/src/Crypto1.cpp:80]   --->   Operation 61 'store' 'store_ln80' <Predicate = (trunc_ln79_2 == 3)> <Delay = 1.99> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln80 = br void %arrayidx1467.2.exit" [HLS/src/Crypto1.cpp:80]   --->   Operation 62 'br' 'br_ln80' <Predicate = (trunc_ln79_2 == 3)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (1.99ns)   --->   "%store_ln80 = store i32 %DataStreamReg_data, i13 %DataRAM_2_addr" [HLS/src/Crypto1.cpp:80]   --->   Operation 63 'store' 'store_ln80' <Predicate = (trunc_ln79_2 == 2)> <Delay = 1.99> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln80 = br void %arrayidx1467.2.exit" [HLS/src/Crypto1.cpp:80]   --->   Operation 64 'br' 'br_ln80' <Predicate = (trunc_ln79_2 == 2)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (1.99ns)   --->   "%store_ln80 = store i32 %DataStreamReg_data, i13 %DataRAM_1_addr" [HLS/src/Crypto1.cpp:80]   --->   Operation 65 'store' 'store_ln80' <Predicate = (trunc_ln79_2 == 1)> <Delay = 1.99> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln80 = br void %arrayidx1467.2.exit" [HLS/src/Crypto1.cpp:80]   --->   Operation 66 'br' 'br_ln80' <Predicate = (trunc_ln79_2 == 1)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (1.99ns)   --->   "%store_ln80 = store i32 %DataStreamReg_data, i13 %DataRAM_addr" [HLS/src/Crypto1.cpp:80]   --->   Operation 67 'store' 'store_ln80' <Predicate = (trunc_ln79_2 == 0)> <Delay = 1.99> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln80 = br void %arrayidx1467.2.exit" [HLS/src/Crypto1.cpp:80]   --->   Operation 68 'br' 'br_ln80' <Predicate = (trunc_ln79_2 == 0)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (1.99ns)   --->   "%store_ln80 = store i32 %DataStreamReg_data, i13 %DataRAM_7_addr" [HLS/src/Crypto1.cpp:80]   --->   Operation 69 'store' 'store_ln80' <Predicate = (trunc_ln79_2 == 7)> <Delay = 1.99> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln80 = br void %arrayidx1467.2.exit" [HLS/src/Crypto1.cpp:80]   --->   Operation 70 'br' 'br_ln80' <Predicate = (trunc_ln79_2 == 7)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ DataRAM]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ DataRAM_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ DataRAM_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ DataRAM_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ DataRAM_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ DataRAM_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ DataRAM_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ DataRAM_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ DataInStream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ DataInStream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ DataInStream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ DataInStream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k                       (alloca             ) [ 0110]
j                       (alloca             ) [ 0110]
indvar_flatten40        (alloca             ) [ 0100]
specaxissidechannel_ln0 (specaxissidechannel) [ 0000]
specinterface_ln0       (specinterface      ) [ 0000]
specinterface_ln0       (specinterface      ) [ 0000]
specinterface_ln0       (specinterface      ) [ 0000]
specinterface_ln0       (specinterface      ) [ 0000]
tmp                     (read               ) [ 0111]
store_ln0               (store              ) [ 0000]
store_ln76              (store              ) [ 0000]
store_ln78              (store              ) [ 0000]
br_ln76                 (br                 ) [ 0000]
indvar_flatten40_load   (load               ) [ 0000]
icmp_ln76               (icmp               ) [ 0110]
add_ln76                (add                ) [ 0000]
br_ln76                 (br                 ) [ 0000]
empty_616               (read               ) [ 0000]
DataStreamReg_data      (extractvalue       ) [ 0111]
store_ln76              (store              ) [ 0000]
k_load                  (load               ) [ 0000]
j_load                  (load               ) [ 0000]
add_ln76_1              (add                ) [ 0000]
icmp_ln78               (icmp               ) [ 0000]
select_ln76             (select             ) [ 0000]
select_ln76_1           (select             ) [ 0101]
trunc_ln78              (trunc              ) [ 0101]
trunc_ln79_2            (partselect         ) [ 0101]
switch_ln80             (switch             ) [ 0000]
add_ln78_1              (add                ) [ 0000]
store_ln76              (store              ) [ 0000]
store_ln78              (store              ) [ 0000]
br_ln78                 (br                 ) [ 0000]
specloopname_ln0        (specloopname       ) [ 0000]
speclooptripcount_ln0   (speclooptripcount  ) [ 0000]
add_ln80                (add                ) [ 0000]
zext_ln80               (zext               ) [ 0000]
add_ln78                (add                ) [ 0000]
specpipeline_ln79       (specpipeline       ) [ 0000]
tmp_s                   (bitconcatenate     ) [ 0000]
zext_ln80_1             (zext               ) [ 0000]
DataRAM_addr            (getelementptr      ) [ 0000]
DataRAM_1_addr          (getelementptr      ) [ 0000]
DataRAM_2_addr          (getelementptr      ) [ 0000]
DataRAM_3_addr          (getelementptr      ) [ 0000]
DataRAM_4_addr          (getelementptr      ) [ 0000]
DataRAM_5_addr          (getelementptr      ) [ 0000]
DataRAM_6_addr          (getelementptr      ) [ 0000]
DataRAM_7_addr          (getelementptr      ) [ 0000]
store_ln80              (store              ) [ 0000]
br_ln80                 (br                 ) [ 0000]
store_ln80              (store              ) [ 0000]
br_ln80                 (br                 ) [ 0000]
store_ln80              (store              ) [ 0000]
br_ln80                 (br                 ) [ 0000]
store_ln80              (store              ) [ 0000]
br_ln80                 (br                 ) [ 0000]
store_ln80              (store              ) [ 0000]
br_ln80                 (br                 ) [ 0000]
store_ln80              (store              ) [ 0000]
br_ln80                 (br                 ) [ 0000]
store_ln80              (store              ) [ 0000]
br_ln80                 (br                 ) [ 0000]
store_ln80              (store              ) [ 0000]
br_ln80                 (br                 ) [ 0000]
ret_ln0                 (ret                ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="empty">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="DataRAM">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="DataRAM_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="DataRAM_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="DataRAM_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="DataRAM_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="DataRAM_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="DataRAM_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="DataRAM_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="DataInStream_V_data_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataInStream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="DataInStream_V_keep_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataInStream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="DataInStream_V_strb_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataInStream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="DataInStream_V_last_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataInStream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="k_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="j_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="indvar_flatten40_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten40/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="tmp_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="10" slack="0"/>
<pin id="112" dir="0" index="1" bw="10" slack="0"/>
<pin id="113" dir="1" index="2" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="empty_616_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="41" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="0" index="2" bw="4" slack="0"/>
<pin id="120" dir="0" index="3" bw="4" slack="0"/>
<pin id="121" dir="0" index="4" bw="1" slack="0"/>
<pin id="122" dir="1" index="5" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_616/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="DataRAM_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="13" slack="0"/>
<pin id="132" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_addr/3 "/>
</bind>
</comp>

<comp id="135" class="1004" name="DataRAM_1_addr_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="13" slack="0"/>
<pin id="139" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_1_addr/3 "/>
</bind>
</comp>

<comp id="142" class="1004" name="DataRAM_2_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="13" slack="0"/>
<pin id="146" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_2_addr/3 "/>
</bind>
</comp>

<comp id="149" class="1004" name="DataRAM_3_addr_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="13" slack="0"/>
<pin id="153" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_3_addr/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="DataRAM_4_addr_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="13" slack="0"/>
<pin id="160" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_4_addr/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="DataRAM_5_addr_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="13" slack="0"/>
<pin id="167" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_5_addr/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="DataRAM_6_addr_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="13" slack="0"/>
<pin id="174" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_6_addr/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="DataRAM_7_addr_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="13" slack="0"/>
<pin id="181" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_7_addr/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="store_ln80_access_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="13" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="2"/>
<pin id="187" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="store_ln80_access_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="13" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="2"/>
<pin id="193" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="store_ln80_access_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="13" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="2"/>
<pin id="199" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="store_ln80_access_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="13" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="2"/>
<pin id="205" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln80_access_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="13" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="2"/>
<pin id="211" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln80_access_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="13" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="2"/>
<pin id="217" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="store_ln80_access_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="13" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="2"/>
<pin id="223" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="store_ln80_access_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="13" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="2"/>
<pin id="229" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="store_ln0_store_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="13" slack="0"/>
<pin id="235" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="store_ln76_store_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="7" slack="0"/>
<pin id="240" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="store_ln78_store_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="7" slack="0"/>
<pin id="245" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="indvar_flatten40_load_load_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="13" slack="0"/>
<pin id="249" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten40_load/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="icmp_ln76_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="13" slack="0"/>
<pin id="252" dir="0" index="1" bw="13" slack="0"/>
<pin id="253" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="add_ln76_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="13" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="DataStreamReg_data_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="41" slack="0"/>
<pin id="264" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="DataStreamReg_data/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="store_ln76_store_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="13" slack="0"/>
<pin id="268" dir="0" index="1" bw="13" slack="0"/>
<pin id="269" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="k_load_load_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="7" slack="1"/>
<pin id="273" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_load/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="j_load_load_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="7" slack="1"/>
<pin id="276" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="add_ln76_1_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="7" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76_1/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="icmp_ln78_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="7" slack="0"/>
<pin id="285" dir="0" index="1" bw="7" slack="0"/>
<pin id="286" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln78/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="select_ln76_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="7" slack="0"/>
<pin id="292" dir="0" index="2" bw="7" slack="0"/>
<pin id="293" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="select_ln76_1_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="7" slack="0"/>
<pin id="300" dir="0" index="2" bw="7" slack="0"/>
<pin id="301" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76_1/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="trunc_ln78_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="7" slack="0"/>
<pin id="307" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln78/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="trunc_ln79_2_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="3" slack="0"/>
<pin id="311" dir="0" index="1" bw="7" slack="0"/>
<pin id="312" dir="0" index="2" bw="3" slack="0"/>
<pin id="313" dir="0" index="3" bw="4" slack="0"/>
<pin id="314" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln79_2/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="add_ln78_1_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="7" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78_1/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="store_ln76_store_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="7" slack="0"/>
<pin id="327" dir="0" index="1" bw="7" slack="1"/>
<pin id="328" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="store_ln78_store_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="7" slack="0"/>
<pin id="332" dir="0" index="1" bw="7" slack="1"/>
<pin id="333" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="add_ln80_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="10" slack="2"/>
<pin id="337" dir="0" index="1" bw="9" slack="0"/>
<pin id="338" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="zext_ln80_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="7" slack="1"/>
<pin id="342" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="add_ln78_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="10" slack="0"/>
<pin id="345" dir="0" index="1" bw="7" slack="0"/>
<pin id="346" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78/3 "/>
</bind>
</comp>

<comp id="349" class="1004" name="tmp_s_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="13" slack="0"/>
<pin id="351" dir="0" index="1" bw="10" slack="0"/>
<pin id="352" dir="0" index="2" bw="3" slack="1"/>
<pin id="353" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="zext_ln80_1_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="13" slack="0"/>
<pin id="358" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80_1/3 "/>
</bind>
</comp>

<comp id="368" class="1005" name="k_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="7" slack="0"/>
<pin id="370" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="375" class="1005" name="j_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="7" slack="0"/>
<pin id="377" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="382" class="1005" name="indvar_flatten40_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="13" slack="0"/>
<pin id="384" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten40 "/>
</bind>
</comp>

<comp id="389" class="1005" name="tmp_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="10" slack="2"/>
<pin id="391" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="394" class="1005" name="icmp_ln76_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="1"/>
<pin id="396" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln76 "/>
</bind>
</comp>

<comp id="398" class="1005" name="DataStreamReg_data_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="2"/>
<pin id="400" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="DataStreamReg_data "/>
</bind>
</comp>

<comp id="410" class="1005" name="select_ln76_1_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="7" slack="1"/>
<pin id="412" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="select_ln76_1 "/>
</bind>
</comp>

<comp id="415" class="1005" name="trunc_ln78_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="3" slack="1"/>
<pin id="417" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln78 "/>
</bind>
</comp>

<comp id="420" class="1005" name="trunc_ln79_2_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="3" slack="1"/>
<pin id="422" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln79_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="101"><net_src comp="26" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="26" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="26" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="46" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="123"><net_src comp="56" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="18" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="125"><net_src comp="20" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="126"><net_src comp="22" pin="0"/><net_sink comp="116" pin=3"/></net>

<net id="127"><net_src comp="24" pin="0"/><net_sink comp="116" pin=4"/></net>

<net id="133"><net_src comp="2" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="96" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="4" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="96" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="6" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="96" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="8" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="96" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="10" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="96" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="168"><net_src comp="12" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="96" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="175"><net_src comp="14" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="96" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="16" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="96" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="189"><net_src comp="170" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="195"><net_src comp="163" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="201"><net_src comp="156" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="207"><net_src comp="149" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="213"><net_src comp="142" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="219"><net_src comp="135" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="225"><net_src comp="128" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="231"><net_src comp="177" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="236"><net_src comp="48" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="241"><net_src comp="50" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="246"><net_src comp="50" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="254"><net_src comp="247" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="52" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="247" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="54" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="265"><net_src comp="116" pin="5"/><net_sink comp="262" pin=0"/></net>

<net id="270"><net_src comp="256" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="281"><net_src comp="274" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="58" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="271" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="60" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="294"><net_src comp="283" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="50" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="296"><net_src comp="271" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="302"><net_src comp="283" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="277" pin="2"/><net_sink comp="297" pin=1"/></net>

<net id="304"><net_src comp="274" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="308"><net_src comp="289" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="315"><net_src comp="62" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="316"><net_src comp="289" pin="3"/><net_sink comp="309" pin=1"/></net>

<net id="317"><net_src comp="64" pin="0"/><net_sink comp="309" pin=2"/></net>

<net id="318"><net_src comp="66" pin="0"/><net_sink comp="309" pin=3"/></net>

<net id="323"><net_src comp="289" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="58" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="297" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="334"><net_src comp="319" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="339"><net_src comp="90" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="347"><net_src comp="335" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="340" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="354"><net_src comp="94" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="343" pin="2"/><net_sink comp="349" pin=1"/></net>

<net id="359"><net_src comp="349" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="361"><net_src comp="356" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="362"><net_src comp="356" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="363"><net_src comp="356" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="364"><net_src comp="356" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="365"><net_src comp="356" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="366"><net_src comp="356" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="367"><net_src comp="356" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="371"><net_src comp="98" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="373"><net_src comp="368" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="374"><net_src comp="368" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="378"><net_src comp="102" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="380"><net_src comp="375" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="381"><net_src comp="375" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="385"><net_src comp="106" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="387"><net_src comp="382" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="388"><net_src comp="382" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="392"><net_src comp="110" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="397"><net_src comp="250" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="401"><net_src comp="262" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="403"><net_src comp="398" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="404"><net_src comp="398" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="405"><net_src comp="398" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="406"><net_src comp="398" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="407"><net_src comp="398" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="408"><net_src comp="398" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="409"><net_src comp="398" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="413"><net_src comp="297" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="418"><net_src comp="305" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="349" pin=2"/></net>

<net id="423"><net_src comp="309" pin="4"/><net_sink comp="420" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: DataRAM | {3 }
	Port: DataRAM_1 | {3 }
	Port: DataRAM_2 | {3 }
	Port: DataRAM_3 | {3 }
	Port: DataRAM_4 | {3 }
	Port: DataRAM_5 | {3 }
	Port: DataRAM_6 | {3 }
	Port: DataRAM_7 | {3 }
	Port: DataInStream_V_data_V | {}
	Port: DataInStream_V_keep_V | {}
	Port: DataInStream_V_strb_V | {}
	Port: DataInStream_V_last_V | {}
 - Input state : 
	Port: Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2 : empty | {1 }
	Port: Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2 : DataInStream_V_data_V | {1 }
	Port: Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2 : DataInStream_V_keep_V | {1 }
	Port: Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2 : DataInStream_V_strb_V | {1 }
	Port: Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2 : DataInStream_V_last_V | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln76 : 1
		store_ln78 : 1
		indvar_flatten40_load : 1
		icmp_ln76 : 2
		add_ln76 : 2
		br_ln76 : 3
		store_ln76 : 3
	State 2
		add_ln76_1 : 1
		icmp_ln78 : 1
		select_ln76 : 2
		select_ln76_1 : 2
		trunc_ln78 : 3
		trunc_ln79_2 : 3
		switch_ln80 : 4
		add_ln78_1 : 3
		store_ln76 : 3
		store_ln78 : 4
	State 3
		add_ln78 : 1
		tmp_s : 2
		zext_ln80_1 : 3
		DataRAM_addr : 4
		DataRAM_1_addr : 4
		DataRAM_2_addr : 4
		DataRAM_3_addr : 4
		DataRAM_4_addr : 4
		DataRAM_5_addr : 4
		DataRAM_6_addr : 4
		DataRAM_7_addr : 4
		store_ln80 : 5
		store_ln80 : 5
		store_ln80 : 5
		store_ln80 : 5
		store_ln80 : 5
		store_ln80 : 5
		store_ln80 : 5
		store_ln80 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |      add_ln76_fu_256      |    0    |    20   |
|          |     add_ln76_1_fu_277     |    0    |    14   |
|    add   |     add_ln78_1_fu_319     |    0    |    14   |
|          |      add_ln80_fu_335      |    0    |    10   |
|          |      add_ln78_fu_343      |    0    |    10   |
|----------|---------------------------|---------|---------|
|   icmp   |      icmp_ln76_fu_250     |    0    |    20   |
|          |      icmp_ln78_fu_283     |    0    |    14   |
|----------|---------------------------|---------|---------|
|  select  |     select_ln76_fu_289    |    0    |    7    |
|          |    select_ln76_1_fu_297   |    0    |    7    |
|----------|---------------------------|---------|---------|
|   read   |      tmp_read_fu_110      |    0    |    0    |
|          |   empty_616_read_fu_116   |    0    |    0    |
|----------|---------------------------|---------|---------|
|extractvalue| DataStreamReg_data_fu_262 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |     trunc_ln78_fu_305     |    0    |    0    |
|----------|---------------------------|---------|---------|
|partselect|    trunc_ln79_2_fu_309    |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   |      zext_ln80_fu_340     |    0    |    0    |
|          |     zext_ln80_1_fu_356    |    0    |    0    |
|----------|---------------------------|---------|---------|
|bitconcatenate|        tmp_s_fu_349       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   116   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|DataStreamReg_data_reg_398|   32   |
|     icmp_ln76_reg_394    |    1   |
| indvar_flatten40_reg_382 |   13   |
|         j_reg_375        |    7   |
|         k_reg_368        |    7   |
|   select_ln76_1_reg_410  |    7   |
|        tmp_reg_389       |   10   |
|    trunc_ln78_reg_415    |    3   |
|   trunc_ln79_2_reg_420   |    3   |
+--------------------------+--------+
|           Total          |   83   |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   116  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   83   |    -   |
+-----------+--------+--------+
|   Total   |   83   |   116  |
+-----------+--------+--------+
