vendor_name = ModelSim
source_file = 1, C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/ssegdecoder.vhd
source_file = 1, C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/draw_sprite-behaviour.vhd
source_file = 1, C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/draw_sprite.vhd
source_file = 1, C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/draw_line-behaviour.vhd
source_file = 1, C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/draw_line.vhd
source_file = 1, C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/vgacontroller-behaviour.vhd
source_file = 1, C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/vgacontroller.vhd
source_file = 1, C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/sram.vhd
source_file = 1, ../spi-behaviour.vhd
source_file = 1, C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/spi.vhd
source_file = 1, C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/ramcontroller-behaviour.vhd
source_file = 1, C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/ramcontroller.vhd
source_file = 1, C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/parameter_def_pkg.vhd
source_file = 1, C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/gpu-structural.vhd
source_file = 1, C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/gpu.vhd
source_file = 1, C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/draw-structural.vhd
source_file = 1, C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/draw_rect-behaviour.vhd
source_file = 1, C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/draw_rect.vhd
source_file = 1, C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/draw_pixel-behaviour.vhd
source_file = 1, C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/draw_pixel.vhd
source_file = 1, C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/draw.vhd
source_file = 1, C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/decoder-behaviour.vhd
source_file = 1, C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/decoder.vhd
source_file = 1, C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/quartus/pre_vga_dac_4.vhd
source_file = 1, C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/quartus/gen6mhz.vhd
source_file = 1, C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/quartus/top_de1.bdf
source_file = 1, stp1.stp
source_file = 1, C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/quartus/stp_de1.stp
source_file = 1, C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/quartus/db/top_de1.cbx.xml
source_file = 1, f:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, f:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, f:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, f:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = top_de1
instance = comp, \inst2|decoder1|timeout_count[2]\, inst2|decoder1|timeout_count[2], top_de1, 1
instance = comp, \inst2|decoder1|timeout_count[5]\, inst2|decoder1|timeout_count[5], top_de1, 1
instance = comp, \inst2|decoder1|w[3]\, inst2|decoder1|w[3], top_de1, 1
instance = comp, \inst2|decoder1|h[5]\, inst2|decoder1|h[5], top_de1, 1
instance = comp, \inst2|decoder1|Add1~4\, inst2|decoder1|Add1~4, top_de1, 1
instance = comp, \inst2|decoder1|Add1~10\, inst2|decoder1|Add1~10, top_de1, 1
instance = comp, \inst2|draw1|line1|Add8~0\, inst2|draw1|line1|Add8~0, top_de1, 1
instance = comp, \inst2|draw1|line1|Add2~0\, inst2|draw1|line1|Add2~0, top_de1, 1
instance = comp, \inst2|draw1|line1|Add3~8\, inst2|draw1|line1|Add3~8, top_de1, 1
instance = comp, \inst2|draw1|line1|err[9]\, inst2|draw1|line1|err[9], top_de1, 1
instance = comp, \inst2|draw1|line1|Add8~4\, inst2|draw1|line1|Add8~4, top_de1, 1
instance = comp, \inst2|draw1|line1|Add8~8\, inst2|draw1|line1|Add8~8, top_de1, 1
instance = comp, \inst2|draw1|line1|Add8~12\, inst2|draw1|line1|Add8~12, top_de1, 1
instance = comp, \inst2|draw1|line1|Add8~16\, inst2|draw1|line1|Add8~16, top_de1, 1
instance = comp, \inst2|draw1|line1|Add8~20\, inst2|draw1|line1|Add8~20, top_de1, 1
instance = comp, \inst2|draw1|line1|Add8~24\, inst2|draw1|line1|Add8~24, top_de1, 1
instance = comp, \inst2|draw1|line1|Add8~28\, inst2|draw1|line1|Add8~28, top_de1, 1
instance = comp, \inst2|draw1|line1|Add0~0\, inst2|draw1|line1|Add0~0, top_de1, 1
instance = comp, \inst2|draw1|line1|Add0~2\, inst2|draw1|line1|Add0~2, top_de1, 1
instance = comp, \inst2|draw1|line1|Add0~12\, inst2|draw1|line1|Add0~12, top_de1, 1
instance = comp, \inst2|draw1|line1|LessThan1~1\, inst2|draw1|line1|LessThan1~1, top_de1, 1
instance = comp, \inst2|draw1|line1|LessThan1~3\, inst2|draw1|line1|LessThan1~3, top_de1, 1
instance = comp, \inst2|draw1|line1|LessThan1~5\, inst2|draw1|line1|LessThan1~5, top_de1, 1
instance = comp, \inst2|draw1|line1|LessThan1~7\, inst2|draw1|line1|LessThan1~7, top_de1, 1
instance = comp, \inst2|draw1|line1|LessThan1~9\, inst2|draw1|line1|LessThan1~9, top_de1, 1
instance = comp, \inst2|draw1|line1|LessThan1~11\, inst2|draw1|line1|LessThan1~11, top_de1, 1
instance = comp, \inst2|draw1|line1|LessThan1~12\, inst2|draw1|line1|LessThan1~12, top_de1, 1
instance = comp, \inst2|draw1|line1|Add10~10\, inst2|draw1|line1|Add10~10, top_de1, 1
instance = comp, \inst2|draw1|line1|Add10~13\, inst2|draw1|line1|Add10~13, top_de1, 1
instance = comp, \inst2|draw1|line1|Add10~16\, inst2|draw1|line1|Add10~16, top_de1, 1
instance = comp, \inst2|draw1|line1|Add10~19\, inst2|draw1|line1|Add10~19, top_de1, 1
instance = comp, \inst2|draw1|rect1|Add1~2\, inst2|draw1|rect1|Add1~2, top_de1, 1
instance = comp, \inst2|draw1|rect1|Add1~8\, inst2|draw1|rect1|Add1~8, top_de1, 1
instance = comp, \inst2|draw1|rect1|Add1~10\, inst2|draw1|rect1|Add1~10, top_de1, 1
instance = comp, \inst2|draw1|rect1|Add1~12\, inst2|draw1|rect1|Add1~12, top_de1, 1
instance = comp, \inst2|draw1|rect1|Add0~1\, inst2|draw1|rect1|Add0~1, top_de1, 1
instance = comp, \inst2|draw1|rect1|Add0~5\, inst2|draw1|rect1|Add0~5, top_de1, 1
instance = comp, \inst2|draw1|line1|Add9~0\, inst2|draw1|line1|Add9~0, top_de1, 1
instance = comp, \inst2|draw1|line1|Add9~2\, inst2|draw1|line1|Add9~2, top_de1, 1
instance = comp, \inst2|draw1|line1|Add9~6\, inst2|draw1|line1|Add9~6, top_de1, 1
instance = comp, \inst2|draw1|line1|Add9~10\, inst2|draw1|line1|Add9~10, top_de1, 1
instance = comp, \inst2|draw1|line1|Add9~12\, inst2|draw1|line1|Add9~12, top_de1, 1
instance = comp, \inst2|draw1|line1|Add4~0\, inst2|draw1|line1|Add4~0, top_de1, 1
instance = comp, \inst2|draw1|line1|Add4~4\, inst2|draw1|line1|Add4~4, top_de1, 1
instance = comp, \inst2|draw1|line1|Add4~6\, inst2|draw1|line1|Add4~6, top_de1, 1
instance = comp, \inst2|draw1|line1|Add4~10\, inst2|draw1|line1|Add4~10, top_de1, 1
instance = comp, \inst2|draw1|line1|Add7~4\, inst2|draw1|line1|Add7~4, top_de1, 1
instance = comp, \inst2|draw1|line1|Add5~8\, inst2|draw1|line1|Add5~8, top_de1, 1
instance = comp, \inst2|draw1|line1|Add5~12\, inst2|draw1|line1|Add5~12, top_de1, 1
instance = comp, \inst2|draw1|line1|Add9~14\, inst2|draw1|line1|Add9~14, top_de1, 1
instance = comp, \inst2|draw1|line1|Add7~14\, inst2|draw1|line1|Add7~14, top_de1, 1
instance = comp, \inst2|draw1|line1|Add5~14\, inst2|draw1|line1|Add5~14, top_de1, 1
instance = comp, \inst2|draw1|line1|Add9~16\, inst2|draw1|line1|Add9~16, top_de1, 1
instance = comp, \inst2|draw1|line1|Add7~16\, inst2|draw1|line1|Add7~16, top_de1, 1
instance = comp, \inst2|draw1|line1|Add5~16\, inst2|draw1|line1|Add5~16, top_de1, 1
instance = comp, \inst2|draw1|line1|Add9~18\, inst2|draw1|line1|Add9~18, top_de1, 1
instance = comp, \inst2|draw1|line1|Add7~18\, inst2|draw1|line1|Add7~18, top_de1, 1
instance = comp, \inst2|draw1|line1|Add5~18\, inst2|draw1|line1|Add5~18, top_de1, 1
instance = comp, \inst2|vgacontroller1|LessThan8~0\, inst2|vgacontroller1|LessThan8~0, top_de1, 1
instance = comp, \inst2|vgacontroller1|LessThan8~1\, inst2|vgacontroller1|LessThan8~1, top_de1, 1
instance = comp, \inst2|vgacontroller1|LessThan8~2\, inst2|vgacontroller1|LessThan8~2, top_de1, 1
instance = comp, \inst2|vgacontroller1|LessThan9~0\, inst2|vgacontroller1|LessThan9~0, top_de1, 1
instance = comp, \inst2|decoder1|en~0\, inst2|decoder1|en~0, top_de1, 1
instance = comp, \inst2|decoder1|LessThan0~2\, inst2|decoder1|LessThan0~2, top_de1, 1
instance = comp, \inst2|draw1|line1|draw_line_comb~2\, inst2|draw1|line1|draw_line_comb~2, top_de1, 1
instance = comp, \inst2|draw1|line1|cx[7]\, inst2|draw1|line1|cx[7], top_de1, 1
instance = comp, \inst2|draw1|line1|draw_line_comb~5\, inst2|draw1|line1|draw_line_comb~5, top_de1, 1
instance = comp, \inst2|draw1|rect1|cx[5]\, inst2|draw1|rect1|cx[5], top_de1, 1
instance = comp, \inst2|draw1|rect1|Equal0~3\, inst2|draw1|rect1|Equal0~3, top_de1, 1
instance = comp, \inst2|draw1|rect1|almost_done_tmp~1\, inst2|draw1|rect1|almost_done_tmp~1, top_de1, 1
instance = comp, \inst2|spi1|sh_reg[4]\, inst2|spi1|sh_reg[4], top_de1, 1
instance = comp, \inst2|spi1|sh_reg[3]\, inst2|spi1|sh_reg[3], top_de1, 1
instance = comp, \inst2|decoder1|done~3\, inst2|decoder1|done~3, top_de1, 1
instance = comp, \inst2|decoder1|Add0~0\, inst2|decoder1|Add0~0, top_de1, 1
instance = comp, \inst2|draw1|line1|Add8~2\, inst2|draw1|line1|Add8~2, top_de1, 1
instance = comp, \inst2|draw1|line1|dy~0\, inst2|draw1|line1|dy~0, top_de1, 1
instance = comp, \inst2|draw1|line1|Add8~6\, inst2|draw1|line1|Add8~6, top_de1, 1
instance = comp, \inst2|draw1|line1|Add8~10\, inst2|draw1|line1|Add8~10, top_de1, 1
instance = comp, \inst2|draw1|line1|Add8~18\, inst2|draw1|line1|Add8~18, top_de1, 1
instance = comp, \inst2|draw1|line1|Add8~22\, inst2|draw1|line1|Add8~22, top_de1, 1
instance = comp, \inst2|draw1|line1|Add8~26\, inst2|draw1|line1|Add8~26, top_de1, 1
instance = comp, \inst2|draw1|line1|Add8~30\, inst2|draw1|line1|Add8~30, top_de1, 1
instance = comp, \inst2|draw1|line1|Add8~31\, inst2|draw1|line1|Add8~31, top_de1, 1
instance = comp, \inst2|decoder1|h~6\, inst2|decoder1|h~6, top_de1, 1
instance = comp, \inst2|decoder1|next_h[6]~1\, inst2|decoder1|next_h[6]~1, top_de1, 1
instance = comp, \inst2|draw1|rect1|cx[1]~4\, inst2|draw1|rect1|cx[1]~4, top_de1, 1
instance = comp, \inst2|draw1|rect1|cx_tmp[3]~9\, inst2|draw1|rect1|cx_tmp[3]~9, top_de1, 1
instance = comp, \inst2|draw1|rect1|cx_tmp[5]~15\, inst2|draw1|rect1|cx_tmp[5]~15, top_de1, 1
instance = comp, \inst2|draw1|rect1|cx_tmp[5]~16\, inst2|draw1|rect1|cx_tmp[5]~16, top_de1, 1
instance = comp, \inst2|draw1|rect1|cx_tmp[5]~17\, inst2|draw1|rect1|cx_tmp[5]~17, top_de1, 1
instance = comp, \inst2|draw1|rect1|cx_tmp[7]~21\, inst2|draw1|rect1|cx_tmp[7]~21, top_de1, 1
instance = comp, \inst2|draw1|rect1|Add0~12\, inst2|draw1|rect1|Add0~12, top_de1, 1
instance = comp, \inst2|draw1|rect1|Add0~20\, inst2|draw1|rect1|Add0~20, top_de1, 1
instance = comp, \inst2|draw1|line1|err~22\, inst2|draw1|line1|err~22, top_de1, 1
instance = comp, \inst2|draw1|line1|err~23\, inst2|draw1|line1|err~23, top_de1, 1
instance = comp, \clock_50mhz~I\, clock_50mhz, top_de1, 1
instance = comp, \inst1|count[2]~clkctrl\, inst1|count[2]~clkctrl, top_de1, 1
instance = comp, \clock_50mhz~clkctrl\, clock_50mhz~clkctrl, top_de1, 1
instance = comp, \inst2|spi1|sh_reg[3]~feeder\, inst2|spi1|sh_reg[3]~feeder, top_de1, 1
instance = comp, \inst2|vgacontroller1|h_count[0]~8\, inst2|vgacontroller1|h_count[0]~8, top_de1, 1
instance = comp, \reset~I\, reset, top_de1, 1
instance = comp, \reset~_wirecell\, reset~_wirecell, top_de1, 1
instance = comp, \inst2|vgacontroller1|h_count[2]~18\, inst2|vgacontroller1|h_count[2]~18, top_de1, 1
instance = comp, \inst2|vgacontroller1|h_count[0]\, inst2|vgacontroller1|h_count[0], top_de1, 1
instance = comp, \inst2|vgacontroller1|h_count[1]~10\, inst2|vgacontroller1|h_count[1]~10, top_de1, 1
instance = comp, \inst2|vgacontroller1|h_count[2]~12\, inst2|vgacontroller1|h_count[2]~12, top_de1, 1
instance = comp, \inst2|vgacontroller1|h_count[2]\, inst2|vgacontroller1|h_count[2], top_de1, 1
instance = comp, \inst2|vgacontroller1|h_count[3]~14\, inst2|vgacontroller1|h_count[3]~14, top_de1, 1
instance = comp, \inst2|vgacontroller1|h_count[4]~16\, inst2|vgacontroller1|h_count[4]~16, top_de1, 1
instance = comp, \inst2|vgacontroller1|h_count[5]~19\, inst2|vgacontroller1|h_count[5]~19, top_de1, 1
instance = comp, \~GND\, ~GND, top_de1, 1
instance = comp, \inst2|vgacontroller1|h_count[5]\, inst2|vgacontroller1|h_count[5], top_de1, 1
instance = comp, \inst2|vgacontroller1|h_count[6]~21\, inst2|vgacontroller1|h_count[6]~21, top_de1, 1
instance = comp, \inst2|vgacontroller1|h_count[6]\, inst2|vgacontroller1|h_count[6], top_de1, 1
instance = comp, \inst2|vgacontroller1|vga_combi~0\, inst2|vgacontroller1|vga_combi~0, top_de1, 1
instance = comp, \inst2|vgacontroller1|h_count[7]~23\, inst2|vgacontroller1|h_count[7]~23, top_de1, 1
instance = comp, \inst2|vgacontroller1|h_count[7]\, inst2|vgacontroller1|h_count[7], top_de1, 1
instance = comp, \inst2|vgacontroller1|Add1~12\, inst2|vgacontroller1|Add1~12, top_de1, 1
instance = comp, \inst2|vgacontroller1|new_v_count[6]~7\, inst2|vgacontroller1|new_v_count[6]~7, top_de1, 1
instance = comp, \inst2|vgacontroller1|v_count[6]\, inst2|vgacontroller1|v_count[6], top_de1, 1
instance = comp, \inst2|vgacontroller1|Add1~14\, inst2|vgacontroller1|Add1~14, top_de1, 1
instance = comp, \inst2|vgacontroller1|Add1~16\, inst2|vgacontroller1|Add1~16, top_de1, 1
instance = comp, \inst2|vgacontroller1|Add1~18\, inst2|vgacontroller1|Add1~18, top_de1, 1
instance = comp, \inst2|vgacontroller1|new_v_count[9]~3\, inst2|vgacontroller1|new_v_count[9]~3, top_de1, 1
instance = comp, \inst2|vgacontroller1|v_count[9]\, inst2|vgacontroller1|v_count[9], top_de1, 1
instance = comp, \inst2|vgacontroller1|LessThan9~1\, inst2|vgacontroller1|LessThan9~1, top_de1, 1
instance = comp, \inst2|vgacontroller1|LessThan9~2\, inst2|vgacontroller1|LessThan9~2, top_de1, 1
instance = comp, \inst2|vgacontroller1|Add1~0\, inst2|vgacontroller1|Add1~0, top_de1, 1
instance = comp, \inst2|vgacontroller1|new_v_count[0]~1\, inst2|vgacontroller1|new_v_count[0]~1, top_de1, 1
instance = comp, \inst2|vgacontroller1|v_count[0]\, inst2|vgacontroller1|v_count[0], top_de1, 1
instance = comp, \inst2|vgacontroller1|Add1~2\, inst2|vgacontroller1|Add1~2, top_de1, 1
instance = comp, \inst2|vgacontroller1|new_v_count[1]~2\, inst2|vgacontroller1|new_v_count[1]~2, top_de1, 1
instance = comp, \inst2|vgacontroller1|v_count[1]\, inst2|vgacontroller1|v_count[1], top_de1, 1
instance = comp, \inst2|vgacontroller1|Add1~4\, inst2|vgacontroller1|Add1~4, top_de1, 1
instance = comp, \inst2|vgacontroller1|Add1~6\, inst2|vgacontroller1|Add1~6, top_de1, 1
instance = comp, \inst2|vgacontroller1|Add1~8\, inst2|vgacontroller1|Add1~8, top_de1, 1
instance = comp, \inst2|vgacontroller1|new_v_count[4]~4\, inst2|vgacontroller1|new_v_count[4]~4, top_de1, 1
instance = comp, \inst2|vgacontroller1|v_count[4]\, inst2|vgacontroller1|v_count[4], top_de1, 1
instance = comp, \inst2|vgacontroller1|Add1~10\, inst2|vgacontroller1|Add1~10, top_de1, 1
instance = comp, \inst2|vgacontroller1|new_v_count[5]~8\, inst2|vgacontroller1|new_v_count[5]~8, top_de1, 1
instance = comp, \inst2|vgacontroller1|v_count[5]\, inst2|vgacontroller1|v_count[5], top_de1, 1
instance = comp, \inst2|vgacontroller1|new_v_count[7]~6\, inst2|vgacontroller1|new_v_count[7]~6, top_de1, 1
instance = comp, \inst2|vgacontroller1|v_count[7]\, inst2|vgacontroller1|v_count[7], top_de1, 1
instance = comp, \inst2|vgacontroller1|LessThan11~0\, inst2|vgacontroller1|LessThan11~0, top_de1, 1
instance = comp, \inst2|vgacontroller1|vga_combi~1\, inst2|vgacontroller1|vga_combi~1, top_de1, 1
instance = comp, \inst2|vgacontroller1|ramaddr[15]~53\, inst2|vgacontroller1|ramaddr[15]~53, top_de1, 1
instance = comp, \SPIMOSI~I\, SPIMOSI, top_de1, 1
instance = comp, \inst2|spi1|Selector11~0\, inst2|spi1|Selector11~0, top_de1, 1
instance = comp, \inst2|spi1|state_reg[1]\, inst2|spi1|state_reg[1], top_de1, 1
instance = comp, \inst2|spi1|Selector9~0\, inst2|spi1|Selector9~0, top_de1, 1
instance = comp, \inst2|spi1|state_reg[3]\, inst2|spi1|state_reg[3], top_de1, 1
instance = comp, \inst2|spi1|Selector12~0\, inst2|spi1|Selector12~0, top_de1, 1
instance = comp, \inst2|spi1|state_reg[0]\, inst2|spi1|state_reg[0], top_de1, 1
instance = comp, \inst2|spi1|Selector10~0\, inst2|spi1|Selector10~0, top_de1, 1
instance = comp, \inst2|spi1|state_reg[2]\, inst2|spi1|state_reg[2], top_de1, 1
instance = comp, \inst2|spi1|Equal1~0\, inst2|spi1|Equal1~0, top_de1, 1
instance = comp, \inst2|spi1|do_buffer_reg[0]\, inst2|spi1|do_buffer_reg[0], top_de1, 1
instance = comp, \inst2|spi1|sh_reg[0]\, inst2|spi1|sh_reg[0], top_de1, 1
instance = comp, \inst2|spi1|WideOr0~0\, inst2|spi1|WideOr0~0, top_de1, 1
instance = comp, \inst2|spi1|Selector8~0\, inst2|spi1|Selector8~0, top_de1, 1
instance = comp, \inst2|spi1|sh_reg[1]\, inst2|spi1|sh_reg[1], top_de1, 1
instance = comp, \inst2|spi1|Selector7~0\, inst2|spi1|Selector7~0, top_de1, 1
instance = comp, \inst2|spi1|do_buffer_reg[2]\, inst2|spi1|do_buffer_reg[2], top_de1, 1
instance = comp, \inst2|spi1|Selector13~0\, inst2|spi1|Selector13~0, top_de1, 1
instance = comp, \inst2|spi1|Selector13~1\, inst2|spi1|Selector13~1, top_de1, 1
instance = comp, \inst2|spi1|do_transfer_reg\, inst2|spi1|do_transfer_reg, top_de1, 1
instance = comp, \inst2|spi1|do_valid_A~feeder\, inst2|spi1|do_valid_A~feeder, top_de1, 1
instance = comp, \inst2|spi1|do_valid_A\, inst2|spi1|do_valid_A, top_de1, 1
instance = comp, \inst2|spi1|do_valid_B~feeder\, inst2|spi1|do_valid_B~feeder, top_de1, 1
instance = comp, \inst2|spi1|do_valid_B\, inst2|spi1|do_valid_B, top_de1, 1
instance = comp, \inst2|spi1|do_valid_C~feeder\, inst2|spi1|do_valid_C~feeder, top_de1, 1
instance = comp, \inst2|spi1|do_valid_C\, inst2|spi1|do_valid_C, top_de1, 1
instance = comp, \inst2|spi1|do_valid_D~feeder\, inst2|spi1|do_valid_D~feeder, top_de1, 1
instance = comp, \inst2|spi1|do_valid_D\, inst2|spi1|do_valid_D, top_de1, 1
instance = comp, \inst2|spi1|do_valid_next~0\, inst2|spi1|do_valid_next~0, top_de1, 1
instance = comp, \inst2|spi1|do_valid_o_reg\, inst2|spi1|do_valid_o_reg, top_de1, 1
instance = comp, \inst2|decoder1|prev_spi_data_available~0\, inst2|decoder1|prev_spi_data_available~0, top_de1, 1
instance = comp, \inst2|decoder1|prev_spi_data_available\, inst2|decoder1|prev_spi_data_available, top_de1, 1
instance = comp, \inst2|decoder1|decode_comb~0\, inst2|decoder1|decode_comb~0, top_de1, 1
instance = comp, \inst2|decoder1|current_instruction~7\, inst2|decoder1|current_instruction~7, top_de1, 1
instance = comp, \inst2|decoder1|Add1~0\, inst2|decoder1|Add1~0, top_de1, 1
instance = comp, \inst2|vgacontroller1|LessThan7~0\, inst2|vgacontroller1|LessThan7~0, top_de1, 1
instance = comp, \inst2|vgacontroller1|new_v_count[2]~0\, inst2|vgacontroller1|new_v_count[2]~0, top_de1, 1
instance = comp, \inst2|vgacontroller1|v_count[2]\, inst2|vgacontroller1|v_count[2], top_de1, 1
instance = comp, \inst2|vgacontroller1|vga_combi~4\, inst2|vgacontroller1|vga_combi~4, top_de1, 1
instance = comp, \inst2|vgacontroller1|h_count[1]\, inst2|vgacontroller1|h_count[1], top_de1, 1
instance = comp, \inst2|vgacontroller1|vga_combi~2\, inst2|vgacontroller1|vga_combi~2, top_de1, 1
instance = comp, \inst2|vgacontroller1|vga_combi~3\, inst2|vgacontroller1|vga_combi~3, top_de1, 1
instance = comp, \inst2|vgacontroller1|vga_combi~5\, inst2|vgacontroller1|vga_combi~5, top_de1, 1
instance = comp, \inst2|ramcontroller1|draw_can_access~0\, inst2|ramcontroller1|draw_can_access~0, top_de1, 1
instance = comp, \inst2|draw1|line1|cx[4]~0\, inst2|draw1|line1|cx[4]~0, top_de1, 1
instance = comp, \inst2|spi1|Selector4~0\, inst2|spi1|Selector4~0, top_de1, 1
instance = comp, \inst2|spi1|sh_reg[5]\, inst2|spi1|sh_reg[5], top_de1, 1
instance = comp, \inst2|spi1|Selector3~0\, inst2|spi1|Selector3~0, top_de1, 1
instance = comp, \inst2|spi1|sh_reg[6]\, inst2|spi1|sh_reg[6], top_de1, 1
instance = comp, \inst2|spi1|do_buffer_reg[7]\, inst2|spi1|do_buffer_reg[7], top_de1, 1
instance = comp, \inst2|decoder1|w[7]~0\, inst2|decoder1|w[7]~0, top_de1, 1
instance = comp, \inst2|decoder1|packet_num[2]~3\, inst2|decoder1|packet_num[2]~3, top_de1, 1
instance = comp, \inst2|decoder1|packet_num[2]\, inst2|decoder1|packet_num[2], top_de1, 1
instance = comp, \inst2|decoder1|packet_num[1]~4\, inst2|decoder1|packet_num[1]~4, top_de1, 1
instance = comp, \inst2|decoder1|packet_num[1]\, inst2|decoder1|packet_num[1], top_de1, 1
instance = comp, \inst4|Equal63~3\, inst4|Equal63~3, top_de1, 1
instance = comp, \inst2|decoder1|w[7]~1\, inst2|decoder1|w[7]~1, top_de1, 1
instance = comp, \inst2|decoder1|w[7]~2\, inst2|decoder1|w[7]~2, top_de1, 1
instance = comp, \inst2|decoder1|w[7]\, inst2|decoder1|w[7], top_de1, 1
instance = comp, \inst2|spi1|do_buffer_reg[6]\, inst2|spi1|do_buffer_reg[6], top_de1, 1
instance = comp, \inst2|decoder1|x~9\, inst2|decoder1|x~9, top_de1, 1
instance = comp, \inst2|decoder1|x[6]~feeder\, inst2|decoder1|x[6]~feeder, top_de1, 1
instance = comp, \inst2|decoder1|current_instruction~6\, inst2|decoder1|current_instruction~6, top_de1, 1
instance = comp, \inst2|decoder1|current_instruction[1]\, inst2|decoder1|current_instruction[1], top_de1, 1
instance = comp, \inst2|decoder1|x[7]~1\, inst2|decoder1|x[7]~1, top_de1, 1
instance = comp, \inst4|Equal63~0\, inst4|Equal63~0, top_de1, 1
instance = comp, \inst2|decoder1|x~2\, inst2|decoder1|x~2, top_de1, 1
instance = comp, \inst2|decoder1|x[6]\, inst2|decoder1|x[6], top_de1, 1
instance = comp, \inst2|spi1|do_buffer_reg[5]\, inst2|spi1|do_buffer_reg[5], top_de1, 1
instance = comp, \inst2|decoder1|x~6\, inst2|decoder1|x~6, top_de1, 1
instance = comp, \inst2|decoder1|x[5]~feeder\, inst2|decoder1|x[5]~feeder, top_de1, 1
instance = comp, \inst2|decoder1|x[5]\, inst2|decoder1|x[5], top_de1, 1
instance = comp, \inst2|spi1|Selector5~0\, inst2|spi1|Selector5~0, top_de1, 1
instance = comp, \inst2|spi1|do_buffer_reg[4]\, inst2|spi1|do_buffer_reg[4], top_de1, 1
instance = comp, \inst2|decoder1|x~7\, inst2|decoder1|x~7, top_de1, 1
instance = comp, \inst2|decoder1|x[4]~feeder\, inst2|decoder1|x[4]~feeder, top_de1, 1
instance = comp, \inst2|decoder1|x[4]\, inst2|decoder1|x[4], top_de1, 1
instance = comp, \inst2|spi1|sh_reg[2]\, inst2|spi1|sh_reg[2], top_de1, 1
instance = comp, \inst2|spi1|Selector6~0\, inst2|spi1|Selector6~0, top_de1, 1
instance = comp, \inst2|spi1|do_buffer_reg[3]\, inst2|spi1|do_buffer_reg[3], top_de1, 1
instance = comp, \inst2|decoder1|x~4\, inst2|decoder1|x~4, top_de1, 1
instance = comp, \inst2|decoder1|x[3]~feeder\, inst2|decoder1|x[3]~feeder, top_de1, 1
instance = comp, \inst2|decoder1|x[3]\, inst2|decoder1|x[3], top_de1, 1
instance = comp, \inst2|decoder1|w[2]\, inst2|decoder1|w[2], top_de1, 1
instance = comp, \inst2|spi1|do_buffer_reg[1]~feeder\, inst2|spi1|do_buffer_reg[1]~feeder, top_de1, 1
instance = comp, \inst2|spi1|do_buffer_reg[1]\, inst2|spi1|do_buffer_reg[1], top_de1, 1
instance = comp, \inst2|decoder1|x~0\, inst2|decoder1|x~0, top_de1, 1
instance = comp, \inst2|decoder1|x[1]~feeder\, inst2|decoder1|x[1]~feeder, top_de1, 1
instance = comp, \inst2|decoder1|x[1]\, inst2|decoder1|x[1], top_de1, 1
instance = comp, \inst2|decoder1|x~3\, inst2|decoder1|x~3, top_de1, 1
instance = comp, \inst2|decoder1|x[0]~feeder\, inst2|decoder1|x[0]~feeder, top_de1, 1
instance = comp, \inst2|decoder1|x[0]\, inst2|decoder1|x[0], top_de1, 1
instance = comp, \inst2|draw1|line1|Add0~4\, inst2|draw1|line1|Add0~4, top_de1, 1
instance = comp, \inst2|draw1|line1|Add0~6\, inst2|draw1|line1|Add0~6, top_de1, 1
instance = comp, \inst2|draw1|line1|Add0~8\, inst2|draw1|line1|Add0~8, top_de1, 1
instance = comp, \inst2|draw1|line1|Add0~10\, inst2|draw1|line1|Add0~10, top_de1, 1
instance = comp, \inst2|draw1|line1|Add0~14\, inst2|draw1|line1|Add0~14, top_de1, 1
instance = comp, \inst2|draw1|line1|Add0~16\, inst2|draw1|line1|Add0~16, top_de1, 1
instance = comp, \inst2|draw1|line1|dx~0\, inst2|draw1|line1|dx~0, top_de1, 1
instance = comp, \inst2|draw1|line1|Add1~0\, inst2|draw1|line1|Add1~0, top_de1, 1
instance = comp, \inst2|draw1|line1|Add1~2\, inst2|draw1|line1|Add1~2, top_de1, 1
instance = comp, \inst2|draw1|line1|Add1~4\, inst2|draw1|line1|Add1~4, top_de1, 1
instance = comp, \inst2|draw1|line1|Add1~6\, inst2|draw1|line1|Add1~6, top_de1, 1
instance = comp, \inst2|draw1|line1|Add1~8\, inst2|draw1|line1|Add1~8, top_de1, 1
instance = comp, \inst2|draw1|line1|Add1~10\, inst2|draw1|line1|Add1~10, top_de1, 1
instance = comp, \inst2|draw1|line1|Add1~12\, inst2|draw1|line1|Add1~12, top_de1, 1
instance = comp, \inst2|draw1|line1|Add1~14\, inst2|draw1|line1|Add1~14, top_de1, 1
instance = comp, \inst2|draw1|line1|Add1~16\, inst2|draw1|line1|Add1~16, top_de1, 1
instance = comp, \inst4|Equal63~1\, inst4|Equal63~1, top_de1, 1
instance = comp, \inst2|decoder1|y~1\, inst2|decoder1|y~1, top_de1, 1
instance = comp, \inst2|decoder1|y[5]\, inst2|decoder1|y[5], top_de1, 1
instance = comp, \inst2|decoder1|y[4]\, inst2|decoder1|y[4], top_de1, 1
instance = comp, \inst2|decoder1|y[3]\, inst2|decoder1|y[3], top_de1, 1
instance = comp, \inst2|decoder1|h~5\, inst2|decoder1|h~5, top_de1, 1
instance = comp, \inst4|hex0[0]~7\, inst4|hex0[0]~7, top_de1, 1
instance = comp, \inst2|decoder1|h~1\, inst2|decoder1|h~1, top_de1, 1
instance = comp, \inst2|decoder1|h~2\, inst2|decoder1|h~2, top_de1, 1
instance = comp, \inst2|decoder1|h[2]\, inst2|decoder1|h[2], top_de1, 1
instance = comp, \inst2|decoder1|y[1]\, inst2|decoder1|y[1], top_de1, 1
instance = comp, \inst2|decoder1|h~3\, inst2|decoder1|h~3, top_de1, 1
instance = comp, \inst2|decoder1|h[0]\, inst2|decoder1|h[0], top_de1, 1
instance = comp, \inst2|draw1|line1|Add2~2\, inst2|draw1|line1|Add2~2, top_de1, 1
instance = comp, \inst2|draw1|line1|Add2~4\, inst2|draw1|line1|Add2~4, top_de1, 1
instance = comp, \inst2|draw1|line1|Add2~6\, inst2|draw1|line1|Add2~6, top_de1, 1
instance = comp, \inst2|draw1|line1|Add2~8\, inst2|draw1|line1|Add2~8, top_de1, 1
instance = comp, \inst2|draw1|line1|Add2~10\, inst2|draw1|line1|Add2~10, top_de1, 1
instance = comp, \inst2|decoder1|y[6]\, inst2|decoder1|y[6], top_de1, 1
instance = comp, \inst2|draw1|line1|Add2~12\, inst2|draw1|line1|Add2~12, top_de1, 1
instance = comp, \inst2|draw1|line1|Add2~14\, inst2|draw1|line1|Add2~14, top_de1, 1
instance = comp, \inst2|draw1|line1|Add3~0\, inst2|draw1|line1|Add3~0, top_de1, 1
instance = comp, \inst2|draw1|line1|Add3~2\, inst2|draw1|line1|Add3~2, top_de1, 1
instance = comp, \inst2|draw1|line1|Add3~4\, inst2|draw1|line1|Add3~4, top_de1, 1
instance = comp, \inst2|draw1|line1|Add3~6\, inst2|draw1|line1|Add3~6, top_de1, 1
instance = comp, \inst2|draw1|line1|Add3~10\, inst2|draw1|line1|Add3~10, top_de1, 1
instance = comp, \inst2|draw1|line1|Add7~0\, inst2|draw1|line1|Add7~0, top_de1, 1
instance = comp, \inst2|draw1|line1|Add3~12\, inst2|draw1|line1|Add3~12, top_de1, 1
instance = comp, \inst2|draw1|line1|Add7~10\, inst2|draw1|line1|Add7~10, top_de1, 1
instance = comp, \inst2|draw1|line1|Add7~12\, inst2|draw1|line1|Add7~12, top_de1, 1
instance = comp, \inst2|draw1|line1|Add7~6\, inst2|draw1|line1|Add7~6, top_de1, 1
instance = comp, \inst2|draw1|line1|Add7~8\, inst2|draw1|line1|Add7~8, top_de1, 1
instance = comp, \inst2|draw1|line1|Add7~2\, inst2|draw1|line1|Add7~2, top_de1, 1
instance = comp, \inst2|draw1|line1|Add5~0\, inst2|draw1|line1|Add5~0, top_de1, 1
instance = comp, \inst2|draw1|line1|Add5~2\, inst2|draw1|line1|Add5~2, top_de1, 1
instance = comp, \inst2|draw1|line1|Add5~4\, inst2|draw1|line1|Add5~4, top_de1, 1
instance = comp, \inst2|draw1|line1|Add5~6\, inst2|draw1|line1|Add5~6, top_de1, 1
instance = comp, \inst2|draw1|line1|Add5~10\, inst2|draw1|line1|Add5~10, top_de1, 1
instance = comp, \inst2|draw1|line1|err[1]~1\, inst2|draw1|line1|err[1]~1, top_de1, 1
instance = comp, \inst2|draw1|line1|err~6\, inst2|draw1|line1|err~6, top_de1, 1
instance = comp, \inst2|draw1|line1|Add3~14\, inst2|draw1|line1|Add3~14, top_de1, 1
instance = comp, \inst2|draw1|line1|Add4~2\, inst2|draw1|line1|Add4~2, top_de1, 1
instance = comp, \inst2|draw1|line1|Add4~8\, inst2|draw1|line1|Add4~8, top_de1, 1
instance = comp, \inst2|draw1|line1|Add4~12\, inst2|draw1|line1|Add4~12, top_de1, 1
instance = comp, \inst2|draw1|line1|Add4~14\, inst2|draw1|line1|Add4~14, top_de1, 1
instance = comp, \inst2|draw1|line1|err~7\, inst2|draw1|line1|err~7, top_de1, 1
instance = comp, \inst2|decoder1|next_is_init~0\, inst2|decoder1|next_is_init~0, top_de1, 1
instance = comp, \inst2|decoder1|next_is_init~1\, inst2|decoder1|next_is_init~1, top_de1, 1
instance = comp, \inst2|decoder1|decoder_claim\, inst2|decoder1|decoder_claim, top_de1, 1
instance = comp, \inst2|draw1|rect1|cy_tmp[0]~1\, inst2|draw1|rect1|cy_tmp[0]~1, top_de1, 1
instance = comp, \inst2|draw1|line1|err[1]~4\, inst2|draw1|line1|err[1]~4, top_de1, 1
instance = comp, \inst2|draw1|line1|err[1]~5\, inst2|draw1|line1|err[1]~5, top_de1, 1
instance = comp, \inst2|draw1|line1|err[7]\, inst2|draw1|line1|err[7], top_de1, 1
instance = comp, \inst2|draw1|line1|err~2\, inst2|draw1|line1|err~2, top_de1, 1
instance = comp, \inst2|draw1|line1|err~3\, inst2|draw1|line1|err~3, top_de1, 1
instance = comp, \inst2|draw1|line1|err[6]\, inst2|draw1|line1|err[6], top_de1, 1
instance = comp, \inst2|draw1|line1|LessThan2~0\, inst2|draw1|line1|LessThan2~0, top_de1, 1
instance = comp, \inst2|draw1|line1|LessThan2~6\, inst2|draw1|line1|LessThan2~6, top_de1, 1
instance = comp, \inst2|draw1|line1|LessThan2~7\, inst2|draw1|line1|LessThan2~7, top_de1, 1
instance = comp, \inst2|draw1|line1|LessThan2~8\, inst2|draw1|line1|LessThan2~8, top_de1, 1
instance = comp, \inst2|draw1|line1|Add9~4\, inst2|draw1|line1|Add9~4, top_de1, 1
instance = comp, \inst2|draw1|line1|err~14\, inst2|draw1|line1|err~14, top_de1, 1
instance = comp, \inst2|draw1|line1|err~15\, inst2|draw1|line1|err~15, top_de1, 1
instance = comp, \inst2|draw1|line1|err[2]\, inst2|draw1|line1|err[2], top_de1, 1
instance = comp, \inst2|draw1|line1|LessThan2~3\, inst2|draw1|line1|LessThan2~3, top_de1, 1
instance = comp, \inst2|draw1|line1|LessThan2~1\, inst2|draw1|line1|LessThan2~1, top_de1, 1
instance = comp, \inst2|draw1|line1|LessThan2~2\, inst2|draw1|line1|LessThan2~2, top_de1, 1
instance = comp, \inst2|draw1|line1|LessThan2~4\, inst2|draw1|line1|LessThan2~4, top_de1, 1
instance = comp, \inst2|draw1|line1|LessThan2~5\, inst2|draw1|line1|LessThan2~5, top_de1, 1
instance = comp, \inst2|draw1|line1|LessThan2~9\, inst2|draw1|line1|LessThan2~9, top_de1, 1
instance = comp, \inst2|draw1|line1|LessThan2~10\, inst2|draw1|line1|LessThan2~10, top_de1, 1
instance = comp, \inst2|draw1|line1|err[1]~0\, inst2|draw1|line1|err[1]~0, top_de1, 1
instance = comp, \inst2|draw1|line1|err~18\, inst2|draw1|line1|err~18, top_de1, 1
instance = comp, \inst2|draw1|line1|err~19\, inst2|draw1|line1|err~19, top_de1, 1
instance = comp, \inst2|draw1|line1|err[0]\, inst2|draw1|line1|err[0], top_de1, 1
instance = comp, \inst2|draw1|line1|err~12\, inst2|draw1|line1|err~12, top_de1, 1
instance = comp, \inst2|draw1|line1|err~13\, inst2|draw1|line1|err~13, top_de1, 1
instance = comp, \inst2|draw1|line1|err[3]\, inst2|draw1|line1|err[3], top_de1, 1
instance = comp, \inst2|draw1|line1|Add9~8\, inst2|draw1|line1|Add9~8, top_de1, 1
instance = comp, \inst2|draw1|line1|err~8\, inst2|draw1|line1|err~8, top_de1, 1
instance = comp, \inst2|draw1|line1|err~9\, inst2|draw1|line1|err~9, top_de1, 1
instance = comp, \inst2|draw1|line1|err[4]\, inst2|draw1|line1|err[4], top_de1, 1
instance = comp, \inst2|draw1|line1|err~10\, inst2|draw1|line1|err~10, top_de1, 1
instance = comp, \inst2|draw1|line1|err~11\, inst2|draw1|line1|err~11, top_de1, 1
instance = comp, \inst2|draw1|line1|err[5]\, inst2|draw1|line1|err[5], top_de1, 1
instance = comp, \inst2|draw1|line1|Add4~16\, inst2|draw1|line1|Add4~16, top_de1, 1
instance = comp, \inst2|draw1|line1|err~20\, inst2|draw1|line1|err~20, top_de1, 1
instance = comp, \inst2|draw1|line1|err~21\, inst2|draw1|line1|err~21, top_de1, 1
instance = comp, \inst2|draw1|line1|err[8]\, inst2|draw1|line1|err[8], top_de1, 1
instance = comp, \inst2|draw1|line1|Add6~0\, inst2|draw1|line1|Add6~0, top_de1, 1
instance = comp, \inst2|draw1|line1|Add6~2\, inst2|draw1|line1|Add6~2, top_de1, 1
instance = comp, \inst2|draw1|line1|Add6~4\, inst2|draw1|line1|Add6~4, top_de1, 1
instance = comp, \inst2|draw1|line1|Add6~6\, inst2|draw1|line1|Add6~6, top_de1, 1
instance = comp, \inst2|draw1|line1|Add6~8\, inst2|draw1|line1|Add6~8, top_de1, 1
instance = comp, \inst2|draw1|line1|Add6~10\, inst2|draw1|line1|Add6~10, top_de1, 1
instance = comp, \inst2|draw1|line1|Add6~12\, inst2|draw1|line1|Add6~12, top_de1, 1
instance = comp, \inst2|draw1|line1|LessThan3~0\, inst2|draw1|line1|LessThan3~0, top_de1, 1
instance = comp, \inst2|draw1|line1|err~16\, inst2|draw1|line1|err~16, top_de1, 1
instance = comp, \inst2|draw1|line1|err~17\, inst2|draw1|line1|err~17, top_de1, 1
instance = comp, \inst2|draw1|line1|err[1]\, inst2|draw1|line1|err[1], top_de1, 1
instance = comp, \inst2|draw1|line1|LessThan3~1\, inst2|draw1|line1|LessThan3~1, top_de1, 1
instance = comp, \inst2|draw1|line1|LessThan3~2\, inst2|draw1|line1|LessThan3~2, top_de1, 1
instance = comp, \inst2|draw1|line1|LessThan3~3\, inst2|draw1|line1|LessThan3~3, top_de1, 1
instance = comp, \inst2|draw1|line1|LessThan3~4\, inst2|draw1|line1|LessThan3~4, top_de1, 1
instance = comp, \inst2|draw1|line1|LessThan3~6\, inst2|draw1|line1|LessThan3~6, top_de1, 1
instance = comp, \inst2|draw1|line1|LessThan3~7\, inst2|draw1|line1|LessThan3~7, top_de1, 1
instance = comp, \inst2|draw1|line1|LessThan3~5\, inst2|draw1|line1|LessThan3~5, top_de1, 1
instance = comp, \inst2|draw1|line1|cx[4]~1\, inst2|draw1|line1|cx[4]~1, top_de1, 1
instance = comp, \inst2|draw1|line1|Add8~3\, inst2|draw1|line1|Add8~3, top_de1, 1
instance = comp, \inst2|draw1|line1|cx[0]\, inst2|draw1|line1|cx[0], top_de1, 1
instance = comp, \inst2|decoder1|w[0]\, inst2|decoder1|w[0], top_de1, 1
instance = comp, \inst2|draw1|line1|Add8~7\, inst2|draw1|line1|Add8~7, top_de1, 1
instance = comp, \inst2|draw1|line1|cx[1]\, inst2|draw1|line1|cx[1], top_de1, 1
instance = comp, \inst2|draw1|line1|draw_line_comb~0\, inst2|draw1|line1|draw_line_comb~0, top_de1, 1
instance = comp, \inst2|decoder1|w[6]\, inst2|decoder1|w[6], top_de1, 1
instance = comp, \inst2|draw1|line1|Add8~27\, inst2|draw1|line1|Add8~27, top_de1, 1
instance = comp, \inst2|draw1|line1|cx[6]\, inst2|draw1|line1|cx[6], top_de1, 1
instance = comp, \inst2|draw1|line1|draw_line_comb~3\, inst2|draw1|line1|draw_line_comb~3, top_de1, 1
instance = comp, \inst2|draw1|line1|Add8~11\, inst2|draw1|line1|Add8~11, top_de1, 1
instance = comp, \inst2|draw1|line1|cx[2]\, inst2|draw1|line1|cx[2], top_de1, 1
instance = comp, \inst2|decoder1|x~8\, inst2|decoder1|x~8, top_de1, 1
instance = comp, \inst2|decoder1|x[7]\, inst2|decoder1|x[7], top_de1, 1
instance = comp, \inst2|decoder1|w[5]\, inst2|decoder1|w[5], top_de1, 1
instance = comp, \inst2|decoder1|w[4]\, inst2|decoder1|w[4], top_de1, 1
instance = comp, \inst2|decoder1|w[1]\, inst2|decoder1|w[1], top_de1, 1
instance = comp, \inst2|draw1|line1|LessThan0~1\, inst2|draw1|line1|LessThan0~1, top_de1, 1
instance = comp, \inst2|draw1|line1|LessThan0~3\, inst2|draw1|line1|LessThan0~3, top_de1, 1
instance = comp, \inst2|draw1|line1|LessThan0~5\, inst2|draw1|line1|LessThan0~5, top_de1, 1
instance = comp, \inst2|draw1|line1|LessThan0~7\, inst2|draw1|line1|LessThan0~7, top_de1, 1
instance = comp, \inst2|draw1|line1|LessThan0~9\, inst2|draw1|line1|LessThan0~9, top_de1, 1
instance = comp, \inst2|draw1|line1|LessThan0~11\, inst2|draw1|line1|LessThan0~11, top_de1, 1
instance = comp, \inst2|draw1|line1|LessThan0~13\, inst2|draw1|line1|LessThan0~13, top_de1, 1
instance = comp, \inst2|draw1|line1|LessThan0~14\, inst2|draw1|line1|LessThan0~14, top_de1, 1
instance = comp, \inst2|draw1|line1|Add8~14\, inst2|draw1|line1|Add8~14, top_de1, 1
instance = comp, \inst2|draw1|line1|Add8~15\, inst2|draw1|line1|Add8~15, top_de1, 1
instance = comp, \inst2|draw1|line1|cx[3]\, inst2|draw1|line1|cx[3], top_de1, 1
instance = comp, \inst2|draw1|line1|draw_line_comb~1\, inst2|draw1|line1|draw_line_comb~1, top_de1, 1
instance = comp, \inst2|draw1|line1|draw_line_comb~4\, inst2|draw1|line1|draw_line_comb~4, top_de1, 1
instance = comp, \inst2|draw1|line1|Add10~18\, inst2|draw1|line1|Add10~18, top_de1, 1
instance = comp, \inst2|draw1|line1|cy[0]~0\, inst2|draw1|line1|cy[0]~0, top_de1, 1
instance = comp, \inst2|draw1|line1|Add10~3\, inst2|draw1|line1|Add10~3, top_de1, 1
instance = comp, \inst2|draw1|line1|cy[5]\, inst2|draw1|line1|cy[5], top_de1, 1
instance = comp, \inst2|decoder1|h~7\, inst2|decoder1|h~7, top_de1, 1
instance = comp, \inst2|decoder1|h[4]\, inst2|decoder1|h[4], top_de1, 1
instance = comp, \inst2|draw1|line1|Add10~12\, inst2|draw1|line1|Add10~12, top_de1, 1
instance = comp, \inst2|draw1|line1|cy[3]\, inst2|draw1|line1|cy[3], top_de1, 1
instance = comp, \inst2|draw1|line1|Add10~0\, inst2|draw1|line1|Add10~0, top_de1, 1
instance = comp, \inst2|draw1|line1|Add10~4\, inst2|draw1|line1|Add10~4, top_de1, 1
instance = comp, \inst2|draw1|line1|Add10~6\, inst2|draw1|line1|Add10~6, top_de1, 1
instance = comp, \inst2|draw1|line1|cy[1]\, inst2|draw1|line1|cy[1], top_de1, 1
instance = comp, \inst2|draw1|line1|Add10~7\, inst2|draw1|line1|Add10~7, top_de1, 1
instance = comp, \inst2|draw1|line1|Add10~9\, inst2|draw1|line1|Add10~9, top_de1, 1
instance = comp, \inst2|draw1|line1|cy[2]\, inst2|draw1|line1|cy[2], top_de1, 1
instance = comp, \inst2|draw1|line1|Add10~15\, inst2|draw1|line1|Add10~15, top_de1, 1
instance = comp, \inst2|draw1|line1|cy[4]\, inst2|draw1|line1|cy[4], top_de1, 1
instance = comp, \inst2|draw1|line1|draw_line_comb~7\, inst2|draw1|line1|draw_line_comb~7, top_de1, 1
instance = comp, \inst2|draw1|line1|Add10~21\, inst2|draw1|line1|Add10~21, top_de1, 1
instance = comp, \inst2|draw1|line1|cy[6]\, inst2|draw1|line1|cy[6], top_de1, 1
instance = comp, \inst2|draw1|line1|draw_line_comb~8\, inst2|draw1|line1|draw_line_comb~8, top_de1, 1
instance = comp, \inst2|decoder1|h~4\, inst2|decoder1|h~4, top_de1, 1
instance = comp, \inst2|decoder1|h[3]\, inst2|decoder1|h[3], top_de1, 1
instance = comp, \inst2|draw1|line1|draw_line_comb~6\, inst2|draw1|line1|draw_line_comb~6, top_de1, 1
instance = comp, \inst2|draw1|line1|draw_line_comb~9\, inst2|draw1|line1|draw_line_comb~9, top_de1, 1
instance = comp, \inst2|draw1|line1|next_setup~0\, inst2|draw1|line1|next_setup~0, top_de1, 1
instance = comp, \inst2|draw1|line1|setup\, inst2|draw1|line1|setup, top_de1, 1
instance = comp, \inst2|draw1|line1|done~0\, inst2|draw1|line1|done~0, top_de1, 1
instance = comp, \inst2|decoder1|en~10\, inst2|decoder1|en~10, top_de1, 1
instance = comp, \inst2|decoder1|en~5\, inst2|decoder1|en~5, top_de1, 1
instance = comp, \inst2|decoder1|en~11\, inst2|decoder1|en~11, top_de1, 1
instance = comp, \inst4|hex1[3]~7\, inst4|hex1[3]~7, top_de1, 1
instance = comp, \inst2|decoder1|en~4\, inst2|decoder1|en~4, top_de1, 1
instance = comp, \inst2|decoder1|en[1]\, inst2|decoder1|en[1], top_de1, 1
instance = comp, \inst2|decoder1|en~8\, inst2|decoder1|en~8, top_de1, 1
instance = comp, \inst2|decoder1|en~9\, inst2|decoder1|en~9, top_de1, 1
instance = comp, \inst2|decoder1|en[2]\, inst2|decoder1|en[2], top_de1, 1
instance = comp, \inst2|draw1|rect1|cy_tmp[0]~0\, inst2|draw1|rect1|cy_tmp[0]~0, top_de1, 1
instance = comp, \inst2|draw1|rect1|started_tmp~0\, inst2|draw1|rect1|started_tmp~0, top_de1, 1
instance = comp, \inst2|draw1|rect1|started\, inst2|draw1|rect1|started, top_de1, 1
instance = comp, \inst2|decoder1|Equal0~1\, inst2|decoder1|Equal0~1, top_de1, 1
instance = comp, \inst2|decoder1|en~1\, inst2|decoder1|en~1, top_de1, 1
instance = comp, \inst2|decoder1|Equal0~0\, inst2|decoder1|Equal0~0, top_de1, 1
instance = comp, \inst2|decoder1|en~2\, inst2|decoder1|en~2, top_de1, 1
instance = comp, \inst2|decoder1|en[0]\, inst2|decoder1|en[0], top_de1, 1
instance = comp, \inst2|draw1|pixel1|draw_write~0\, inst2|draw1|pixel1|draw_write~0, top_de1, 1
instance = comp, \inst2|draw1|pixel1|busy\, inst2|draw1|pixel1|busy, top_de1, 1
instance = comp, \inst2|draw1|pixel1|done~0\, inst2|draw1|pixel1|done~0, top_de1, 1
instance = comp, \inst2|vgacontroller1|ramaddr[15]~4\, inst2|vgacontroller1|ramaddr[15]~4, top_de1, 1
instance = comp, \inst2|draw1|rect1|draw_write~1\, inst2|draw1|rect1|draw_write~1, top_de1, 1
instance = comp, \inst2|draw1|draw_ready~0\, inst2|draw1|draw_ready~0, top_de1, 1
instance = comp, \inst2|decoder1|timeout_count[4]~2\, inst2|decoder1|timeout_count[4]~2, top_de1, 1
instance = comp, \inst2|decoder1|timeout_count[4]~3\, inst2|decoder1|timeout_count[4]~3, top_de1, 1
instance = comp, \inst2|decoder1|timeout_count[4]~4\, inst2|decoder1|timeout_count[4]~4, top_de1, 1
instance = comp, \inst2|decoder1|timeout_count[0]\, inst2|decoder1|timeout_count[0], top_de1, 1
instance = comp, \inst2|decoder1|Add1~2\, inst2|decoder1|Add1~2, top_de1, 1
instance = comp, \inst2|decoder1|timeout_count[1]\, inst2|decoder1|timeout_count[1], top_de1, 1
instance = comp, \inst2|decoder1|Add1~6\, inst2|decoder1|Add1~6, top_de1, 1
instance = comp, \inst2|decoder1|timeout_count[3]\, inst2|decoder1|timeout_count[3], top_de1, 1
instance = comp, \inst2|decoder1|Add1~8\, inst2|decoder1|Add1~8, top_de1, 1
instance = comp, \inst2|decoder1|Add1~12\, inst2|decoder1|Add1~12, top_de1, 1
instance = comp, \inst2|decoder1|timeout_count[6]\, inst2|decoder1|timeout_count[6], top_de1, 1
instance = comp, \inst2|decoder1|Add1~14\, inst2|decoder1|Add1~14, top_de1, 1
instance = comp, \inst2|decoder1|Add1~16\, inst2|decoder1|Add1~16, top_de1, 1
instance = comp, \inst2|decoder1|timeout_count[8]\, inst2|decoder1|timeout_count[8], top_de1, 1
instance = comp, \inst2|decoder1|Add1~18\, inst2|decoder1|Add1~18, top_de1, 1
instance = comp, \inst2|decoder1|Add1~20\, inst2|decoder1|Add1~20, top_de1, 1
instance = comp, \inst2|decoder1|timeout_count[10]\, inst2|decoder1|timeout_count[10], top_de1, 1
instance = comp, \inst2|decoder1|Add1~22\, inst2|decoder1|Add1~22, top_de1, 1
instance = comp, \inst2|decoder1|Add1~24\, inst2|decoder1|Add1~24, top_de1, 1
instance = comp, \inst2|decoder1|timeout_count[12]\, inst2|decoder1|timeout_count[12], top_de1, 1
instance = comp, \inst2|decoder1|LessThan0~3\, inst2|decoder1|LessThan0~3, top_de1, 1
instance = comp, \inst2|decoder1|timeout_count[7]\, inst2|decoder1|timeout_count[7], top_de1, 1
instance = comp, \inst2|decoder1|timeout_count[4]\, inst2|decoder1|timeout_count[4], top_de1, 1
instance = comp, \inst2|decoder1|LessThan0~1\, inst2|decoder1|LessThan0~1, top_de1, 1
instance = comp, \inst2|decoder1|Add1~26\, inst2|decoder1|Add1~26, top_de1, 1
instance = comp, \inst2|decoder1|timeout_count[13]\, inst2|decoder1|timeout_count[13], top_de1, 1
instance = comp, \inst2|decoder1|timeout_count[9]\, inst2|decoder1|timeout_count[9], top_de1, 1
instance = comp, \inst2|decoder1|LessThan0~0\, inst2|decoder1|LessThan0~0, top_de1, 1
instance = comp, \inst2|decoder1|LessThan0~4\, inst2|decoder1|LessThan0~4, top_de1, 1
instance = comp, \inst2|decoder1|packet_num[2]~2\, inst2|decoder1|packet_num[2]~2, top_de1, 1
instance = comp, \inst2|decoder1|packet_num[0]~5\, inst2|decoder1|packet_num[0]~5, top_de1, 1
instance = comp, \inst2|decoder1|packet_num[0]\, inst2|decoder1|packet_num[0], top_de1, 1
instance = comp, \inst4|hex0[0]~6\, inst4|hex0[0]~6, top_de1, 1
instance = comp, \inst2|decoder1|en~3\, inst2|decoder1|en~3, top_de1, 1
instance = comp, \inst4|Equal63~2\, inst4|Equal63~2, top_de1, 1
instance = comp, \inst2|decoder1|done~0\, inst2|decoder1|done~0, top_de1, 1
instance = comp, \inst2|decoder1|done~1\, inst2|decoder1|done~1, top_de1, 1
instance = comp, \inst2|decoder1|done~2\, inst2|decoder1|done~2, top_de1, 1
instance = comp, \inst2|decoder1|next_int_ready~3\, inst2|decoder1|next_int_ready~3, top_de1, 1
instance = comp, \inst2|decoder1|next_int_ready~2\, inst2|decoder1|next_int_ready~2, top_de1, 1
instance = comp, \inst2|decoder1|next_int_ready~4\, inst2|decoder1|next_int_ready~4, top_de1, 1
instance = comp, \inst2|decoder1|current_instruction[2]~0\, inst2|decoder1|current_instruction[2]~0, top_de1, 1
instance = comp, \inst2|decoder1|current_instruction[2]~4\, inst2|decoder1|current_instruction[2]~4, top_de1, 1
instance = comp, \inst2|decoder1|current_instruction[2]~5\, inst2|decoder1|current_instruction[2]~5, top_de1, 1
instance = comp, \inst2|decoder1|current_instruction[0]\, inst2|decoder1|current_instruction[0], top_de1, 1
instance = comp, \inst2|decoder1|decode_comb~1\, inst2|decoder1|decode_comb~1, top_de1, 1
instance = comp, \inst2|decoder1|current_instruction~1\, inst2|decoder1|current_instruction~1, top_de1, 1
instance = comp, \inst2|decoder1|current_instruction~2\, inst2|decoder1|current_instruction~2, top_de1, 1
instance = comp, \inst2|decoder1|current_instruction~3\, inst2|decoder1|current_instruction~3, top_de1, 1
instance = comp, \inst2|decoder1|current_instruction[2]\, inst2|decoder1|current_instruction[2], top_de1, 1
instance = comp, \inst2|decoder1|asb~0\, inst2|decoder1|asb~0, top_de1, 1
instance = comp, \inst2|decoder1|asb\, inst2|decoder1|asb, top_de1, 1
instance = comp, \inst2|decoder1|next_h[6]~0\, inst2|decoder1|next_h[6]~0, top_de1, 1
instance = comp, \inst2|decoder1|next_h[6]~2\, inst2|decoder1|next_h[6]~2, top_de1, 1
instance = comp, \inst2|decoder1|next_h[6]~3\, inst2|decoder1|next_h[6]~3, top_de1, 1
instance = comp, \inst2|decoder1|h[6]\, inst2|decoder1|h[6], top_de1, 1
instance = comp, \inst2|draw1|rect1|Add0~24\, inst2|draw1|rect1|Add0~24, top_de1, 1
instance = comp, \inst2|draw1|rect1|Add0~0\, inst2|draw1|rect1|Add0~0, top_de1, 1
instance = comp, \inst2|draw1|rect1|Add0~3\, inst2|draw1|rect1|Add0~3, top_de1, 1
instance = comp, \inst2|draw1|rect1|cx[1]~0\, inst2|draw1|rect1|cx[1]~0, top_de1, 1
instance = comp, \inst2|draw1|rect1|cx[1]~1\, inst2|draw1|rect1|cx[1]~1, top_de1, 1
instance = comp, \inst2|draw1|rect1|Add1~0\, inst2|draw1|rect1|Add1~0, top_de1, 1
instance = comp, \inst2|draw1|rect1|Equal2~0\, inst2|draw1|rect1|Equal2~0, top_de1, 1
instance = comp, \inst2|draw1|rect1|Add0~13\, inst2|draw1|rect1|Add0~13, top_de1, 1
instance = comp, \inst2|draw1|rect1|Add0~15\, inst2|draw1|rect1|Add0~15, top_de1, 1
instance = comp, \inst2|draw1|rect1|cy[3]\, inst2|draw1|rect1|cy[3], top_de1, 1
instance = comp, \inst2|draw1|rect1|cx[1]~3\, inst2|draw1|rect1|cx[1]~3, top_de1, 1
instance = comp, \inst2|decoder1|h~0\, inst2|decoder1|h~0, top_de1, 1
instance = comp, \inst2|decoder1|h[1]\, inst2|decoder1|h[1], top_de1, 1
instance = comp, \inst2|draw1|rect1|Add0~4\, inst2|draw1|rect1|Add0~4, top_de1, 1
instance = comp, \inst2|draw1|rect1|Add0~7\, inst2|draw1|rect1|Add0~7, top_de1, 1
instance = comp, \inst2|draw1|rect1|cy[1]\, inst2|draw1|rect1|cy[1], top_de1, 1
instance = comp, \inst2|draw1|rect1|cx[1]~2\, inst2|draw1|rect1|cx[1]~2, top_de1, 1
instance = comp, \inst2|draw1|rect1|cx[1]~5\, inst2|draw1|rect1|cx[1]~5, top_de1, 1
instance = comp, \inst2|draw1|rect1|cx[1]~6\, inst2|draw1|rect1|cx[1]~6, top_de1, 1
instance = comp, \inst2|vgacontroller1|vga_claim~2\, inst2|vgacontroller1|vga_claim~2, top_de1, 1
instance = comp, \inst2|draw1|rect1|cx[1]~7\, inst2|draw1|rect1|cx[1]~7, top_de1, 1
instance = comp, \inst2|draw1|rect1|cx_tmp[0]~0\, inst2|draw1|rect1|cx_tmp[0]~0, top_de1, 1
instance = comp, \inst2|draw1|rect1|cx_tmp[0]~1\, inst2|draw1|rect1|cx_tmp[0]~1, top_de1, 1
instance = comp, \inst2|draw1|rect1|cx_tmp[0]~2\, inst2|draw1|rect1|cx_tmp[0]~2, top_de1, 1
instance = comp, \inst2|draw1|rect1|cx[0]\, inst2|draw1|rect1|cx[0], top_de1, 1
instance = comp, \inst2|draw1|rect1|cx_tmp[1]~3\, inst2|draw1|rect1|cx_tmp[1]~3, top_de1, 1
instance = comp, \inst2|draw1|rect1|cx_tmp[1]~4\, inst2|draw1|rect1|cx_tmp[1]~4, top_de1, 1
instance = comp, \inst2|draw1|rect1|cx_tmp[1]~5\, inst2|draw1|rect1|cx_tmp[1]~5, top_de1, 1
instance = comp, \inst2|draw1|rect1|cx[1]\, inst2|draw1|rect1|cx[1], top_de1, 1
instance = comp, \inst2|draw1|rect1|Equal0~0\, inst2|draw1|rect1|Equal0~0, top_de1, 1
instance = comp, \inst2|draw1|rect1|cx_tmp[4]~12\, inst2|draw1|rect1|cx_tmp[4]~12, top_de1, 1
instance = comp, \inst2|draw1|rect1|cx_tmp[4]~13\, inst2|draw1|rect1|cx_tmp[4]~13, top_de1, 1
instance = comp, \inst2|draw1|rect1|cx_tmp[4]~14\, inst2|draw1|rect1|cx_tmp[4]~14, top_de1, 1
instance = comp, \inst2|draw1|rect1|cx[4]\, inst2|draw1|rect1|cx[4], top_de1, 1
instance = comp, \inst2|draw1|rect1|Equal0~2\, inst2|draw1|rect1|Equal0~2, top_de1, 1
instance = comp, \inst2|decoder1|x~5\, inst2|decoder1|x~5, top_de1, 1
instance = comp, \inst2|decoder1|x[2]~feeder\, inst2|decoder1|x[2]~feeder, top_de1, 1
instance = comp, \inst2|decoder1|x[2]\, inst2|decoder1|x[2], top_de1, 1
instance = comp, \inst2|draw1|rect1|Add1~4\, inst2|draw1|rect1|Add1~4, top_de1, 1
instance = comp, \inst2|draw1|rect1|cx_tmp[2]~6\, inst2|draw1|rect1|cx_tmp[2]~6, top_de1, 1
instance = comp, \inst2|draw1|rect1|cx_tmp[2]~7\, inst2|draw1|rect1|cx_tmp[2]~7, top_de1, 1
instance = comp, \inst2|draw1|rect1|cx_tmp[2]~8\, inst2|draw1|rect1|cx_tmp[2]~8, top_de1, 1
instance = comp, \inst2|draw1|rect1|cx[2]\, inst2|draw1|rect1|cx[2], top_de1, 1
instance = comp, \inst2|draw1|rect1|Add1~6\, inst2|draw1|rect1|Add1~6, top_de1, 1
instance = comp, \inst2|draw1|rect1|cx_tmp[3]~10\, inst2|draw1|rect1|cx_tmp[3]~10, top_de1, 1
instance = comp, \inst2|draw1|rect1|cx_tmp[3]~11\, inst2|draw1|rect1|cx_tmp[3]~11, top_de1, 1
instance = comp, \inst2|draw1|rect1|cx[3]\, inst2|draw1|rect1|cx[3], top_de1, 1
instance = comp, \inst2|draw1|rect1|Equal0~1\, inst2|draw1|rect1|Equal0~1, top_de1, 1
instance = comp, \inst2|draw1|rect1|Equal0~4\, inst2|draw1|rect1|Equal0~4, top_de1, 1
instance = comp, \inst2|draw1|rect1|cy_tmp[0]~2\, inst2|draw1|rect1|cy_tmp[0]~2, top_de1, 1
instance = comp, \inst2|draw1|rect1|cy[0]\, inst2|draw1|rect1|cy[0], top_de1, 1
instance = comp, \inst2|draw1|rect1|Add0~9\, inst2|draw1|rect1|Add0~9, top_de1, 1
instance = comp, \inst2|draw1|rect1|Add0~8\, inst2|draw1|rect1|Add0~8, top_de1, 1
instance = comp, \inst2|draw1|rect1|Add0~11\, inst2|draw1|rect1|Add0~11, top_de1, 1
instance = comp, \inst2|draw1|rect1|cy[2]\, inst2|draw1|rect1|cy[2], top_de1, 1
instance = comp, \inst2|draw1|rect1|Add0~17\, inst2|draw1|rect1|Add0~17, top_de1, 1
instance = comp, \inst2|draw1|rect1|Add0~21\, inst2|draw1|rect1|Add0~21, top_de1, 1
instance = comp, \inst2|draw1|rect1|Add0~23\, inst2|draw1|rect1|Add0~23, top_de1, 1
instance = comp, \inst2|draw1|rect1|cy[5]\, inst2|draw1|rect1|cy[5], top_de1, 1
instance = comp, \inst2|draw1|rect1|Add0~25\, inst2|draw1|rect1|Add0~25, top_de1, 1
instance = comp, \inst2|draw1|rect1|Add0~27\, inst2|draw1|rect1|Add0~27, top_de1, 1
instance = comp, \inst2|draw1|rect1|cy[6]\, inst2|draw1|rect1|cy[6], top_de1, 1
instance = comp, \inst2|draw1|rect1|Equal1~0\, inst2|draw1|rect1|Equal1~0, top_de1, 1
instance = comp, \inst2|decoder1|y[0]\, inst2|decoder1|y[0], top_de1, 1
instance = comp, \inst2|draw1|rect1|almost_done_tmp~0\, inst2|draw1|rect1|almost_done_tmp~0, top_de1, 1
instance = comp, \inst2|draw1|rect1|almost_done_tmp~2\, inst2|draw1|rect1|almost_done_tmp~2, top_de1, 1
instance = comp, \inst2|draw1|rect1|almost_done_tmp~3\, inst2|draw1|rect1|almost_done_tmp~3, top_de1, 1
instance = comp, \inst2|draw1|rect1|almost_done_tmp~4\, inst2|draw1|rect1|almost_done_tmp~4, top_de1, 1
instance = comp, \inst2|draw1|rect1|almost_done\, inst2|draw1|rect1|almost_done, top_de1, 1
instance = comp, \inst2|draw1|rect1|draw_write~0\, inst2|draw1|rect1|draw_write~0, top_de1, 1
instance = comp, \inst2|decoder1|en~6\, inst2|decoder1|en~6, top_de1, 1
instance = comp, \inst2|decoder1|en~7\, inst2|decoder1|en~7, top_de1, 1
instance = comp, \inst2|decoder1|en[3]\, inst2|decoder1|en[3], top_de1, 1
instance = comp, \inst2|draw1|line1|draw_write~0\, inst2|draw1|line1|draw_write~0, top_de1, 1
instance = comp, \inst2|vgacontroller1|ramaddr[15]~5\, inst2|vgacontroller1|ramaddr[15]~5, top_de1, 1
instance = comp, \inst2|vgacontroller1|ramaddr[15]~22\, inst2|vgacontroller1|ramaddr[15]~22, top_de1, 1
instance = comp, \inst2|vgacontroller1|ramaddr[15]~54\, inst2|vgacontroller1|ramaddr[15]~54, top_de1, 1
instance = comp, \inst2|draw1|rect1|ramaddr[14]~30\, inst2|draw1|rect1|ramaddr[14]~30, top_de1, 1
instance = comp, \inst2|vgacontroller1|new_v_count[8]~5\, inst2|vgacontroller1|new_v_count[8]~5, top_de1, 1
instance = comp, \inst2|vgacontroller1|v_count[8]\, inst2|vgacontroller1|v_count[8], top_de1, 1
instance = comp, \inst2|vgacontroller1|ramaddr[14]~23\, inst2|vgacontroller1|ramaddr[14]~23, top_de1, 1
instance = comp, \inst2|vgacontroller1|ramaddr[14]~24\, inst2|vgacontroller1|ramaddr[14]~24, top_de1, 1
instance = comp, \inst2|draw1|rect1|ramaddr[13]~31\, inst2|draw1|rect1|ramaddr[13]~31, top_de1, 1
instance = comp, \inst2|vgacontroller1|ramaddr[13]~25\, inst2|vgacontroller1|ramaddr[13]~25, top_de1, 1
instance = comp, \inst2|vgacontroller1|ramaddr[13]~26\, inst2|vgacontroller1|ramaddr[13]~26, top_de1, 1
instance = comp, \inst2|vgacontroller1|ramaddr[12]~27\, inst2|vgacontroller1|ramaddr[12]~27, top_de1, 1
instance = comp, \inst2|draw1|rect1|Add0~16\, inst2|draw1|rect1|Add0~16, top_de1, 1
instance = comp, \inst2|draw1|rect1|Add0~19\, inst2|draw1|rect1|Add0~19, top_de1, 1
instance = comp, \inst2|draw1|rect1|cy[4]\, inst2|draw1|rect1|cy[4], top_de1, 1
instance = comp, \inst2|draw1|rect1|ramaddr[12]~32\, inst2|draw1|rect1|ramaddr[12]~32, top_de1, 1
instance = comp, \inst2|vgacontroller1|ramaddr[12]~28\, inst2|vgacontroller1|ramaddr[12]~28, top_de1, 1
instance = comp, \inst2|draw1|rect1|ramaddr[11]~33\, inst2|draw1|rect1|ramaddr[11]~33, top_de1, 1
instance = comp, \inst2|vgacontroller1|ramaddr[11]~29\, inst2|vgacontroller1|ramaddr[11]~29, top_de1, 1
instance = comp, \inst2|vgacontroller1|ramaddr[11]~30\, inst2|vgacontroller1|ramaddr[11]~30, top_de1, 1
instance = comp, \inst2|draw1|rect1|ramaddr[10]~34\, inst2|draw1|rect1|ramaddr[10]~34, top_de1, 1
instance = comp, \inst2|vgacontroller1|ramaddr[10]~31\, inst2|vgacontroller1|ramaddr[10]~31, top_de1, 1
instance = comp, \inst2|decoder1|y[2]\, inst2|decoder1|y[2], top_de1, 1
instance = comp, \inst2|vgacontroller1|ramaddr[10]~32\, inst2|vgacontroller1|ramaddr[10]~32, top_de1, 1
instance = comp, \inst2|draw1|rect1|ramaddr[9]~35\, inst2|draw1|rect1|ramaddr[9]~35, top_de1, 1
instance = comp, \inst2|vgacontroller1|v_count[3]~0\, inst2|vgacontroller1|v_count[3]~0, top_de1, 1
instance = comp, \inst2|vgacontroller1|v_count[3]~1\, inst2|vgacontroller1|v_count[3]~1, top_de1, 1
instance = comp, \inst2|vgacontroller1|v_count[3]\, inst2|vgacontroller1|v_count[3], top_de1, 1
instance = comp, \inst2|vgacontroller1|ramaddr[9]~33\, inst2|vgacontroller1|ramaddr[9]~33, top_de1, 1
instance = comp, \inst2|vgacontroller1|ramaddr[9]~34\, inst2|vgacontroller1|ramaddr[9]~34, top_de1, 1
instance = comp, \inst2|draw1|line1|Add10~2\, inst2|draw1|line1|Add10~2, top_de1, 1
instance = comp, \inst2|draw1|line1|cy[0]\, inst2|draw1|line1|cy[0], top_de1, 1
instance = comp, \inst2|vgacontroller1|ramaddr[8]~35\, inst2|vgacontroller1|ramaddr[8]~35, top_de1, 1
instance = comp, \inst2|draw1|rect1|ramaddr[8]~36\, inst2|draw1|rect1|ramaddr[8]~36, top_de1, 1
instance = comp, \inst2|vgacontroller1|ramaddr[8]~36\, inst2|vgacontroller1|ramaddr[8]~36, top_de1, 1
instance = comp, \inst2|vgacontroller1|ramaddr[7]~37\, inst2|vgacontroller1|ramaddr[7]~37, top_de1, 1
instance = comp, \inst2|draw1|rect1|cx_tmp[6]~18\, inst2|draw1|rect1|cx_tmp[6]~18, top_de1, 1
instance = comp, \inst2|draw1|rect1|cx_tmp[6]~19\, inst2|draw1|rect1|cx_tmp[6]~19, top_de1, 1
instance = comp, \inst2|draw1|rect1|cx_tmp[6]~20\, inst2|draw1|rect1|cx_tmp[6]~20, top_de1, 1
instance = comp, \inst2|draw1|rect1|cx[6]\, inst2|draw1|rect1|cx[6], top_de1, 1
instance = comp, \inst2|draw1|rect1|Add1~14\, inst2|draw1|rect1|Add1~14, top_de1, 1
instance = comp, \inst2|draw1|rect1|cx_tmp[7]~22\, inst2|draw1|rect1|cx_tmp[7]~22, top_de1, 1
instance = comp, \inst2|draw1|rect1|cx_tmp[7]~23\, inst2|draw1|rect1|cx_tmp[7]~23, top_de1, 1
instance = comp, \inst2|draw1|rect1|cx[7]\, inst2|draw1|rect1|cx[7], top_de1, 1
instance = comp, \inst2|draw1|rect1|ramaddr[7]~37\, inst2|draw1|rect1|ramaddr[7]~37, top_de1, 1
instance = comp, \inst2|vgacontroller1|ramaddr[7]~38\, inst2|vgacontroller1|ramaddr[7]~38, top_de1, 1
instance = comp, \inst2|draw1|rect1|ramaddr[6]~38\, inst2|draw1|rect1|ramaddr[6]~38, top_de1, 1
instance = comp, \inst2|vgacontroller1|ramaddr[6]~39\, inst2|vgacontroller1|ramaddr[6]~39, top_de1, 1
instance = comp, \inst2|vgacontroller1|ramaddr[6]~40\, inst2|vgacontroller1|ramaddr[6]~40, top_de1, 1
instance = comp, \inst2|draw1|line1|Add8~23\, inst2|draw1|line1|Add8~23, top_de1, 1
instance = comp, \inst2|draw1|line1|cx[5]\, inst2|draw1|line1|cx[5], top_de1, 1
instance = comp, \inst2|vgacontroller1|ramaddr[5]~41\, inst2|vgacontroller1|ramaddr[5]~41, top_de1, 1
instance = comp, \inst2|draw1|rect1|ramaddr[5]~39\, inst2|draw1|rect1|ramaddr[5]~39, top_de1, 1
instance = comp, \inst2|vgacontroller1|ramaddr[5]~42\, inst2|vgacontroller1|ramaddr[5]~42, top_de1, 1
instance = comp, \inst2|draw1|line1|Add8~19\, inst2|draw1|line1|Add8~19, top_de1, 1
instance = comp, \inst2|draw1|line1|cx[4]\, inst2|draw1|line1|cx[4], top_de1, 1
instance = comp, \inst2|vgacontroller1|h_count[4]\, inst2|vgacontroller1|h_count[4], top_de1, 1
instance = comp, \inst2|vgacontroller1|ramaddr[4]~43\, inst2|vgacontroller1|ramaddr[4]~43, top_de1, 1
instance = comp, \inst2|draw1|rect1|ramaddr[4]~40\, inst2|draw1|rect1|ramaddr[4]~40, top_de1, 1
instance = comp, \inst2|vgacontroller1|ramaddr[4]~44\, inst2|vgacontroller1|ramaddr[4]~44, top_de1, 1
instance = comp, \inst2|vgacontroller1|h_count[3]\, inst2|vgacontroller1|h_count[3], top_de1, 1
instance = comp, \inst2|vgacontroller1|ramaddr[3]~45\, inst2|vgacontroller1|ramaddr[3]~45, top_de1, 1
instance = comp, \inst2|draw1|rect1|ramaddr[3]~41\, inst2|draw1|rect1|ramaddr[3]~41, top_de1, 1
instance = comp, \inst2|vgacontroller1|ramaddr[3]~46\, inst2|vgacontroller1|ramaddr[3]~46, top_de1, 1
instance = comp, \inst2|draw1|rect1|ramaddr[2]~42\, inst2|draw1|rect1|ramaddr[2]~42, top_de1, 1
instance = comp, \inst2|vgacontroller1|ramaddr[2]~47\, inst2|vgacontroller1|ramaddr[2]~47, top_de1, 1
instance = comp, \inst2|vgacontroller1|ramaddr[2]~48\, inst2|vgacontroller1|ramaddr[2]~48, top_de1, 1
instance = comp, \inst2|vgacontroller1|ramaddr[1]~49\, inst2|vgacontroller1|ramaddr[1]~49, top_de1, 1
instance = comp, \inst2|draw1|rect1|ramaddr[1]~43\, inst2|draw1|rect1|ramaddr[1]~43, top_de1, 1
instance = comp, \inst2|vgacontroller1|ramaddr[1]~50\, inst2|vgacontroller1|ramaddr[1]~50, top_de1, 1
instance = comp, \inst2|vgacontroller1|ramaddr[0]~51\, inst2|vgacontroller1|ramaddr[0]~51, top_de1, 1
instance = comp, \inst2|draw1|rect1|ramaddr[0]~44\, inst2|draw1|rect1|ramaddr[0]~44, top_de1, 1
instance = comp, \inst2|vgacontroller1|ramaddr[0]~52\, inst2|vgacontroller1|ramaddr[0]~52, top_de1, 1
instance = comp, \inst2|decoder1|y~0\, inst2|decoder1|y~0, top_de1, 1
instance = comp, \inst2|decoder1|color~0\, inst2|decoder1|color~0, top_de1, 1
instance = comp, \inst2|decoder1|color[5]\, inst2|decoder1|color[5], top_de1, 1
instance = comp, \inst2|draw1|line1|ramdata[5]~6\, inst2|draw1|line1|ramdata[5]~6, top_de1, 1
instance = comp, \inst2|decoder1|color[4]\, inst2|decoder1|color[4], top_de1, 1
instance = comp, \inst2|draw1|line1|ramdata[4]~7\, inst2|draw1|line1|ramdata[4]~7, top_de1, 1
instance = comp, \inst2|decoder1|color[3]\, inst2|decoder1|color[3], top_de1, 1
instance = comp, \inst2|draw1|line1|ramdata[3]~8\, inst2|draw1|line1|ramdata[3]~8, top_de1, 1
instance = comp, \inst2|decoder1|color[2]\, inst2|decoder1|color[2], top_de1, 1
instance = comp, \inst2|draw1|line1|ramdata[2]~9\, inst2|draw1|line1|ramdata[2]~9, top_de1, 1
instance = comp, \inst2|decoder1|color[1]\, inst2|decoder1|color[1], top_de1, 1
instance = comp, \inst2|draw1|line1|ramdata[1]~10\, inst2|draw1|line1|ramdata[1]~10, top_de1, 1
instance = comp, \inst2|decoder1|color[0]\, inst2|decoder1|color[0], top_de1, 1
instance = comp, \inst2|draw1|line1|ramdata[0]~11\, inst2|draw1|line1|ramdata[0]~11, top_de1, 1
instance = comp, \inst2|vgacontroller1|vgahsync~1\, inst2|vgacontroller1|vgahsync~1, top_de1, 1
instance = comp, \inst2|vgacontroller1|vgahsync~0\, inst2|vgacontroller1|vgahsync~0, top_de1, 1
instance = comp, \inst2|vgacontroller1|vgahsync~2\, inst2|vgacontroller1|vgahsync~2, top_de1, 1
instance = comp, \inst2|vgacontroller1|vgavsync~0\, inst2|vgacontroller1|vgavsync~0, top_de1, 1
instance = comp, \inst2|vgacontroller1|vgavsync~1\, inst2|vgacontroller1|vgavsync~1, top_de1, 1
instance = comp, \inst2|vgacontroller1|vgavsync~2\, inst2|vgacontroller1|vgavsync~2, top_de1, 1
instance = comp, \inst1|count[0]~2\, inst1|count[0]~2, top_de1, 1
instance = comp, \inst1|count[0]\, inst1|count[0], top_de1, 1
instance = comp, \inst1|count[1]~1\, inst1|count[1]~1, top_de1, 1
instance = comp, \inst1|count[1]\, inst1|count[1], top_de1, 1
instance = comp, \inst1|count[2]~0\, inst1|count[2]~0, top_de1, 1
instance = comp, \inst1|count[2]\, inst1|count[2], top_de1, 1
instance = comp, \inst2|ramcontroller1|write_enable~0\, inst2|ramcontroller1|write_enable~0, top_de1, 1
instance = comp, \inst2|ramcontroller1|write_enable~1\, inst2|ramcontroller1|write_enable~1, top_de1, 1
instance = comp, \inst2|decoder1|next_int_ready~0\, inst2|decoder1|next_int_ready~0, top_de1, 1
instance = comp, \inst4|hex1[3]~8\, inst4|hex1[3]~8, top_de1, 1
instance = comp, \inst2|decoder1|next_int_ready~1\, inst2|decoder1|next_int_ready~1, top_de1, 1
instance = comp, \inst2|decoder1|next_int_ready~5\, inst2|decoder1|next_int_ready~5, top_de1, 1
instance = comp, \inst2|decoder1|next_int_ready~6\, inst2|decoder1|next_int_ready~6, top_de1, 1
instance = comp, \inst2|decoder1|int_ready\, inst2|decoder1|int_ready, top_de1, 1
instance = comp, \debug_in~I\, debug_in, top_de1, 1
instance = comp, \SPICLK~I\, SPICLK, top_de1, 1
instance = comp, \inst2|decoder1|timeout_count[11]\, inst2|decoder1|timeout_count[11], top_de1, 1
instance = comp, \inst4|hex3[6]~0\, inst4|hex3[6]~0, top_de1, 1
instance = comp, \inst4|hex3[5]~1\, inst4|hex3[5]~1, top_de1, 1
instance = comp, \inst4|hex3[4]~2\, inst4|hex3[4]~2, top_de1, 1
instance = comp, \inst4|hex3[3]~3\, inst4|hex3[3]~3, top_de1, 1
instance = comp, \inst4|hex3[2]~4\, inst4|hex3[2]~4, top_de1, 1
instance = comp, \inst4|hex3[1]~5\, inst4|hex3[1]~5, top_de1, 1
instance = comp, \inst4|hex3[0]~6\, inst4|hex3[0]~6, top_de1, 1
instance = comp, \inst4|hex2[6]~0\, inst4|hex2[6]~0, top_de1, 1
instance = comp, \inst4|hex2[5]~1\, inst4|hex2[5]~1, top_de1, 1
instance = comp, \inst4|hex2[4]~2\, inst4|hex2[4]~2, top_de1, 1
instance = comp, \inst4|hex2[3]~3\, inst4|hex2[3]~3, top_de1, 1
instance = comp, \inst4|hex2[2]~4\, inst4|hex2[2]~4, top_de1, 1
instance = comp, \inst4|hex2[1]~5\, inst4|hex2[1]~5, top_de1, 1
instance = comp, \inst4|hex2[0]~6\, inst4|hex2[0]~6, top_de1, 1
instance = comp, \inst4|hex1[6]~0\, inst4|hex1[6]~0, top_de1, 1
instance = comp, \inst4|hex1[5]~1\, inst4|hex1[5]~1, top_de1, 1
instance = comp, \inst4|hex1[4]~2\, inst4|hex1[4]~2, top_de1, 1
instance = comp, \inst4|hex1[3]~3\, inst4|hex1[3]~3, top_de1, 1
instance = comp, \inst4|hex1[2]~4\, inst4|hex1[2]~4, top_de1, 1
instance = comp, \inst4|hex1[1]~5\, inst4|hex1[1]~5, top_de1, 1
instance = comp, \inst4|hex1[0]~6\, inst4|hex1[0]~6, top_de1, 1
instance = comp, \inst4|hex0[5]~0\, inst4|hex0[5]~0, top_de1, 1
instance = comp, \inst4|hex0[5]~1\, inst4|hex0[5]~1, top_de1, 1
instance = comp, \inst4|hex0[4]~2\, inst4|hex0[4]~2, top_de1, 1
instance = comp, \inst4|hex0[3]~3\, inst4|hex0[3]~3, top_de1, 1
instance = comp, \inst4|hex0[1]~4\, inst4|hex0[1]~4, top_de1, 1
instance = comp, \inst4|hex0[0]~5\, inst4|hex0[0]~5, top_de1, 1
instance = comp, \VGACOLOR[0]~I\, VGACOLOR[0], top_de1, 1
instance = comp, \inst|vga_b[3]~4\, inst|vga_b[3]~4, top_de1, 1
instance = comp, \VGACOLOR[1]~I\, VGACOLOR[1], top_de1, 1
instance = comp, \inst|vga_b[1]~5\, inst|vga_b[1]~5, top_de1, 1
instance = comp, \VGACOLOR[2]~I\, VGACOLOR[2], top_de1, 1
instance = comp, \inst|vga_g[3]~4\, inst|vga_g[3]~4, top_de1, 1
instance = comp, \VGACOLOR[3]~I\, VGACOLOR[3], top_de1, 1
instance = comp, \inst|vga_g[1]~5\, inst|vga_g[1]~5, top_de1, 1
instance = comp, \VGACOLOR[4]~I\, VGACOLOR[4], top_de1, 1
instance = comp, \inst|vga_r[3]~4\, inst|vga_r[3]~4, top_de1, 1
instance = comp, \VGACOLOR[5]~I\, VGACOLOR[5], top_de1, 1
instance = comp, \inst|vga_r[1]~5\, inst|vga_r[1]~5, top_de1, 1
instance = comp, \RAMADDR[15]~I\, RAMADDR[15], top_de1, 1
instance = comp, \RAMADDR[14]~I\, RAMADDR[14], top_de1, 1
instance = comp, \RAMADDR[13]~I\, RAMADDR[13], top_de1, 1
instance = comp, \RAMADDR[12]~I\, RAMADDR[12], top_de1, 1
instance = comp, \RAMADDR[11]~I\, RAMADDR[11], top_de1, 1
instance = comp, \RAMADDR[10]~I\, RAMADDR[10], top_de1, 1
instance = comp, \RAMADDR[9]~I\, RAMADDR[9], top_de1, 1
instance = comp, \RAMADDR[8]~I\, RAMADDR[8], top_de1, 1
instance = comp, \RAMADDR[7]~I\, RAMADDR[7], top_de1, 1
instance = comp, \RAMADDR[6]~I\, RAMADDR[6], top_de1, 1
instance = comp, \RAMADDR[5]~I\, RAMADDR[5], top_de1, 1
instance = comp, \RAMADDR[4]~I\, RAMADDR[4], top_de1, 1
instance = comp, \RAMADDR[3]~I\, RAMADDR[3], top_de1, 1
instance = comp, \RAMADDR[2]~I\, RAMADDR[2], top_de1, 1
instance = comp, \RAMADDR[1]~I\, RAMADDR[1], top_de1, 1
instance = comp, \RAMADDR[0]~I\, RAMADDR[0], top_de1, 1
instance = comp, \RAMDATA[5]~I\, RAMDATA[5], top_de1, 1
instance = comp, \RAMDATA[4]~I\, RAMDATA[4], top_de1, 1
instance = comp, \RAMDATA[3]~I\, RAMDATA[3], top_de1, 1
instance = comp, \RAMDATA[2]~I\, RAMDATA[2], top_de1, 1
instance = comp, \RAMDATA[1]~I\, RAMDATA[1], top_de1, 1
instance = comp, \RAMDATA[0]~I\, RAMDATA[0], top_de1, 1
instance = comp, \vga_hsync~I\, vga_hsync, top_de1, 1
instance = comp, \vga_vsync~I\, vga_vsync, top_de1, 1
instance = comp, \RAMWE~I\, RAMWE, top_de1, 1
instance = comp, \int_ready~I\, int_ready, top_de1, 1
instance = comp, \debug0~I\, debug0, top_de1, 1
instance = comp, \debug1~I\, debug1, top_de1, 1
instance = comp, \debug2~I\, debug2, top_de1, 1
instance = comp, \debug3~I\, debug3, top_de1, 1
instance = comp, \debug4~I\, debug4, top_de1, 1
instance = comp, \debug5~I\, debug5, top_de1, 1
instance = comp, \debug6~I\, debug6, top_de1, 1
instance = comp, \debug7~I\, debug7, top_de1, 1
instance = comp, \debug8[7]~I\, debug8[7], top_de1, 1
instance = comp, \debug8[6]~I\, debug8[6], top_de1, 1
instance = comp, \debug8[5]~I\, debug8[5], top_de1, 1
instance = comp, \debug8[4]~I\, debug8[4], top_de1, 1
instance = comp, \debug8[3]~I\, debug8[3], top_de1, 1
instance = comp, \debug8[2]~I\, debug8[2], top_de1, 1
instance = comp, \debug8[1]~I\, debug8[1], top_de1, 1
instance = comp, \debug8[0]~I\, debug8[0], top_de1, 1
instance = comp, \segments[27]~I\, segments[27], top_de1, 1
instance = comp, \segments[26]~I\, segments[26], top_de1, 1
instance = comp, \segments[25]~I\, segments[25], top_de1, 1
instance = comp, \segments[24]~I\, segments[24], top_de1, 1
instance = comp, \segments[23]~I\, segments[23], top_de1, 1
instance = comp, \segments[22]~I\, segments[22], top_de1, 1
instance = comp, \segments[21]~I\, segments[21], top_de1, 1
instance = comp, \segments[20]~I\, segments[20], top_de1, 1
instance = comp, \segments[19]~I\, segments[19], top_de1, 1
instance = comp, \segments[18]~I\, segments[18], top_de1, 1
instance = comp, \segments[17]~I\, segments[17], top_de1, 1
instance = comp, \segments[16]~I\, segments[16], top_de1, 1
instance = comp, \segments[15]~I\, segments[15], top_de1, 1
instance = comp, \segments[14]~I\, segments[14], top_de1, 1
instance = comp, \segments[13]~I\, segments[13], top_de1, 1
instance = comp, \segments[12]~I\, segments[12], top_de1, 1
instance = comp, \segments[11]~I\, segments[11], top_de1, 1
instance = comp, \segments[10]~I\, segments[10], top_de1, 1
instance = comp, \segments[9]~I\, segments[9], top_de1, 1
instance = comp, \segments[8]~I\, segments[8], top_de1, 1
instance = comp, \segments[7]~I\, segments[7], top_de1, 1
instance = comp, \segments[6]~I\, segments[6], top_de1, 1
instance = comp, \segments[5]~I\, segments[5], top_de1, 1
instance = comp, \segments[4]~I\, segments[4], top_de1, 1
instance = comp, \segments[3]~I\, segments[3], top_de1, 1
instance = comp, \segments[2]~I\, segments[2], top_de1, 1
instance = comp, \segments[1]~I\, segments[1], top_de1, 1
instance = comp, \segments[0]~I\, segments[0], top_de1, 1
instance = comp, \vga_b[3]~I\, vga_b[3], top_de1, 1
instance = comp, \vga_b[2]~I\, vga_b[2], top_de1, 1
instance = comp, \vga_b[1]~I\, vga_b[1], top_de1, 1
instance = comp, \vga_b[0]~I\, vga_b[0], top_de1, 1
instance = comp, \vga_g[3]~I\, vga_g[3], top_de1, 1
instance = comp, \vga_g[2]~I\, vga_g[2], top_de1, 1
instance = comp, \vga_g[1]~I\, vga_g[1], top_de1, 1
instance = comp, \vga_g[0]~I\, vga_g[0], top_de1, 1
instance = comp, \vga_r[3]~I\, vga_r[3], top_de1, 1
instance = comp, \vga_r[2]~I\, vga_r[2], top_de1, 1
instance = comp, \vga_r[1]~I\, vga_r[1], top_de1, 1
instance = comp, \vga_r[0]~I\, vga_r[0], top_de1, 1
