/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [19:0] _01_;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [13:0] celloutsig_0_12z;
  wire [2:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [6:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_4z;
  wire [8:0] celloutsig_0_5z;
  wire [11:0] celloutsig_0_6z;
  wire celloutsig_0_9z;
  wire [13:0] celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [5:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = ~(in_data[126] | in_data[188]);
  assign celloutsig_1_18z = ~((celloutsig_1_11z | celloutsig_1_5z) & celloutsig_1_0z[6]);
  assign celloutsig_0_2z = _00_ | in_data[67];
  assign celloutsig_0_12z = in_data[91:78] + { in_data[47:45], celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_0z = in_data[186:173] + in_data[191:178];
  assign celloutsig_1_10z = { celloutsig_1_6z, celloutsig_1_8z } + celloutsig_1_0z[13:8];
  reg [3:0] _08_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _08_ <= 4'h0;
    else _08_ <= in_data[37:34];
  assign { _01_[3], _00_, _01_[1:0] } = _08_;
  assign celloutsig_0_6z = in_data[95:84] / { 1'h1, celloutsig_0_1z[4:3], celloutsig_0_5z };
  assign celloutsig_1_2z = celloutsig_1_0z[10:7] / { 1'h1, celloutsig_1_0z[7:6], celloutsig_1_1z };
  assign celloutsig_0_15z = { celloutsig_0_11z, _01_[3], _00_, _01_[1:0], celloutsig_0_4z } && { celloutsig_0_9z, celloutsig_0_5z };
  assign celloutsig_1_5z = { celloutsig_1_0z[9:7], celloutsig_1_4z } && { in_data[171:169], celloutsig_1_4z };
  assign celloutsig_0_9z = ! in_data[29:14];
  assign celloutsig_1_11z = ! { celloutsig_1_10z[4], celloutsig_1_2z };
  assign celloutsig_1_4z = in_data[158:153] % { 1'h1, in_data[189], celloutsig_1_2z };
  assign celloutsig_0_5z = celloutsig_0_1z[0] ? { _01_[3], _00_, _01_[1:0], celloutsig_0_4z } : in_data[50:42];
  assign celloutsig_0_14z = - celloutsig_0_12z[9:7];
  assign celloutsig_1_6z = - { celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_0_3z = & { _01_[3], _01_[1:0], _00_, celloutsig_0_1z, in_data[64] };
  assign celloutsig_1_8z = & in_data[144:132];
  assign celloutsig_0_10z = celloutsig_0_3z & celloutsig_0_5z[1];
  assign celloutsig_1_19z = ~^ celloutsig_1_9z[4:2];
  assign celloutsig_0_4z = in_data[63:59] - { in_data[90], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_9z = { celloutsig_1_0z[7:4], celloutsig_1_1z } - in_data[136:132];
  assign celloutsig_0_1z = in_data[72:66] ~^ in_data[86:80];
  assign celloutsig_0_11z = ~((_01_[1] & celloutsig_0_6z[5]) | (in_data[50] & celloutsig_0_10z));
  assign { _01_[10:4], _01_[2] } = { celloutsig_0_1z, _00_ };
  assign { out_data[128], out_data[96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_14z, celloutsig_0_15z };
endmodule
