   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 18, 4
  12              		.thumb
  13              		.file	"sim900.c"
  23              	.Ltext0:
  24              		.file 1 "../sim900/sim900.c"
 16119              		.align	2
 16120              		.global	InitSim900
 16121              		.thumb
 16122              		.thumb_func
 16124              	InitSim900:
 16125              	.LFB29:
   1:../sim900/sim900.c **** #include "sim900.h"
   2:../sim900/sim900.c **** 
   3:../sim900/sim900.c **** void InitSim900(void){
 16126              		.loc 1 3 0
 16127              		.cfi_startproc
 16128              		@ args = 0, pretend = 0, frame = 0
 16129              		@ frame_needed = 1, uses_anonymous_args = 0
 16130              		@ link register save eliminated.
 16131 0000 80B4     		push	{r7}
 16132              	.LCFI0:
 16133              		.cfi_def_cfa_offset 4
 16134 0002 00AF     		add	r7, sp, #0
 16135              		.cfi_offset 7, -4
 16136              	.LCFI1:
 16137              		.cfi_def_cfa_register 7
   4:../sim900/sim900.c ****     RCC->APB2ENR |= CLOCK_REG; //Clock port
 16138              		.loc 1 4 0
 16139 0004 164B     		ldr	r3, .L2
 16140 0006 164A     		ldr	r2, .L2
 16141 0008 9269     		ldr	r2, [r2, #24]
 16142 000a 42F00402 		orr	r2, r2, #4
 16143 000e 9A61     		str	r2, [r3, #24]
   5:../sim900/sim900.c **** 
   6:../sim900/sim900.c ****     MANAGE_PORT->SET_PWR_REG &= ~(PWR_CNF_REG); //Init PWR_KEY
 16144              		.loc 1 6 0
 16145 0010 144B     		ldr	r3, .L2+4
 16146 0012 144A     		ldr	r2, .L2+4
 16147 0014 1268     		ldr	r2, [r2, #0]
 16148 0016 22F04042 		bic	r2, r2, #-1073741824
 16149 001a 1A60     		str	r2, [r3, #0]
   7:../sim900/sim900.c ****     MANAGE_PORT->SET_PWR_REG |= (PWR_MODE_REG0);// max freq 10 MHz
 16150              		.loc 1 7 0
 16151 001c 114B     		ldr	r3, .L2+4
 16152 001e 114A     		ldr	r2, .L2+4
 16153 0020 1268     		ldr	r2, [r2, #0]
 16154 0022 42F08052 		orr	r2, r2, #268435456
 16155 0026 1A60     		str	r2, [r3, #0]
   8:../sim900/sim900.c ****     MANAGE_PORT->SET_PWR_REG &= ~(PWR_MODE_REG1);//
 16156              		.loc 1 8 0
 16157 0028 0E4B     		ldr	r3, .L2+4
 16158 002a 0E4A     		ldr	r2, .L2+4
 16159 002c 1268     		ldr	r2, [r2, #0]
 16160 002e 22F00052 		bic	r2, r2, #536870912
 16161 0032 1A60     		str	r2, [r3, #0]
   9:../sim900/sim900.c **** 
  10:../sim900/sim900.c ****     MANAGE_PORT->SET_STATUS_REG |= STATUS_CNF_REG0;// Init STATUS. Input
 16162              		.loc 1 10 0
 16163 0034 0B4B     		ldr	r3, .L2+4
 16164 0036 0B4A     		ldr	r2, .L2+4
 16165 0038 5268     		ldr	r2, [r2, #4]
 16166 003a 42F00402 		orr	r2, r2, #4
 16167 003e 5A60     		str	r2, [r3, #4]
  11:../sim900/sim900.c ****     MANAGE_PORT->SET_STATUS_REG &= ~STATUS_CNF_REG1;// Init STATUS. Input
 16168              		.loc 1 11 0
 16169 0040 084B     		ldr	r3, .L2+4
 16170 0042 084A     		ldr	r2, .L2+4
 16171 0044 5268     		ldr	r2, [r2, #4]
 16172 0046 22F00802 		bic	r2, r2, #8
 16173 004a 5A60     		str	r2, [r3, #4]
  12:../sim900/sim900.c ****     MANAGE_PORT->SET_STATUS_REG &= ~(STATUS_MODE_REG0 | STATUS_MODE_REG1);
 16174              		.loc 1 12 0
 16175 004c 054B     		ldr	r3, .L2+4
 16176 004e 054A     		ldr	r2, .L2+4
 16177 0050 5268     		ldr	r2, [r2, #4]
 16178 0052 22F00302 		bic	r2, r2, #3
 16179 0056 5A60     		str	r2, [r3, #4]
  13:../sim900/sim900.c **** 
  14:../sim900/sim900.c **** 
  15:../sim900/sim900.c **** }
 16180              		.loc 1 15 0
 16181 0058 BD46     		mov	sp, r7
 16182 005a 80BC     		pop	{r7}
 16183 005c 7047     		bx	lr
 16184              	.L3:
 16185 005e 00BF     		.align	2
 16186              	.L2:
 16187 0060 00100240 		.word	1073876992
 16188 0064 00080140 		.word	1073809408
 16189              		.cfi_endproc
 16190              	.LFE29:
 16192              		.align	2
 16193              		.global	SwitchSim900
 16194              		.thumb
 16195              		.thumb_func
 16197              	SwitchSim900:
 16198              	.LFB30:
  16:../sim900/sim900.c **** 
  17:../sim900/sim900.c **** void SwitchSim900(uint8_t state){
 16199              		.loc 1 17 0
 16200              		.cfi_startproc
 16201              		@ args = 0, pretend = 0, frame = 8
 16202              		@ frame_needed = 1, uses_anonymous_args = 0
 16203 0068 80B5     		push	{r7, lr}
 16204              	.LCFI2:
 16205              		.cfi_def_cfa_offset 8
 16206 006a 82B0     		sub	sp, sp, #8
 16207              	.LCFI3:
 16208              		.cfi_def_cfa_offset 16
 16209 006c 00AF     		add	r7, sp, #0
 16210              		.cfi_offset 14, -4
 16211              		.cfi_offset 7, -8
 16212              	.LCFI4:
 16213              		.cfi_def_cfa_register 7
 16214 006e 0346     		mov	r3, r0
 16215 0070 FB71     		strb	r3, [r7, #7]
  18:../sim900/sim900.c **** 	if (state){
 16216              		.loc 1 18 0
 16217 0072 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 16218 0074 002B     		cmp	r3, #0
 16219 0076 30D0     		beq	.L11
  19:../sim900/sim900.c **** 		while ((MANAGE_PORT->CHECK_REG & STATUS_STATE) == 0){ //while status != 1
 16220              		.loc 1 19 0
 16221 0078 13E0     		b	.L6
 16222              	.L7:
  20:../sim900/sim900.c **** 			MANAGE_PORT->SET_REG |= PWR_KEY; //turn on pwr key
 16223              		.loc 1 20 0
 16224 007a 1D4B     		ldr	r3, .L12
 16225 007c 1C4A     		ldr	r2, .L12
 16226 007e D268     		ldr	r2, [r2, #12]
 16227 0080 42F08002 		orr	r2, r2, #128
 16228 0084 DA60     		str	r2, [r3, #12]
  21:../sim900/sim900.c **** 			delay_timer_ms(1000);
 16229              		.loc 1 21 0
 16230 0086 4FF47A70 		mov	r0, #1000
 16231 008a FFF7FEFF 		bl	delay_timer_ms
  22:../sim900/sim900.c **** 			MANAGE_PORT->SET_REG &= ~PWR_KEY; //turn off pwr key
 16232              		.loc 1 22 0
 16233 008e 184B     		ldr	r3, .L12
 16234 0090 174A     		ldr	r2, .L12
 16235 0092 D268     		ldr	r2, [r2, #12]
 16236 0094 22F08002 		bic	r2, r2, #128
 16237 0098 DA60     		str	r2, [r3, #12]
  23:../sim900/sim900.c **** 			delay_timer_ms(2000);
 16238              		.loc 1 23 0
 16239 009a 4FF4FA60 		mov	r0, #2000
 16240 009e FFF7FEFF 		bl	delay_timer_ms
 16241              	.L6:
  19:../sim900/sim900.c **** 		while ((MANAGE_PORT->CHECK_REG & STATUS_STATE) == 0){ //while status != 1
 16242              		.loc 1 19 0 discriminator 1
 16243 00a2 134B     		ldr	r3, .L12
 16244 00a4 9B68     		ldr	r3, [r3, #8]
 16245 00a6 03F48073 		and	r3, r3, #256
 16246 00aa 002B     		cmp	r3, #0
 16247 00ac E5D0     		beq	.L7
  19:../sim900/sim900.c **** 		while ((MANAGE_PORT->CHECK_REG & STATUS_STATE) == 0){ //while status != 1
 16248              		.loc 1 19 0 is_stmt 0
 16249 00ae 1BE0     		b	.L4
 16250              	.L10:
  24:../sim900/sim900.c **** 		}
  25:../sim900/sim900.c **** 	}
  26:../sim900/sim900.c **** 	else{
  27:../sim900/sim900.c **** 		while ((MANAGE_PORT->CHECK_REG & STATUS_STATE) != 0){ //while status != 1
  28:../sim900/sim900.c **** 			MANAGE_PORT->SET_REG |= PWR_KEY; //turn on pwr key
 16251              		.loc 1 28 0 is_stmt 1
 16252 00b0 0F4B     		ldr	r3, .L12
 16253 00b2 0F4A     		ldr	r2, .L12
 16254 00b4 D268     		ldr	r2, [r2, #12]
 16255 00b6 42F08002 		orr	r2, r2, #128
 16256 00ba DA60     		str	r2, [r3, #12]
  29:../sim900/sim900.c **** 			delay_timer_ms(1000);
 16257              		.loc 1 29 0
 16258 00bc 4FF47A70 		mov	r0, #1000
 16259 00c0 FFF7FEFF 		bl	delay_timer_ms
  30:../sim900/sim900.c **** 			MANAGE_PORT->SET_REG &= ~PWR_KEY; //turn off pwr key
 16260              		.loc 1 30 0
 16261 00c4 0A4B     		ldr	r3, .L12
 16262 00c6 0A4A     		ldr	r2, .L12
 16263 00c8 D268     		ldr	r2, [r2, #12]
 16264 00ca 22F08002 		bic	r2, r2, #128
 16265 00ce DA60     		str	r2, [r3, #12]
  31:../sim900/sim900.c **** 			delay_timer_ms(2000);
 16266              		.loc 1 31 0
 16267 00d0 4FF4FA60 		mov	r0, #2000
 16268 00d4 FFF7FEFF 		bl	delay_timer_ms
 16269 00d8 00E0     		b	.L9
 16270              	.L11:
  27:../sim900/sim900.c **** 		while ((MANAGE_PORT->CHECK_REG & STATUS_STATE) != 0){ //while status != 1
 16271              		.loc 1 27 0
 16272 00da 00BF     		nop
 16273              	.L9:
  27:../sim900/sim900.c **** 		while ((MANAGE_PORT->CHECK_REG & STATUS_STATE) != 0){ //while status != 1
 16274              		.loc 1 27 0 is_stmt 0 discriminator 1
 16275 00dc 044B     		ldr	r3, .L12
 16276 00de 9B68     		ldr	r3, [r3, #8]
 16277 00e0 03F48073 		and	r3, r3, #256
 16278 00e4 002B     		cmp	r3, #0
 16279 00e6 E3D1     		bne	.L10
 16280              	.L4:
  32:../sim900/sim900.c **** 		}
  33:../sim900/sim900.c **** 	}
  34:../sim900/sim900.c **** }
 16281              		.loc 1 34 0 is_stmt 1
 16282 00e8 07F10807 		add	r7, r7, #8
 16283 00ec BD46     		mov	sp, r7
 16284 00ee 80BD     		pop	{r7, pc}
 16285              	.L13:
 16286              		.align	2
 16287              	.L12:
 16288 00f0 00080140 		.word	1073809408
 16289              		.cfi_endproc
 16290              	.LFE30:
 16292              	.Letext0:
DEFINED SYMBOLS
                            *ABS*:00000000 sim900.c
     /tmp/ccLCJIzm.s:16119  .text:00000000 $t
     /tmp/ccLCJIzm.s:16124  .text:00000000 InitSim900
     /tmp/ccLCJIzm.s:16187  .text:00000060 $d
     /tmp/ccLCJIzm.s:16192  .text:00000068 $t
     /tmp/ccLCJIzm.s:16197  .text:00000068 SwitchSim900
     /tmp/ccLCJIzm.s:16288  .text:000000f0 $d
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
delay_timer_ms
