<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p137" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_137{left:96px;bottom:48px;letter-spacing:-0.11px;word-spacing:0.1px;}
#t2_137{left:811px;bottom:48px;letter-spacing:-0.1px;}
#t3_137{left:96px;bottom:1116px;letter-spacing:-0.16px;word-spacing:2.59px;}
#t4_137{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.15px;}
#t5_137{left:124px;bottom:1038px;letter-spacing:0.12px;word-spacing:-0.5px;}
#t6_137{left:124px;bottom:1017px;letter-spacing:0.14px;word-spacing:-0.56px;}
#t7_137{left:96px;bottom:982px;letter-spacing:0.12px;word-spacing:-0.43px;}
#t8_137{left:96px;bottom:960px;letter-spacing:0.12px;word-spacing:-0.46px;}
#t9_137{left:96px;bottom:939px;letter-spacing:0.13px;word-spacing:-0.45px;}
#ta_137{left:96px;bottom:918px;letter-spacing:0.12px;word-spacing:-0.48px;}
#tb_137{left:96px;bottom:896px;letter-spacing:0.11px;word-spacing:-0.38px;}
#tc_137{left:96px;bottom:875px;letter-spacing:0.13px;word-spacing:-0.52px;}
#td_137{left:96px;bottom:853px;letter-spacing:0.13px;word-spacing:-0.46px;}
#te_137{left:96px;bottom:823px;}
#tf_137{left:124px;bottom:823px;letter-spacing:0.14px;word-spacing:-0.56px;}
#tg_137{left:294px;bottom:823px;letter-spacing:0.13px;word-spacing:-0.45px;}
#th_137{left:124px;bottom:801px;letter-spacing:0.1px;word-spacing:-0.35px;}
#ti_137{left:124px;bottom:780px;letter-spacing:0.13px;word-spacing:-0.49px;}
#tj_137{left:124px;bottom:759px;letter-spacing:0.13px;word-spacing:-1.24px;}
#tk_137{left:124px;bottom:737px;letter-spacing:0.1px;word-spacing:-0.49px;}
#tl_137{left:124px;bottom:716px;letter-spacing:0.13px;}
#tm_137{left:124px;bottom:688px;}
#tn_137{left:151px;bottom:688px;letter-spacing:0.15px;word-spacing:-0.57px;}
#to_137{left:124px;bottom:661px;}
#tp_137{left:151px;bottom:661px;letter-spacing:0.14px;word-spacing:-0.5px;}
#tq_137{left:124px;bottom:633px;}
#tr_137{left:151px;bottom:633px;letter-spacing:0.15px;word-spacing:-0.51px;}
#ts_137{left:124px;bottom:606px;}
#tt_137{left:151px;bottom:606px;letter-spacing:0.09px;word-spacing:-0.39px;}
#tu_137{left:151px;bottom:584px;letter-spacing:0.1px;word-spacing:-0.29px;}
#tv_137{left:96px;bottom:557px;}
#tw_137{left:124px;bottom:557px;letter-spacing:0.15px;word-spacing:-0.57px;}
#tx_137{left:239px;bottom:557px;letter-spacing:0.12px;word-spacing:-0.42px;}
#ty_137{left:124px;bottom:536px;letter-spacing:0.11px;word-spacing:-0.98px;}
#tz_137{left:124px;bottom:514px;letter-spacing:0.12px;word-spacing:-0.4px;}
#t10_137{left:124px;bottom:487px;}
#t11_137{left:151px;bottom:487px;letter-spacing:0.12px;word-spacing:-0.44px;}
#t12_137{left:151px;bottom:465px;letter-spacing:0.13px;word-spacing:-0.36px;}
#t13_137{left:124px;bottom:438px;}
#t14_137{left:151px;bottom:438px;letter-spacing:0.13px;}
#t15_137{left:242px;bottom:438px;letter-spacing:0.1px;}
#t16_137{left:315px;bottom:438px;letter-spacing:0.08px;word-spacing:-0.72px;}
#t17_137{left:151px;bottom:416px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t18_137{left:151px;bottom:395px;letter-spacing:0.06px;word-spacing:-0.34px;}
#t19_137{left:96px;bottom:367px;}
#t1a_137{left:124px;bottom:367px;letter-spacing:0.13px;word-spacing:-0.55px;}
#t1b_137{left:267px;bottom:367px;letter-spacing:0.11px;word-spacing:-0.47px;}
#t1c_137{left:124px;bottom:346px;letter-spacing:0.14px;word-spacing:-0.49px;}
#t1d_137{left:124px;bottom:325px;letter-spacing:0.1px;word-spacing:-0.3px;}
#t1e_137{left:124px;bottom:303px;letter-spacing:0.14px;word-spacing:-0.51px;}
#t1f_137{left:124px;bottom:276px;}
#t1g_137{left:151px;bottom:276px;letter-spacing:0.13px;word-spacing:-0.44px;}
#t1h_137{left:151px;bottom:254px;letter-spacing:0.13px;}
#t1i_137{left:124px;bottom:227px;}
#t1j_137{left:151px;bottom:227px;letter-spacing:0.12px;word-spacing:-0.4px;}
#t1k_137{left:151px;bottom:206px;letter-spacing:0.08px;word-spacing:-0.28px;}
#t1l_137{left:96px;bottom:170px;letter-spacing:0.09px;word-spacing:-0.4px;}
#t1m_137{left:96px;bottom:149px;letter-spacing:0.15px;word-spacing:-0.46px;}
#t1n_137{left:369px;bottom:26px;letter-spacing:-0.67px;word-spacing:1.1px;}

.s1_137{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_137{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s3_137{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s4_137{font-size:18px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s5_137{font-size:31px;font-family:sub_ArialNarrow_nr;color:#40AB54;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts137" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

@font-face {
	font-family: sub_ArialNarrow_nr;
	src: url("fonts/sub_ArialNarrow_nr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg137Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg137" style="-webkit-user-select: none;"><object width="935" height="1210" data="137/137.svg" type="image/svg+xml" id="pdf137" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_137" class="t s1_137">General-Purpose Programming </span><span id="t2_137" class="t s1_137">101 </span>
<span id="t3_137" class="t s1_137">24592—Rev. 3.23—October 2020 </span><span id="t4_137" class="t s1_137">AMD64 Technology </span>
<span id="t5_137" class="t s2_137">around an MFENCE instruction. Additionally in AMD64 processors, MFENCE is a serializing </span>
<span id="t6_137" class="t s2_137">instruction (see below). </span>
<span id="t7_137" class="t s2_137">Although they serve different purposes, other instructions can be used as read/write barriers when the </span>
<span id="t8_137" class="t s2_137">order of memory accesses must be strictly enforced. These read/write barrier instructions force all </span>
<span id="t9_137" class="t s2_137">prior reads and writes to complete before subsequent reads or writes are executed. Unlike the fence </span>
<span id="ta_137" class="t s2_137">instructions listed above, these other instructions alter the software-visible state. This makes these </span>
<span id="tb_137" class="t s2_137">instructions less general and more difficult to use as read/write barriers than the fence instructions, </span>
<span id="tc_137" class="t s2_137">although their use may reduce the total number of instructions executed. The following instructions </span>
<span id="td_137" class="t s2_137">are usable as read/write barriers: </span>
<span id="te_137" class="t s3_137">• </span><span id="tf_137" class="t s4_137">Serializing instructions</span><span id="tg_137" class="t s2_137">—Serializing instructions force the processor to commit the serializing </span>
<span id="th_137" class="t s2_137">instruction and all previous instructions, then restart instruction fetching at the next instruction. </span>
<span id="ti_137" class="t s2_137">This flushes any speculatively fetched instructions that may be in execution behind the serializing </span>
<span id="tj_137" class="t s2_137">instruction. The serializing instructions available to applications (aside from MFENCE; see above) </span>
<span id="tk_137" class="t s2_137">are CPUID and IRET. A serializing instruction is committed when the following operations are </span>
<span id="tl_137" class="t s2_137">complete: </span>
<span id="tm_137" class="t s2_137">- </span><span id="tn_137" class="t s2_137">The instruction has executed. </span>
<span id="to_137" class="t s2_137">- </span><span id="tp_137" class="t s2_137">All registers modified by the instruction are updated. </span>
<span id="tq_137" class="t s2_137">- </span><span id="tr_137" class="t s2_137">All memory updates performed by the instruction are complete. </span>
<span id="ts_137" class="t s2_137">- </span><span id="tt_137" class="t s2_137">All data held in the write buffers have been written to memory. (Write buffers are described in </span>
<span id="tu_137" class="t s2_137">“Write Buffering” on page 103). </span>
<span id="tv_137" class="t s3_137">• </span><span id="tw_137" class="t s4_137">I/O instructions</span><span id="tx_137" class="t s2_137">—Reads from and writes to I/O-address space use the IN and OUT instructions, </span>
<span id="ty_137" class="t s2_137">respectively. When the processor executes an I/O instruction, it orders it with respect to other loads </span>
<span id="tz_137" class="t s2_137">and stores, depending on the instruction: </span>
<span id="t10_137" class="t s2_137">- </span><span id="t11_137" class="t s2_137">IN instructions (IN, INS, and REP INS) are not executed until all previous stores to memory </span>
<span id="t12_137" class="t s2_137">and I/O-address space are complete. </span>
<span id="t13_137" class="t s2_137">- </span><span id="t14_137" class="t s2_137">Instructions </span><span id="t15_137" class="t s4_137">following </span><span id="t16_137" class="t s2_137">an OUT instruction (OUT, OUTS, or REP OUTS) are not executed until </span>
<span id="t17_137" class="t s2_137">all previous stores to memory and I/O-address space are complete, including the store </span>
<span id="t18_137" class="t s2_137">performed by the OUT. </span>
<span id="t19_137" class="t s3_137">• </span><span id="t1a_137" class="t s4_137">Locked instructions</span><span id="t1b_137" class="t s2_137">—A locked instruction is one that contains the LOCK instruction prefix. A </span>
<span id="t1c_137" class="t s2_137">locked instruction is used to perform an atomic read-modify-write operation on a memory </span>
<span id="t1d_137" class="t s2_137">operand, so it needs exclusive access to the memory location for the duration of the operation. </span>
<span id="t1e_137" class="t s2_137">Locked instructions order memory accesses in the following way: </span>
<span id="t1f_137" class="t s2_137">- </span><span id="t1g_137" class="t s2_137">All previous loads and stores (in program order) are completed prior to executing the locked </span>
<span id="t1h_137" class="t s2_137">instruction. </span>
<span id="t1i_137" class="t s2_137">- </span><span id="t1j_137" class="t s2_137">The locked instruction is completed before allowing loads and stores for subsequent </span>
<span id="t1k_137" class="t s2_137">instructions (in program order) to occur. </span>
<span id="t1l_137" class="t s2_137">Only certain instructions can be locked. See “Lock Prefix” in Volume 3 for a list of instructions that </span>
<span id="t1m_137" class="t s2_137">can use the LOCK prefix. </span>
<span id="t1n_137" class="t s5_137">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
