

================================================================
== Vitis HLS Report for 'gaussian'
================================================================
* Date:           Thu Mar 30 01:34:02 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        gaussian
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.420 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max  |   Type  |
    +---------+---------+----------+-----------+-----+-------+---------+
    |      749|    11085|  3.745 us|  55.425 us|  750|  11086|       no|
    +---------+---------+----------+-----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------+--------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                            |                                                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                          Instance                          |                      Module                      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------------------------+--------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_gaussian_Pipeline_VITIS_LOOP_8_2_VITIS_LOOP_12_3_fu_79  |gaussian_Pipeline_VITIS_LOOP_8_2_VITIS_LOOP_12_3  |       41|      649|  0.205 us|  3.245 us|   41|  649|       no|
        +------------------------------------------------------------+--------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_5_1  |      748|    11084|  44 ~ 652|          -|          -|    17|        no|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     61|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    3|     173|    435|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     53|    -|
|Register         |        -|    -|      78|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    3|     251|    549|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------+--------------------------------------------------+---------+----+-----+-----+-----+
    |                          Instance                          |                      Module                      | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------------------------------+--------------------------------------------------+---------+----+-----+-----+-----+
    |grp_gaussian_Pipeline_VITIS_LOOP_8_2_VITIS_LOOP_12_3_fu_79  |gaussian_Pipeline_VITIS_LOOP_8_2_VITIS_LOOP_12_3  |        0|   3|  173|  412|    0|
    |mul_5ns_6ns_9_1_1_U8                                        |mul_5ns_6ns_9_1_1                                 |        0|   0|    0|   23|    0|
    +------------------------------------------------------------+--------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                       |                                                  |        0|   3|  173|  435|    0|
    +------------------------------------------------------------+--------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln16_fu_186_p2   |         +|   0|  0|  16|           9|           9|
    |add_ln8_1_fu_141_p2  |         +|   0|  0|  12|           5|           1|
    |add_ln8_2_fu_147_p2  |         +|   0|  0|  12|           5|           2|
    |add_ln8_fu_135_p2    |         +|   0|  0|  12|           5|           1|
    |icmp_ln8_fu_108_p2   |      icmp|   0|  0|   9|           5|           5|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  61|          29|          18|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  26|          5|    1|          5|
    |idx_fu_54          |   9|          2|    5|         10|
    |indvars_iv1_fu_62  |   9|          2|    5|         10|
    |j_fu_58            |   9|          2|    5|         10|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  53|         11|   16|         35|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |                                   Name                                  | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln16_reg_238                                                         |   7|   0|    9|          2|
    |ap_CS_fsm                                                                |   4|   0|    4|          0|
    |c_load_reg_243                                                           |  32|   0|   32|          0|
    |grp_gaussian_Pipeline_VITIS_LOOP_8_2_VITIS_LOOP_12_3_fu_79_ap_start_reg  |   1|   0|    1|          0|
    |idx_fu_54                                                                |   5|   0|    5|          0|
    |idx_load_reg_222                                                         |   5|   0|    5|          0|
    |indvars_iv1_fu_62                                                        |   5|   0|    5|          0|
    |j_1_reg_214                                                              |   5|   0|    5|          0|
    |j_fu_58                                                                  |   5|   0|    5|          0|
    |mul_ln8_reg_233                                                          |   9|   0|    9|          0|
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                    |  78|   0|   80|          2|
    +-------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|      gaussian|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|      gaussian|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|      gaussian|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|      gaussian|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|      gaussian|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|      gaussian|  return value|
|c_address0  |  out|    5|   ap_memory|             c|         array|
|c_ce0       |  out|    1|   ap_memory|             c|         array|
|c_q0        |   in|   32|   ap_memory|             c|         array|
|A_address0  |  out|    9|   ap_memory|             A|         array|
|A_ce0       |  out|    1|   ap_memory|             A|         array|
|A_we0       |  out|    1|   ap_memory|             A|         array|
|A_d0        |  out|   32|   ap_memory|             A|         array|
|A_q0        |   in|   32|   ap_memory|             A|         array|
|A_address1  |  out|    9|   ap_memory|             A|         array|
|A_ce1       |  out|    1|   ap_memory|             A|         array|
|A_q1        |   in|   32|   ap_memory|             A|         array|
+------------+-----+-----+------------+--------------+--------------+

