{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1589224122671 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589224122671 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 11 16:08:42 2020 " "Processing started: Mon May 11 16:08:42 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589224122671 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589224122671 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processador_mips_uniciclo -c processador_mips_uniciclo " "Command: quartus_map --read_settings_files=on --write_settings_files=off processador_mips_uniciclo -c processador_mips_uniciclo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589224122671 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1589224123304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerbank.v 1 1 " "Found 1 design units, including 1 entities, in source file registerbank.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterBank " "Found entity 1: RegisterBank" {  } { { "RegisterBank.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/RegisterBank.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589224130262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589224130262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "InstructionMemory.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/InstructionMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589224130277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589224130277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/DataMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589224130277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589224130277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.v 1 1 " "Found 1 design units, including 1 entities, in source file add.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADD " "Found entity 1: ADD" {  } { { "ADD.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/ADD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589224130277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589224130277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_5bits.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4_5bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4_5bits " "Found entity 1: Mux4_5bits" {  } { { "Mux4_5bits.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/Mux4_5bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589224130293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589224130293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_32bits.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_32bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2_32bits " "Found entity 1: Mux2_32bits" {  } { { "Mux2_32bits.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/Mux2_32bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589224130293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589224130293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589224130309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589224130309 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ALU.v(13) " "Verilog HDL information at ALU.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "ALU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/ALU.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1589224130309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589224130309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589224130309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensorsinal26_32.v 1 1 " "Found 1 design units, including 1 entities, in source file extensorsinal26_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 ExtensorSinal26_32 " "Found entity 1: ExtensorSinal26_32" {  } { { "ExtensorSinal26_32.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/ExtensorSinal26_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589224130309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589224130309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iomodule.v 1 1 " "Found 1 design units, including 1 entities, in source file iomodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 IOModule " "Found entity 1: IOModule" {  } { { "IOModule.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/IOModule.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589224130324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589224130324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_32bits.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4_32bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4_32bits " "Found entity 1: Mux4_32bits" {  } { { "Mux4_32bits.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/Mux4_32bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589224130324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589224130324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensorsinal16_32.v 1 1 " "Found 1 design units, including 1 entities, in source file extensorsinal16_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 ExtensorSinal16_32 " "Found entity 1: ExtensorSinal16_32" {  } { { "ExtensorSinal16_32.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/ExtensorSinal16_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589224130324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589224130324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorbcd.v 1 1 " "Found 1 design units, including 1 entities, in source file conversorbcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 ConversorBCD " "Found entity 1: ConversorBCD" {  } { { "ConversorBCD.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/ConversorBCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589224130340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589224130340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display7segmentos.v 1 1 " "Found 1 design units, including 1 entities, in source file display7segmentos.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display7Segmentos " "Found entity 1: Display7Segmentos" {  } { { "Display7Segmentos.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/Display7Segmentos.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589224130340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589224130340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589224130340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589224130340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "portaand.v 1 1 " "Found 1 design units, including 1 entities, in source file portaand.v" { { "Info" "ISGN_ENTITY_NAME" "1 PortaAND " "Found entity 1: PortaAND" {  } { { "PortaAND.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/PortaAND.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589224130355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589224130355 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ControlUnit.v(12) " "Verilog HDL information at ControlUnit.v(12): always construct contains both blocking and non-blocking assignments" {  } { { "ControlUnit.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/ControlUnit.v" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1589224130355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589224130355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589224130355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 DeBounce " "Found entity 1: DeBounce" {  } { { "DeBounce.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/DeBounce.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589224130355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589224130355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halt.v 1 1 " "Found 1 design units, including 1 entities, in source file halt.v" { { "Info" "ISGN_ENTITY_NAME" "1 Halt " "Found entity 1: Halt" {  } { { "Halt.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/Halt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589224130371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589224130371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorclock.v 1 1 " "Found 1 design units, including 1 entities, in source file divisorclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 DivisorClock " "Found entity 1: DivisorClock" {  } { { "DivisorClock.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/DivisorClock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589224130371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589224130371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statemachine.v 1 1 " "Found 1 design units, including 1 entities, in source file statemachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 StateMachine " "Found entity 1: StateMachine" {  } { { "StateMachine.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/StateMachine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589224130387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589224130387 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "und_milhao7 CPU.v(79) " "Verilog HDL Implicit Net warning at CPU.v(79): created implicit net for \"und_milhao7\"" {  } { { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 79 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589224130387 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dez_milhao7 CPU.v(80) " "Verilog HDL Implicit Net warning at CPU.v(80): created implicit net for \"dez_milhao7\"" {  } { { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 80 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589224130387 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1589224130465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DivisorClock DivisorClock:ClkDiv " "Elaborating entity \"DivisorClock\" for hierarchy \"DivisorClock:ClkDiv\"" {  } { { "CPU.v" "ClkDiv" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589224130496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:CRTL " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:CRTL\"" {  } { { "CPU.v" "CRTL" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589224130496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StateMachine StateMachine:stm " "Elaborating entity \"StateMachine\" for hierarchy \"StateMachine:stm\"" {  } { { "CPU.v" "stm" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589224130512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:ContadorPrograma " "Elaborating entity \"PC\" for hierarchy \"PC:ContadorPrograma\"" {  } { { "CPU.v" "ContadorPrograma" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589224130512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD ADD:IncrementaPC " "Elaborating entity \"ADD\" for hierarchy \"ADD:IncrementaPC\"" {  } { { "CPU.v" "IncrementaPC" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589224130512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemory InstructionMemory:MemoriaInstrucao " "Elaborating entity \"InstructionMemory\" for hierarchy \"InstructionMemory:MemoriaInstrucao\"" {  } { { "CPU.v" "MemoriaInstrucao" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589224130512 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "2 0 255 InstructionMemory.v(12) " "Verilog HDL warning at InstructionMemory.v(12): number of words (2) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "InstructionMemory.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/InstructionMemory.v" 12 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1589224130512 "|CPU|InstructionMemory:MemoriaInstrucao"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 InstructionMemory.v(8) " "Net \"rom.data_a\" at InstructionMemory.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMemory.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/InstructionMemory.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1589224130512 "|CPU|InstructionMemory:MemoriaInstrucao"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 InstructionMemory.v(8) " "Net \"rom.waddr_a\" at InstructionMemory.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMemory.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/InstructionMemory.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1589224130512 "|CPU|InstructionMemory:MemoriaInstrucao"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 InstructionMemory.v(8) " "Net \"rom.we_a\" at InstructionMemory.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMemory.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/InstructionMemory.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1589224130512 "|CPU|InstructionMemory:MemoriaInstrucao"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4_5bits Mux4_5bits:MuxBancoRegistrador " "Elaborating entity \"Mux4_5bits\" for hierarchy \"Mux4_5bits:MuxBancoRegistrador\"" {  } { { "CPU.v" "MuxBancoRegistrador" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589224130512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterBank RegisterBank:BancoRegistradores " "Elaborating entity \"RegisterBank\" for hierarchy \"RegisterBank:BancoRegistradores\"" {  } { { "CPU.v" "BancoRegistradores" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589224130512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ExtensorSinal16_32 ExtensorSinal16_32:Extensor16a32 " "Elaborating entity \"ExtensorSinal16_32\" for hierarchy \"ExtensorSinal16_32:Extensor16a32\"" {  } { { "CPU.v" "Extensor16a32" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589224130527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ExtensorSinal26_32 ExtensorSinal26_32:Extensor26a32 " "Elaborating entity \"ExtensorSinal26_32\" for hierarchy \"ExtensorSinal26_32:Extensor26a32\"" {  } { { "CPU.v" "Extensor26a32" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589224130527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2_32bits Mux2_32bits:MuxEntradaULA " "Elaborating entity \"Mux2_32bits\" for hierarchy \"Mux2_32bits:MuxEntradaULA\"" {  } { { "CPU.v" "MuxEntradaULA" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589224130527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ULA " "Elaborating entity \"ALU\" for hierarchy \"ALU:ULA\"" {  } { { "CPU.v" "ULA" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589224130527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PortaAND PortaAND:ANDPort " "Elaborating entity \"PortaAND\" for hierarchy \"PortaAND:ANDPort\"" {  } { { "CPU.v" "ANDPort" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589224130527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:MemoriaDados " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:MemoriaDados\"" {  } { { "CPU.v" "MemoriaDados" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589224130543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IOModule IOModule:EntradaSaida " "Elaborating entity \"IOModule\" for hierarchy \"IOModule:EntradaSaida\"" {  } { { "CPU.v" "EntradaSaida" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589224130543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4_32bits Mux4_32bits:MuxWriteRegister " "Elaborating entity \"Mux4_32bits\" for hierarchy \"Mux4_32bits:MuxWriteRegister\"" {  } { { "CPU.v" "MuxWriteRegister" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589224130543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConversorBCD ConversorBCD:BCDConverterPC " "Elaborating entity \"ConversorBCD\" for hierarchy \"ConversorBCD:BCDConverterPC\"" {  } { { "CPU.v" "BCDConverterPC" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589224130543 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ConversorBCD.v(64) " "Verilog HDL assignment warning at ConversorBCD.v(64): truncated value with size 32 to match size of target (4)" {  } { { "ConversorBCD.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/ConversorBCD.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589224130543 "|CPU|ConversorBCD:BCDConverterPC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ConversorBCD.v(61) " "Verilog HDL assignment warning at ConversorBCD.v(61): truncated value with size 32 to match size of target (4)" {  } { { "ConversorBCD.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/ConversorBCD.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589224130543 "|CPU|ConversorBCD:BCDConverterPC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ConversorBCD.v(58) " "Verilog HDL assignment warning at ConversorBCD.v(58): truncated value with size 32 to match size of target (4)" {  } { { "ConversorBCD.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/ConversorBCD.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589224130543 "|CPU|ConversorBCD:BCDConverterPC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ConversorBCD.v(55) " "Verilog HDL assignment warning at ConversorBCD.v(55): truncated value with size 32 to match size of target (4)" {  } { { "ConversorBCD.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/ConversorBCD.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589224130543 "|CPU|ConversorBCD:BCDConverterPC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ConversorBCD.v(52) " "Verilog HDL assignment warning at ConversorBCD.v(52): truncated value with size 32 to match size of target (4)" {  } { { "ConversorBCD.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/ConversorBCD.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589224130543 "|CPU|ConversorBCD:BCDConverterPC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ConversorBCD.v(49) " "Verilog HDL assignment warning at ConversorBCD.v(49): truncated value with size 32 to match size of target (4)" {  } { { "ConversorBCD.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/ConversorBCD.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589224130543 "|CPU|ConversorBCD:BCDConverterPC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ConversorBCD.v(46) " "Verilog HDL assignment warning at ConversorBCD.v(46): truncated value with size 32 to match size of target (4)" {  } { { "ConversorBCD.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/ConversorBCD.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589224130543 "|CPU|ConversorBCD:BCDConverterPC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ConversorBCD.v(43) " "Verilog HDL assignment warning at ConversorBCD.v(43): truncated value with size 32 to match size of target (4)" {  } { { "ConversorBCD.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/ConversorBCD.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589224130543 "|CPU|ConversorBCD:BCDConverterPC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display7Segmentos Display7Segmentos:unidade7segPC " "Elaborating entity \"Display7Segmentos\" for hierarchy \"Display7Segmentos:unidade7segPC\"" {  } { { "CPU.v" "unidade7segPC" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589224130559 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RegisterBank:BancoRegistradores\|registers " "RAM logic \"RegisterBank:BancoRegistradores\|registers\" is uninferred due to asynchronous read logic" {  } { { "RegisterBank.v" "registers" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/RegisterBank.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1589224131185 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1589224131185 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/db/processador_mips_uniciclo.ram0_InstructionMemory_d1968ec4.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/db/processador_mips_uniciclo.ram0_InstructionMemory_d1968ec4.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1589224131201 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/db/processador_mips_uniciclo.ram0_RegisterBank_879234cc.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/db/processador_mips_uniciclo.ram0_RegisterBank_879234cc.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1589224131638 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DataMemory:MemoriaDados\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DataMemory:MemoriaDados\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589224131779 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589224131779 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589224131779 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589224131779 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589224131779 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589224131779 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589224131779 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589224131779 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589224131779 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1589224131779 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1589224131779 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataMemory:MemoriaDados\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"DataMemory:MemoriaDados\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589224131875 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataMemory:MemoriaDados\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"DataMemory:MemoriaDados\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589224131875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589224131875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589224131875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589224131875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589224131875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589224131875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589224131875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589224131875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589224131875 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589224131875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gq31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gq31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gq31 " "Found entity 1: altsyncram_gq31" {  } { { "db/altsyncram_gq31.tdf" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/db/altsyncram_gq31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589224131922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589224131922 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1589224132218 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "inputInst GND " "Pin \"inputInst\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589224133019 "|CPU|inputInst"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1589224133019 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1589224133098 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "384 " "384 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1589224134423 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/output_files/processador_mips_uniciclo.map.smsg " "Generated suppressed messages file C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/output_files/processador_mips_uniciclo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589224134517 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1589224134798 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589224134798 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inputs\[0\] " "No output dependent on input pin \"inputs\[0\]\"" {  } { { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589224135079 "|CPU|inputs[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inputs\[15\] " "No output dependent on input pin \"inputs\[15\]\"" {  } { { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589224135079 "|CPU|inputs[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inputs\[14\] " "No output dependent on input pin \"inputs\[14\]\"" {  } { { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589224135079 "|CPU|inputs[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inputs\[13\] " "No output dependent on input pin \"inputs\[13\]\"" {  } { { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589224135079 "|CPU|inputs[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inputs\[12\] " "No output dependent on input pin \"inputs\[12\]\"" {  } { { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589224135079 "|CPU|inputs[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inputs\[11\] " "No output dependent on input pin \"inputs\[11\]\"" {  } { { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589224135079 "|CPU|inputs[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inputs\[10\] " "No output dependent on input pin \"inputs\[10\]\"" {  } { { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589224135079 "|CPU|inputs[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inputs\[9\] " "No output dependent on input pin \"inputs\[9\]\"" {  } { { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589224135079 "|CPU|inputs[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inputs\[8\] " "No output dependent on input pin \"inputs\[8\]\"" {  } { { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589224135079 "|CPU|inputs[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inputs\[7\] " "No output dependent on input pin \"inputs\[7\]\"" {  } { { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589224135079 "|CPU|inputs[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inputs\[6\] " "No output dependent on input pin \"inputs\[6\]\"" {  } { { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589224135079 "|CPU|inputs[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inputs\[5\] " "No output dependent on input pin \"inputs\[5\]\"" {  } { { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589224135079 "|CPU|inputs[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inputs\[4\] " "No output dependent on input pin \"inputs\[4\]\"" {  } { { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589224135079 "|CPU|inputs[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inputs\[3\] " "No output dependent on input pin \"inputs\[3\]\"" {  } { { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589224135079 "|CPU|inputs[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inputs\[2\] " "No output dependent on input pin \"inputs\[2\]\"" {  } { { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589224135079 "|CPU|inputs[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inputs\[1\] " "No output dependent on input pin \"inputs\[1\]\"" {  } { { "CPU.v" "" { Text "C:/Users/Matheus/Documents/GitHub/ProcessadorMIPS/CPU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589224135079 "|CPU|inputs[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1589224135079 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1330 " "Implemented 1330 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1589224135079 ""} { "Info" "ICUT_CUT_TM_OPINS" "59 " "Implemented 59 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1589224135079 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1220 " "Implemented 1220 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1589224135079 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1589224135079 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1589224135079 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4804 " "Peak virtual memory: 4804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589224135158 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 11 16:08:55 2020 " "Processing ended: Mon May 11 16:08:55 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589224135158 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589224135158 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589224135158 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1589224135158 ""}
