###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Wed Aug 28 22:39:15 2024
#  Command:           clockDesign -specFile Clock.ctstch -outDir clock_repor...
###############################################################
Path 1: MET Setup Check with Pin alu/\alu_out_reg[15] /CK 
Endpoint:   alu/\alu_out_reg[15] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.189
- Setup                         0.369
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.620
- Arrival Time                  2.271
= Slack Time                    7.348
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    7.348 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.736 |   0.736 |    8.085 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   1.434 |    8.783 | 
     | FE_OFC3_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M | 1.072 | 0.771 |   2.206 |    9.554 | 
     | alu/\alu_out_reg[15]           | RN ^        | SDFFRQX2M | 1.076 | 0.066 |   2.271 |    9.620 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.342 |       |   0.000 |   -7.348 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -7.347 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.071 | 0.188 |   0.188 |   -7.161 | 
     | alu/\alu_out_reg[15]   | CK ^        | SDFFRQX2M    | 0.071 | 0.002 |   0.189 |   -7.159 | 
     +------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin alu/\alu_out_reg[13] /CK 
Endpoint:   alu/\alu_out_reg[13] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.190
- Setup                         0.369
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.621
- Arrival Time                  2.268
= Slack Time                    7.352
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    7.352 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.736 |   0.736 |    8.088 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   1.434 |    8.787 | 
     | FE_OFC3_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M | 1.072 | 0.771 |   2.206 |    9.558 | 
     | alu/\alu_out_reg[13]           | RN ^        | SDFFRQX2M | 1.076 | 0.062 |   2.268 |    9.621 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.342 |       |   0.000 |   -7.352 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -7.351 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.071 | 0.188 |   0.188 |   -7.165 | 
     | alu/\alu_out_reg[13]   | CK ^        | SDFFRQX2M    | 0.071 | 0.002 |   0.190 |   -7.162 | 
     +------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin alu/\alu_out_reg[12] /CK 
Endpoint:   alu/\alu_out_reg[12] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.190
- Setup                         0.369
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.621
- Arrival Time                  2.267
= Slack Time                    7.354
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    7.354 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.736 |   0.736 |    8.090 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   1.434 |    8.788 | 
     | FE_OFC3_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M | 1.072 | 0.771 |   2.206 |    9.560 | 
     | alu/\alu_out_reg[12]           | RN ^        | SDFFRQX2M | 1.076 | 0.061 |   2.267 |    9.621 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.342 |       |   0.000 |   -7.354 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -7.352 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.071 | 0.188 |   0.188 |   -7.166 | 
     | alu/\alu_out_reg[12]   | CK ^        | SDFFRQX2M    | 0.071 | 0.002 |   0.190 |   -7.164 | 
     +------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin alu/\alu_out_reg[11] /CK 
Endpoint:   alu/\alu_out_reg[11] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.190
- Setup                         0.369
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.620
- Arrival Time                  2.255
= Slack Time                    7.365
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    7.365 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.736 |   0.736 |    8.101 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   1.434 |    8.799 | 
     | FE_OFC3_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M | 1.072 | 0.771 |   2.206 |    9.571 | 
     | alu/\alu_out_reg[11]           | RN ^        | SDFFRQX2M | 1.076 | 0.050 |   2.255 |    9.620 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.342 |       |   0.000 |   -7.365 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -7.364 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.071 | 0.188 |   0.188 |   -7.177 | 
     | alu/\alu_out_reg[11]   | CK ^        | SDFFRQX2M    | 0.071 | 0.002 |   0.190 |   -7.175 | 
     +------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin alu/\alu_out_reg[14] /CK 
Endpoint:   alu/\alu_out_reg[14] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.189
- Setup                         0.369
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.620
- Arrival Time                  2.254
= Slack Time                    7.366
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    7.366 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.736 |   0.736 |    8.102 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   1.434 |    8.800 | 
     | FE_OFC3_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M | 1.072 | 0.771 |   2.206 |    9.572 | 
     | alu/\alu_out_reg[14]           | RN ^        | SDFFRQX2M | 1.076 | 0.048 |   2.254 |    9.620 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.342 |       |   0.000 |   -7.366 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -7.365 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.071 | 0.188 |   0.188 |   -7.178 | 
     | alu/\alu_out_reg[14]   | CK ^        | SDFFRQX2M    | 0.071 | 0.002 |   0.189 |   -7.177 | 
     +------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin alu/\alu_out_reg[10] /CK 
Endpoint:   alu/\alu_out_reg[10] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.190
- Setup                         0.369
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.620
- Arrival Time                  2.254
= Slack Time                    7.366
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    7.366 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.736 |   0.736 |    8.102 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   1.434 |    8.800 | 
     | FE_OFC3_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M | 1.072 | 0.771 |   2.206 |    9.572 | 
     | alu/\alu_out_reg[10]           | RN ^        | SDFFRQX2M | 1.076 | 0.048 |   2.254 |    9.620 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.342 |       |   0.000 |   -7.366 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -7.365 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.071 | 0.188 |   0.188 |   -7.178 | 
     | alu/\alu_out_reg[10]   | CK ^        | SDFFRQX2M    | 0.071 | 0.002 |   0.189 |   -7.177 | 
     +------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin alu/\alu_out_reg[5] /CK 
Endpoint:   alu/\alu_out_reg[5] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.190
- Setup                         0.369
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.620
- Arrival Time                  2.250
= Slack Time                    7.371
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    7.371 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.736 |   0.736 |    8.107 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   1.434 |    8.805 | 
     | FE_OFC3_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M | 1.072 | 0.771 |   2.206 |    9.576 | 
     | alu/\alu_out_reg[5]            | RN ^        | SDFFRQX2M | 1.075 | 0.044 |   2.250 |    9.620 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.342 |       |   0.000 |   -7.371 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -7.369 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.071 | 0.188 |   0.188 |   -7.183 | 
     | alu/\alu_out_reg[5]    | CK ^        | SDFFRQX2M    | 0.071 | 0.002 |   0.190 |   -7.181 | 
     +------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin alu/\alu_out_reg[4] /CK 
Endpoint:   alu/\alu_out_reg[4] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.190
- Setup                         0.369
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.621
- Arrival Time                  2.250
= Slack Time                    7.371
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    7.371 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.736 |   0.736 |    8.107 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   1.434 |    8.805 | 
     | FE_OFC3_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M | 1.072 | 0.771 |   2.206 |    9.577 | 
     | alu/\alu_out_reg[4]            | RN ^        | SDFFRQX2M | 1.075 | 0.044 |   2.250 |    9.621 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.342 |       |   0.000 |   -7.371 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -7.369 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.071 | 0.188 |   0.188 |   -7.183 | 
     | alu/\alu_out_reg[4]    | CK ^        | SDFFRQX2M    | 0.071 | 0.002 |   0.190 |   -7.181 | 
     +------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin alu/\alu_out_reg[6] /CK 
Endpoint:   alu/\alu_out_reg[6] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.190
- Setup                         0.369
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.621
- Arrival Time                  2.248
= Slack Time                    7.372
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    7.372 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.736 |   0.736 |    8.108 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   1.434 |    8.807 | 
     | FE_OFC3_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M | 1.072 | 0.771 |   2.206 |    9.578 | 
     | alu/\alu_out_reg[6]            | RN ^        | SDFFRQX2M | 1.075 | 0.043 |   2.248 |    9.621 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.342 |       |   0.000 |   -7.372 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -7.371 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.071 | 0.188 |   0.188 |   -7.184 | 
     | alu/\alu_out_reg[6]    | CK ^        | SDFFRQX2M    | 0.071 | 0.002 |   0.190 |   -7.182 | 
     +------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin alu/\alu_out_reg[3] /CK 
Endpoint:   alu/\alu_out_reg[3] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.188
- Setup                         0.369
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.618
- Arrival Time                  2.245
= Slack Time                    7.373
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    7.373 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.736 |   0.736 |    8.109 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   1.434 |    8.807 | 
     | FE_OFC3_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M | 1.072 | 0.771 |   2.206 |    9.579 | 
     | alu/\alu_out_reg[3]            | RN ^        | SDFFRQX2M | 1.074 | 0.039 |   2.245 |    9.618 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.342 |       |   0.000 |   -7.373 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -7.372 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.071 | 0.188 |   0.188 |   -7.185 | 
     | alu/\alu_out_reg[3]    | CK ^        | SDFFRQX2M    | 0.071 | 0.000 |   0.188 |   -7.185 | 
     +------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin alu/\alu_out_reg[9] /CK 
Endpoint:   alu/\alu_out_reg[9] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.189
- Setup                         0.369
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.620
- Arrival Time                  2.234
= Slack Time                    7.386
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    7.386 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.736 |   0.736 |    8.122 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   1.434 |    8.820 | 
     | FE_OFC3_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M | 1.072 | 0.771 |   2.206 |    9.591 | 
     | alu/\alu_out_reg[9]            | RN ^        | SDFFRQX2M | 1.074 | 0.028 |   2.234 |    9.620 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.342 |       |   0.000 |   -7.385 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -7.384 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.071 | 0.188 |   0.188 |   -7.198 | 
     | alu/\alu_out_reg[9]    | CK ^        | SDFFRQX2M    | 0.071 | 0.001 |   0.189 |   -7.197 | 
     +------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin alu/\alu_out_reg[8] /CK 
Endpoint:   alu/\alu_out_reg[8] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.189
- Setup                         0.377
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.613
- Arrival Time                  2.227
= Slack Time                    7.386
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    7.386 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.736 |   0.736 |    8.122 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   1.434 |    8.820 | 
     | FE_OFC3_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M | 1.072 | 0.771 |   2.206 |    9.592 | 
     | alu/\alu_out_reg[8]            | RN ^        | SDFFRQX1M | 1.074 | 0.021 |   2.227 |    9.613 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.342 |       |   0.000 |   -7.386 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -7.384 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.071 | 0.188 |   0.188 |   -7.198 | 
     | alu/\alu_out_reg[8]    | CK ^        | SDFFRQX1M    | 0.071 | 0.002 |   0.189 |   -7.197 | 
     +------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin alu/\alu_out_reg[7] /CK 
Endpoint:   alu/\alu_out_reg[7] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.189
- Setup                         0.369
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.620
- Arrival Time                  2.230
= Slack Time                    7.389
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    7.389 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.736 |   0.736 |    8.126 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   1.434 |    8.824 | 
     | FE_OFC3_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M | 1.072 | 0.771 |   2.206 |    9.595 | 
     | alu/\alu_out_reg[7]            | RN ^        | SDFFRQX2M | 1.074 | 0.024 |   2.230 |    9.620 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.342 |       |   0.000 |   -7.389 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -7.388 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.071 | 0.188 |   0.188 |   -7.202 | 
     | alu/\alu_out_reg[7]    | CK ^        | SDFFRQX2M    | 0.071 | 0.001 |   0.189 |   -7.200 | 
     +------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin alu/out_valid_reg/CK 
Endpoint:   alu/out_valid_reg/RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST             (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.189
- Setup                         0.368
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.621
- Arrival Time                  2.217
= Slack Time                    7.404
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    7.404 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.736 |   0.736 |    8.140 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   1.434 |    8.838 | 
     | FE_OFC4_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M | 1.053 | 0.764 |   2.198 |    9.602 | 
     | alu/out_valid_reg              | RN ^        | SDFFRQX2M | 1.056 | 0.019 |   2.217 |    9.621 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.342 |       |   0.000 |   -7.404 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -7.403 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.071 | 0.188 |   0.188 |   -7.216 | 
     | alu/out_valid_reg      | CK ^        | SDFFRQX2M    | 0.071 | 0.002 |   0.189 |   -7.215 | 
     +------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin alu/\alu_out_reg[2] /CK 
Endpoint:   alu/\alu_out_reg[2] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.189
- Setup                         0.044
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.945
- Arrival Time                  2.230
= Slack Time                    7.715
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |            | 0.000 |       |   0.000 |    7.715 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M   | 1.092 | 0.736 |   0.736 |    8.451 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M  | 0.766 | 0.698 |   1.434 |    9.149 | 
     | FE_OFC2_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M  | 1.062 | 0.783 |   2.218 |    9.932 | 
     | alu/\alu_out_reg[2]            | RN ^        | SDFFRHQX1M | 1.063 | 0.013 |   2.230 |    9.945 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.342 |       |   0.000 |   -7.715 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -7.713 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.071 | 0.188 |   0.188 |   -7.527 | 
     | alu/\alu_out_reg[2]    | CK ^        | SDFFRHQX1M   | 0.071 | 0.001 |   0.189 |   -7.526 | 
     +------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin alu/\alu_out_reg[1] /CK 
Endpoint:   alu/\alu_out_reg[1] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.189
- Setup                         0.044
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.945
- Arrival Time                  2.230
= Slack Time                    7.715
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |            | 0.000 |       |   0.000 |    7.715 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M   | 1.092 | 0.736 |   0.736 |    8.451 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M  | 0.766 | 0.698 |   1.434 |    9.149 | 
     | FE_OFC2_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M  | 1.062 | 0.783 |   2.218 |    9.933 | 
     | alu/\alu_out_reg[1]            | RN ^        | SDFFRHQX1M | 1.063 | 0.013 |   2.230 |    9.945 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.342 |       |   0.000 |   -7.715 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -7.714 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.071 | 0.188 |   0.188 |   -7.527 | 
     | alu/\alu_out_reg[1]    | CK ^        | SDFFRHQX1M   | 0.071 | 0.002 |   0.189 |   -7.526 | 
     +------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin alu/\alu_out_reg[0] /CK 
Endpoint:   alu/\alu_out_reg[0] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.189
- Setup                         0.044
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.945
- Arrival Time                  2.230
= Slack Time                    7.715
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |            | 0.000 |       |   0.000 |    7.715 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M   | 1.092 | 0.736 |   0.736 |    8.451 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M  | 0.766 | 0.698 |   1.434 |    9.150 | 
     | FE_OFC2_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M  | 1.062 | 0.783 |   2.218 |    9.933 | 
     | alu/\alu_out_reg[0]            | RN ^        | SDFFRHQX1M | 1.063 | 0.012 |   2.230 |    9.945 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.342 |       |   0.000 |   -7.715 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -7.714 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.071 | 0.188 |   0.188 |   -7.528 | 
     | alu/\alu_out_reg[0]    | CK ^        | SDFFRHQX1M   | 0.071 | 0.002 |   0.189 |   -7.526 | 
     +------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin ref_clk_rst_sync/\syn_rst_reg_reg[1] /CK 
Endpoint:   ref_clk_rst_sync/\syn_rst_reg_reg[1] /RN (^) checked with  leading 
edge of 'REF_CLK'
Beginpoint: rst_n                                    (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.839
- Setup                         0.300
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.339
- Arrival Time                  0.314
= Slack Time                   10.025
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |           |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                      | rst_n ^     |           | 0.000 |       |   0.000 |   10.025 | 
     | scan_rst_mux/U1                      | A0 ^ -> Y ^ | AO2B2X2M  | 0.392 | 0.312 |   0.312 |   10.337 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[1] | RN ^        | SDFFRQX1M | 0.392 | 0.002 |   0.314 |   10.339 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | Ref_clk ^   |            | 0.000 |       |   0.000 |  -10.025 | 
     | Ref_clk__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.044 | 0.042 |   0.042 |   -9.983 | 
     | Ref_clk__L2_I0                       | A v -> Y ^  | CLKINVX40M | 0.026 | 0.046 |   0.088 |   -9.937 | 
     | scan_clk_ref_clk_mux/U1              | A0 ^ -> Y ^ | AO2B2X4M   | 0.193 | 0.201 |   0.289 |   -9.736 | 
     | scan_clk_ref_clk_mux_out__L1_I0      | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.148 |   0.437 |   -9.588 | 
     | scan_clk_ref_clk_mux_out__L2_I0      | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   0.557 |   -9.468 | 
     | scan_clk_ref_clk_mux_out__L3_I0      | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   0.626 |   -9.400 | 
     | scan_clk_ref_clk_mux_out__L4_I0      | A v -> Y ^  | CLKINVX40M | 0.182 | 0.124 |   0.750 |   -9.275 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[1] | CK ^        | SDFFRQX1M  | 0.260 | 0.089 |   0.839 |   -9.187 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin ref_clk_rst_sync/\syn_rst_reg_reg[2] /CK 
Endpoint:   ref_clk_rst_sync/\syn_rst_reg_reg[2] /RN (^) checked with  leading 
edge of 'REF_CLK'
Beginpoint: rst_n                                    (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.837
- Setup                         0.295
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.343
- Arrival Time                  0.314
= Slack Time                   10.029
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |           |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                      | rst_n ^     |           | 0.000 |       |   0.000 |   10.029 | 
     | scan_rst_mux/U1                      | A0 ^ -> Y ^ | AO2B2X2M  | 0.392 | 0.312 |   0.312 |   10.341 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[2] | RN ^        | SDFFRQX2M | 0.392 | 0.002 |   0.314 |   10.343 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | Ref_clk ^   |            | 0.000 |       |   0.000 |  -10.029 | 
     | Ref_clk__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.044 | 0.042 |   0.042 |   -9.987 | 
     | Ref_clk__L2_I0                       | A v -> Y ^  | CLKINVX40M | 0.026 | 0.046 |   0.088 |   -9.942 | 
     | scan_clk_ref_clk_mux/U1              | A0 ^ -> Y ^ | AO2B2X4M   | 0.193 | 0.201 |   0.289 |   -9.740 | 
     | scan_clk_ref_clk_mux_out__L1_I0      | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.148 |   0.437 |   -9.592 | 
     | scan_clk_ref_clk_mux_out__L2_I0      | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   0.557 |   -9.472 | 
     | scan_clk_ref_clk_mux_out__L3_I0      | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   0.626 |   -9.404 | 
     | scan_clk_ref_clk_mux_out__L4_I0      | A v -> Y ^  | CLKINVX40M | 0.182 | 0.124 |   0.750 |   -9.280 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[2] | CK ^        | SDFFRQX2M  | 0.260 | 0.088 |   0.837 |   -9.192 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin ref_clk_rst_sync/\syn_rst_reg_reg[0] /CK 
Endpoint:   ref_clk_rst_sync/\syn_rst_reg_reg[0] /RN (^) checked with  leading 
edge of 'REF_CLK'
Beginpoint: rst_n                                    (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.839
- Setup                         0.295
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.344
- Arrival Time                  0.314
= Slack Time                   10.030
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |           |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                      | rst_n ^     |           | 0.000 |       |   0.000 |   10.030 | 
     | scan_rst_mux/U1                      | A0 ^ -> Y ^ | AO2B2X2M  | 0.392 | 0.312 |   0.312 |   10.342 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[0] | RN ^        | SDFFRQX2M | 0.392 | 0.002 |   0.314 |   10.344 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | Ref_clk ^   |            | 0.000 |       |   0.000 |  -10.030 | 
     | Ref_clk__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.044 | 0.042 |   0.042 |   -9.988 | 
     | Ref_clk__L2_I0                       | A v -> Y ^  | CLKINVX40M | 0.026 | 0.046 |   0.088 |   -9.943 | 
     | scan_clk_ref_clk_mux/U1              | A0 ^ -> Y ^ | AO2B2X4M   | 0.193 | 0.201 |   0.289 |   -9.741 | 
     | scan_clk_ref_clk_mux_out__L1_I0      | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.148 |   0.437 |   -9.593 | 
     | scan_clk_ref_clk_mux_out__L2_I0      | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   0.557 |   -9.473 | 
     | scan_clk_ref_clk_mux_out__L3_I0      | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   0.626 |   -9.405 | 
     | scan_clk_ref_clk_mux_out__L4_I0      | A v -> Y ^  | CLKINVX40M | 0.182 | 0.124 |   0.750 |   -9.281 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[0] | CK ^        | SDFFRQX2M  | 0.260 | 0.089 |   0.839 |   -9.192 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin tx_div/clk_reg_reg/CK 
Endpoint:   tx_div/clk_reg_reg/D (v) checked with  leading edge of 'SCAN_CLK'
Beginpoint: SCAN_CLK             (v) triggered by trailing edge of 'SCAN_CLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.573
- Setup                         0.448
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.925
- Arrival Time                 51.838
= Slack Time                   48.087
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                  |              |                |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK v   |                | 0.000 |       |  50.000 |   98.087 | 
     | SCAN_CLK__L1_I0                  | A v -> Y ^   | CLKINVX40M     | 0.017 | 0.021 |  50.021 |   98.107 | 
     | SCAN_CLK__L2_I0                  | A ^ -> Y v   | INVX2M         | 0.024 | 0.025 |  50.046 |   98.132 | 
     | scan_clk_uart_clk_mux/U1         | B1 v -> Y v  | AO2B2X2M       | 0.255 | 0.475 |  50.521 |   98.608 | 
     | scan_clk_uart_clk_mux_out__L1_I0 | A v -> Y ^   | CLKINVX32M     | 0.077 | 0.077 |  50.598 |   98.684 | 
     | scan_clk_uart_clk_mux_out__L2_I2 | A ^ -> Y ^   | CLKBUFX40M     | 0.049 | 0.112 |  50.709 |   98.796 | 
     | scan_clk_uart_clk_mux_out__L3_I0 | A ^ -> Y ^   | CLKBUFX40M     | 0.067 | 0.117 |  50.827 |   98.913 | 
     | scan_clk_uart_clk_mux_out__L4_I0 | A ^ -> Y v   | CLKINVX40M     | 0.037 | 0.052 |  50.879 |   98.966 | 
     | scan_clk_uart_clk_mux_out__L5_I0 | A v -> Y ^   | CLKINVX32M     | 0.028 | 0.034 |  50.913 |   98.999 | 
     | scan_clk_uart_clk_mux_out__L6_I0 | A ^ -> Y v   | INVX4M         | 0.016 | 0.023 |  50.936 |   99.022 | 
     | tx_div/U19                       | A0N v -> Y v | OAI2BB2X1M     | 0.265 | 0.317 |  51.252 |   99.339 | 
     | tx_div                           | o_div_clk v  | clk_div_test_1 |       |       |  51.252 |   99.339 | 
     | tx_clk__Exclude_0                | A v -> Y v   | CLKBUFX1M      | 0.213 | 0.259 |  51.511 |   99.598 | 
     | tx_div/U32                       | A v -> Y ^   | CLKXOR2X2M     | 0.092 | 0.227 |  51.738 |   99.825 | 
     | tx_div/U31                       | A ^ -> Y v   | MXI2X1M        | 0.171 | 0.100 |  51.838 |   99.925 | 
     | tx_div/clk_reg_reg               | D v          | SDFFRX1M       | 0.171 | 0.000 |  51.838 |   99.925 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -48.087 | 
     | SCAN_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.022 |   0.022 |  -48.064 | 
     | SCAN_CLK__L2_I0                  | A v -> Y ^  | INVX2M     | 0.054 | 0.041 |   0.063 |  -48.024 | 
     | scan_clk_uart_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.403 | 0.361 |   0.425 |  -47.662 | 
     | scan_clk_uart_clk_mux_out__L1_I0 | A ^ -> Y v  | CLKINVX32M | 0.094 | 0.098 |   0.522 |  -47.565 | 
     | scan_clk_uart_clk_mux_out__L2_I0 | A v -> Y ^  | CLKINVX4M  | 0.046 | 0.050 |   0.573 |  -47.514 | 
     | tx_div/clk_reg_reg               | CK ^        | SDFFRX1M   | 0.046 | 0.000 |   0.573 |  -47.514 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin rx_div/clk_reg_reg/CK 
Endpoint:   rx_div/clk_reg_reg/D (v) checked with  leading edge of 'SCAN_CLK'
Beginpoint: SCAN_CLK             (v) triggered by trailing edge of 'SCAN_CLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.589
- Setup                         0.439
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.950
- Arrival Time                 51.655
= Slack Time                   48.295
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                  |              |                |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK v   |                | 0.000 |       |  50.000 |   98.295 | 
     | SCAN_CLK__L1_I0                  | A v -> Y ^   | CLKINVX40M     | 0.017 | 0.021 |  50.021 |   98.315 | 
     | SCAN_CLK__L2_I0                  | A ^ -> Y v   | INVX2M         | 0.024 | 0.025 |  50.046 |   98.340 | 
     | scan_clk_uart_clk_mux/U1         | B1 v -> Y v  | AO2B2X2M       | 0.255 | 0.475 |  50.521 |   98.815 | 
     | scan_clk_uart_clk_mux_out__L1_I0 | A v -> Y ^   | CLKINVX32M     | 0.077 | 0.077 |  50.598 |   98.892 | 
     | scan_clk_uart_clk_mux_out__L2_I2 | A ^ -> Y ^   | CLKBUFX40M     | 0.049 | 0.112 |  50.709 |   99.004 | 
     | scan_clk_uart_clk_mux_out__L3_I0 | A ^ -> Y ^   | CLKBUFX40M     | 0.067 | 0.117 |  50.827 |   99.121 | 
     | scan_clk_uart_clk_mux_out__L4_I0 | A ^ -> Y v   | CLKINVX40M     | 0.037 | 0.052 |  50.879 |   99.174 | 
     | scan_clk_uart_clk_mux_out__L5_I0 | A v -> Y ^   | CLKINVX32M     | 0.028 | 0.034 |  50.913 |   99.207 | 
     | scan_clk_uart_clk_mux_out__L6_I1 | A ^ -> Y v   | INVX4M         | 0.014 | 0.022 |  50.934 |   99.229 | 
     | rx_div/U19                       | A0N v -> Y v | OAI2BB2X1M     | 0.181 | 0.259 |  51.194 |   99.488 | 
     | rx_div                           | o_div_clk v  | clk_div_test_0 |       |       |  51.194 |   99.488 | 
     | rx_clk__Exclude_0                | A v -> Y v   | CLKBUFX1M      | 0.110 | 0.178 |  51.371 |   99.666 | 
     | rx_div/U32                       | A v -> Y ^   | CLKXOR2X2M     | 0.088 | 0.193 |  51.564 |   99.859 | 
     | rx_div/U31                       | A ^ -> Y v   | MXI2X1M        | 0.144 | 0.091 |  51.655 |   99.950 | 
     | rx_div/clk_reg_reg               | D v          | SDFFRX1M       | 0.144 | 0.000 |  51.655 |   99.950 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -48.295 | 
     | SCAN_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.022 |   0.022 |  -48.272 | 
     | SCAN_CLK__L2_I0                  | A v -> Y ^  | INVX2M     | 0.054 | 0.041 |   0.063 |  -48.232 | 
     | scan_clk_uart_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.403 | 0.361 |   0.425 |  -47.870 | 
     | scan_clk_uart_clk_mux_out__L1_I0 | A ^ -> Y v  | CLKINVX32M | 0.094 | 0.098 |   0.522 |  -47.772 | 
     | scan_clk_uart_clk_mux_out__L2_I1 | A v -> Y ^  | INVX4M     | 0.063 | 0.066 |   0.588 |  -47.706 | 
     | rx_div/clk_reg_reg               | CK ^        | SDFFRX1M   | 0.063 | 0.000 |   0.589 |  -47.706 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin UART_tx/uut0/\current_state_reg[0] /CK 
Endpoint:   UART_tx/uut0/\current_state_reg[0] /SI (v) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SI[4]                                  (v) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.471
- Setup                         0.490
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.781
- Arrival Time                 20.042
= Slack Time                   80.739
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.042
     = Beginpoint Arrival Time           20.042
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Instance              |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |         |           |       |       |  Time   |   Time   | 
     |------------------------------------+---------+-----------+-------+-------+---------+----------| 
     |                                    | SI[4] v |           | 0.083 |       |  20.042 |  100.781 | 
     | UART_tx/uut0/\current_state_reg[0] | SI v    | SDFFRQX2M | 0.083 | 0.001 |  20.042 |  100.781 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -80.739 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.022 |   0.022 |  -80.717 | 
     | SCAN_CLK__L2_I1                     | A v -> Y v  | CLKBUFX1M  | 0.188 | 0.180 |   0.202 |  -80.537 | 
     | SCAN_CLK__L3_I0                     | A v -> Y ^  | INVXLM     | 0.297 | 0.227 |   0.429 |  -80.310 | 
     | SCAN_CLK__L4_I0                     | A ^ -> Y v  | INVXLM     | 0.222 | 0.202 |   0.631 |  -80.108 | 
     | SCAN_CLK__L5_I1                     | A v -> Y v  | BUFX5M     | 0.039 | 0.158 |   0.789 |  -79.950 | 
     | SCAN_CLK__L6_I0                     | A v -> Y v  | CLKBUFX1M  | 0.103 | 0.135 |   0.923 |  -79.816 | 
     | SCAN_CLK__L7_I0                     | A v -> Y ^  | INVX2M     | 0.108 | 0.095 |   1.019 |  -79.720 | 
     | scan_clk_uart_tx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.201 | 0.256 |   1.275 |  -79.464 | 
     | scan_clk_uart_tx_clk_mux_out__L1_I0 | A ^ -> Y ^  | BUFX16M    | 0.171 | 0.190 |   1.465 |  -79.274 | 
     | UART_tx/uut0/\current_state_reg[0]  | CK ^        | SDFFRQX2M  | 0.171 | 0.006 |   1.471 |  -79.268 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin async_fifo/dut2/\fifo_reg[15][3] /CK 
Endpoint:   async_fifo/dut2/\fifo_reg[15][3] /SI (v) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: SI[2]                                (v) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.528
- Setup                         0.484
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.844
- Arrival Time                 20.074
= Slack Time                   80.770
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.072
     = Beginpoint Arrival Time           20.072
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance             |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |         |           |       |       |  Time   |   Time   | 
     |----------------------------------+---------+-----------+-------+-------+---------+----------| 
     |                                  | SI[2] v |           | 0.125 |       |  20.072 |  100.842 | 
     | async_fifo/dut2/\fifo_reg[15][3] | SI v    | SDFFRQX2M | 0.125 | 0.002 |  20.074 |  100.844 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -80.770 | 
     | SCAN_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.022 |   0.022 |  -80.747 | 
     | SCAN_CLK__L2_I1                  | A v -> Y v  | CLKBUFX1M  | 0.188 | 0.180 |   0.202 |  -80.568 | 
     | SCAN_CLK__L3_I0                  | A v -> Y ^  | INVXLM     | 0.297 | 0.227 |   0.429 |  -80.341 | 
     | SCAN_CLK__L4_I0                  | A ^ -> Y v  | INVXLM     | 0.222 | 0.202 |   0.631 |  -80.139 | 
     | SCAN_CLK__L5_I0                  | A v -> Y ^  | INVX2M     | 0.115 | 0.121 |   0.752 |  -80.018 | 
     | scan_clk_ref_clk_mux/U1          | B1 ^ -> Y ^ | AO2B2X4M   | 0.199 | 0.254 |   1.006 |  -79.764 | 
     | scan_clk_ref_clk_mux_out__L1_I0  | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.149 |   1.155 |  -79.615 | 
     | scan_clk_ref_clk_mux_out__L2_I0  | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   1.275 |  -79.495 | 
     | scan_clk_ref_clk_mux_out__L3_I0  | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   1.344 |  -79.426 | 
     | scan_clk_ref_clk_mux_out__L4_I1  | A v -> Y ^  | CLKINVX40M | 0.220 | 0.145 |   1.488 |  -79.282 | 
     | async_fifo/dut2/\fifo_reg[15][3] | CK ^        | SDFFRQX2M  | 0.255 | 0.040 |   1.528 |  -79.242 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin async_fifo/dut2/\fifo_reg[5][1] /CK 
Endpoint:   async_fifo/dut2/\fifo_reg[5][1] /SI (v) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: SI[3]                               (v) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.519
- Setup                         0.482
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.838
- Arrival Time                 20.066
= Slack Time                   80.772
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time           20.064
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance             |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |         |           |       |       |  Time   |   Time   | 
     |---------------------------------+---------+-----------+-------+-------+---------+----------| 
     |                                 | SI[3] v |           | 0.114 |       |  20.064 |  100.836 | 
     | async_fifo/dut2/\fifo_reg[5][1] | SI v    | SDFFRQX2M | 0.114 | 0.002 |  20.066 |  100.838 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -80.772 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.022 |   0.022 |  -80.749 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX1M  | 0.188 | 0.180 |   0.202 |  -80.570 | 
     | SCAN_CLK__L3_I0                 | A v -> Y ^  | INVXLM     | 0.297 | 0.227 |   0.429 |  -80.343 | 
     | SCAN_CLK__L4_I0                 | A ^ -> Y v  | INVXLM     | 0.222 | 0.202 |   0.631 |  -80.141 | 
     | SCAN_CLK__L5_I0                 | A v -> Y ^  | INVX2M     | 0.115 | 0.121 |   0.752 |  -80.020 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.199 | 0.254 |   1.006 |  -79.766 | 
     | scan_clk_ref_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.149 |   1.155 |  -79.616 | 
     | scan_clk_ref_clk_mux_out__L2_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   1.275 |  -79.497 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   1.344 |  -79.428 | 
     | scan_clk_ref_clk_mux_out__L4_I1 | A v -> Y ^  | CLKINVX40M | 0.220 | 0.145 |   1.488 |  -79.283 | 
     | async_fifo/dut2/\fifo_reg[5][1] | CK ^        | SDFFRQX2M  | 0.254 | 0.031 |   1.519 |  -79.253 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin register_file/\reg_file_reg[12][6] /CK 
Endpoint:   register_file/\reg_file_reg[12][6] /SI (v) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SI[0]                                  (v) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.554
- Setup                         0.477
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.877
- Arrival Time                 20.051
= Slack Time                   80.826
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time           20.050
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Instance              |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |         |           |       |       |  Time   |   Time   | 
     |------------------------------------+---------+-----------+-------+-------+---------+----------| 
     |                                    | SI[0] v |           | 0.094 |       |  20.050 |  100.876 | 
     | register_file/\reg_file_reg[12][6] | SI v    | SDFFRQX2M | 0.094 | 0.001 |  20.051 |  100.877 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -80.826 | 
     | SCAN_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.022 |   0.022 |  -80.804 | 
     | SCAN_CLK__L2_I1                    | A v -> Y v  | CLKBUFX1M  | 0.188 | 0.180 |   0.202 |  -80.624 | 
     | SCAN_CLK__L3_I0                    | A v -> Y ^  | INVXLM     | 0.297 | 0.227 |   0.429 |  -80.397 | 
     | SCAN_CLK__L4_I0                    | A ^ -> Y v  | INVXLM     | 0.222 | 0.202 |   0.631 |  -80.195 | 
     | SCAN_CLK__L5_I0                    | A v -> Y ^  | INVX2M     | 0.115 | 0.121 |   0.752 |  -80.074 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M   | 0.199 | 0.254 |   1.006 |  -79.820 | 
     | scan_clk_ref_clk_mux_out__L1_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.149 |   1.155 |  -79.671 | 
     | scan_clk_ref_clk_mux_out__L2_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   1.275 |  -79.551 | 
     | scan_clk_ref_clk_mux_out__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   1.344 |  -79.482 | 
     | scan_clk_ref_clk_mux_out__L4_I0    | A v -> Y ^  | CLKINVX40M | 0.182 | 0.124 |   1.468 |  -79.358 | 
     | register_file/\reg_file_reg[12][6] | CK ^        | SDFFRQX2M  | 0.261 | 0.086 |   1.554 |  -79.272 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin register_file/\reg_file_reg[2][4] /CK 
Endpoint:   register_file/\reg_file_reg[2][4] /SI (v) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SI[1]                                 (v) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.553
- Setup                         0.476
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.877
- Arrival Time                 20.048
= Slack Time                   80.829
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.047
     = Beginpoint Arrival Time           20.047
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Instance              |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |         |           |       |       |  Time   |   Time   | 
     |-----------------------------------+---------+-----------+-------+-------+---------+----------| 
     |                                   | SI[1] v |           | 0.091 |       |  20.047 |  100.876 | 
     | register_file/\reg_file_reg[2][4] | SI v    | SDFFRQX2M | 0.091 | 0.001 |  20.048 |  100.877 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -80.829 | 
     | SCAN_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.022 |   0.022 |  -80.807 | 
     | SCAN_CLK__L2_I1                   | A v -> Y v  | CLKBUFX1M  | 0.188 | 0.180 |   0.202 |  -80.627 | 
     | SCAN_CLK__L3_I0                   | A v -> Y ^  | INVXLM     | 0.297 | 0.227 |   0.429 |  -80.400 | 
     | SCAN_CLK__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.222 | 0.202 |   0.631 |  -80.198 | 
     | SCAN_CLK__L5_I0                   | A v -> Y ^  | INVX2M     | 0.115 | 0.121 |   0.752 |  -80.077 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M   | 0.199 | 0.254 |   1.006 |  -79.823 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.149 |   1.155 |  -79.674 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   1.275 |  -79.554 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   1.344 |  -79.485 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.182 | 0.124 |   1.468 |  -79.361 | 
     | register_file/\reg_file_reg[2][4] | CK ^        | SDFFRQX2M  | 0.261 | 0.085 |   1.553 |  -79.276 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin register_file/\reg_file_reg[8][4] /CK 
Endpoint:   register_file/\reg_file_reg[8][4] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.475
- Setup                         0.341
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.934
- Arrival Time                  3.034
= Slack Time                   97.901
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   97.901 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.736 |   0.736 |   98.637 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   1.434 |   99.335 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.137 | 0.825 |   2.259 |  100.160 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.993 | 0.771 |   3.030 |  100.931 | 
     | register_file/\reg_file_reg[8][4]            | RN ^        | SDFFRQX2M | 0.993 | 0.003 |   3.034 |  100.934 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -97.901 | 
     | SCAN_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.022 |   0.022 |  -97.878 | 
     | SCAN_CLK__L2_I1                   | A v -> Y v  | CLKBUFX1M  | 0.188 | 0.180 |   0.202 |  -97.699 | 
     | SCAN_CLK__L3_I0                   | A v -> Y ^  | INVXLM     | 0.297 | 0.227 |   0.429 |  -97.472 | 
     | SCAN_CLK__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.222 | 0.202 |   0.631 |  -97.270 | 
     | SCAN_CLK__L5_I0                   | A v -> Y ^  | INVX2M     | 0.115 | 0.121 |   0.752 |  -97.149 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M   | 0.199 | 0.254 |   1.006 |  -96.895 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.149 |   1.155 |  -96.745 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   1.275 |  -96.626 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   1.344 |  -96.557 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.182 | 0.124 |   1.468 |  -96.433 | 
     | register_file/\reg_file_reg[8][4] | CK ^        | SDFFRQX2M  | 0.198 | 0.007 |   1.475 |  -96.426 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin register_file/\reg_file_reg[9][5] /CK 
Endpoint:   register_file/\reg_file_reg[9][5] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.476
- Setup                         0.340
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.936
- Arrival Time                  3.034
= Slack Time                   97.902
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   97.902 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.736 |   0.736 |   98.638 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   1.434 |   99.337 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.137 | 0.825 |   2.259 |  100.162 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.993 | 0.771 |   3.030 |  100.932 | 
     | register_file/\reg_file_reg[9][5]            | RN ^        | SDFFRQX2M | 0.993 | 0.003 |   3.034 |  100.936 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -97.902 | 
     | SCAN_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.022 |   0.022 |  -97.880 | 
     | SCAN_CLK__L2_I1                   | A v -> Y v  | CLKBUFX1M  | 0.188 | 0.180 |   0.202 |  -97.700 | 
     | SCAN_CLK__L3_I0                   | A v -> Y ^  | INVXLM     | 0.297 | 0.227 |   0.429 |  -97.474 | 
     | SCAN_CLK__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.222 | 0.202 |   0.631 |  -97.271 | 
     | SCAN_CLK__L5_I0                   | A v -> Y ^  | INVX2M     | 0.115 | 0.121 |   0.752 |  -97.150 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M   | 0.199 | 0.254 |   1.006 |  -96.896 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.149 |   1.155 |  -96.747 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   1.275 |  -96.627 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   1.344 |  -96.559 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.182 | 0.124 |   1.468 |  -96.434 | 
     | register_file/\reg_file_reg[9][5] | CK ^        | SDFFRQX2M  | 0.200 | 0.008 |   1.476 |  -96.426 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin register_file/\reg_file_reg[10][4] /CK 
Endpoint:   register_file/\reg_file_reg[10][4] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.477
- Setup                         0.340
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.937
- Arrival Time                  3.034
= Slack Time                   97.902
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   97.902 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.736 |   0.736 |   98.638 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   1.434 |   99.337 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.137 | 0.825 |   2.259 |  100.162 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.993 | 0.771 |   3.030 |  100.933 | 
     | register_file/\reg_file_reg[10][4]           | RN ^        | SDFFRQX2M | 0.993 | 0.004 |   3.034 |  100.937 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -97.902 | 
     | SCAN_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.022 |   0.022 |  -97.880 | 
     | SCAN_CLK__L2_I1                    | A v -> Y v  | CLKBUFX1M  | 0.188 | 0.180 |   0.202 |  -97.700 | 
     | SCAN_CLK__L3_I0                    | A v -> Y ^  | INVXLM     | 0.297 | 0.227 |   0.429 |  -97.474 | 
     | SCAN_CLK__L4_I0                    | A ^ -> Y v  | INVXLM     | 0.222 | 0.202 |   0.631 |  -97.271 | 
     | SCAN_CLK__L5_I0                    | A v -> Y ^  | INVX2M     | 0.115 | 0.121 |   0.752 |  -97.150 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M   | 0.199 | 0.254 |   1.006 |  -96.896 | 
     | scan_clk_ref_clk_mux_out__L1_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.149 |   1.155 |  -96.747 | 
     | scan_clk_ref_clk_mux_out__L2_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   1.275 |  -96.627 | 
     | scan_clk_ref_clk_mux_out__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   1.344 |  -96.559 | 
     | scan_clk_ref_clk_mux_out__L4_I0    | A v -> Y ^  | CLKINVX40M | 0.182 | 0.124 |   1.468 |  -96.434 | 
     | register_file/\reg_file_reg[10][4] | CK ^        | SDFFRQX2M  | 0.200 | 0.009 |   1.477 |  -96.425 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin register_file/\reg_file_reg[9][4] /CK 
Endpoint:   register_file/\reg_file_reg[9][4] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.477
- Setup                         0.340
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.937
- Arrival Time                  3.034
= Slack Time                   97.903
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   97.902 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.736 |   0.736 |   98.639 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   1.434 |   99.337 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.137 | 0.825 |   2.259 |  100.162 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.993 | 0.771 |   3.030 |  100.933 | 
     | register_file/\reg_file_reg[9][4]            | RN ^        | SDFFRQX2M | 0.993 | 0.004 |   3.034 |  100.937 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -97.903 | 
     | SCAN_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.022 |   0.022 |  -97.880 | 
     | SCAN_CLK__L2_I1                   | A v -> Y v  | CLKBUFX1M  | 0.188 | 0.180 |   0.202 |  -97.700 | 
     | SCAN_CLK__L3_I0                   | A v -> Y ^  | INVXLM     | 0.297 | 0.227 |   0.429 |  -97.474 | 
     | SCAN_CLK__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.222 | 0.202 |   0.631 |  -97.272 | 
     | SCAN_CLK__L5_I0                   | A v -> Y ^  | INVX2M     | 0.115 | 0.121 |   0.752 |  -97.150 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M   | 0.199 | 0.254 |   1.006 |  -96.897 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.149 |   1.155 |  -96.747 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   1.275 |  -96.627 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   1.344 |  -96.559 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.182 | 0.124 |   1.468 |  -96.435 | 
     | register_file/\reg_file_reg[9][4] | CK ^        | SDFFRQX2M  | 0.200 | 0.009 |   1.477 |  -96.426 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin register_file/\reg_file_reg[10][3] /CK 
Endpoint:   register_file/\reg_file_reg[10][3] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.477
- Setup                         0.340
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.937
- Arrival Time                  3.034
= Slack Time                   97.903
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   97.903 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.736 |   0.736 |   98.639 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   1.434 |   99.337 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.137 | 0.825 |   2.259 |  100.162 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.993 | 0.771 |   3.030 |  100.933 | 
     | register_file/\reg_file_reg[10][3]           | RN ^        | SDFFRQX2M | 0.993 | 0.004 |   3.034 |  100.937 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -97.903 | 
     | SCAN_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.022 |   0.022 |  -97.881 | 
     | SCAN_CLK__L2_I1                    | A v -> Y v  | CLKBUFX1M  | 0.188 | 0.180 |   0.202 |  -97.701 | 
     | SCAN_CLK__L3_I0                    | A v -> Y ^  | INVXLM     | 0.297 | 0.227 |   0.429 |  -97.474 | 
     | SCAN_CLK__L4_I0                    | A ^ -> Y v  | INVXLM     | 0.222 | 0.202 |   0.631 |  -97.272 | 
     | SCAN_CLK__L5_I0                    | A v -> Y ^  | INVX2M     | 0.115 | 0.121 |   0.752 |  -97.151 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M   | 0.199 | 0.254 |   1.006 |  -96.897 | 
     | scan_clk_ref_clk_mux_out__L1_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.149 |   1.155 |  -96.748 | 
     | scan_clk_ref_clk_mux_out__L2_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   1.275 |  -96.628 | 
     | scan_clk_ref_clk_mux_out__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   1.344 |  -96.559 | 
     | scan_clk_ref_clk_mux_out__L4_I0    | A v -> Y ^  | CLKINVX40M | 0.182 | 0.124 |   1.468 |  -96.435 | 
     | register_file/\reg_file_reg[10][3] | CK ^        | SDFFRQX2M  | 0.200 | 0.009 |   1.477 |  -96.426 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin register_file/\reg_file_reg[9][3] /CK 
Endpoint:   register_file/\reg_file_reg[9][3] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.477
- Setup                         0.340
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.937
- Arrival Time                  3.034
= Slack Time                   97.903
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   97.903 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.736 |   0.736 |   98.639 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   1.434 |   99.337 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.137 | 0.825 |   2.259 |  100.162 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.993 | 0.771 |   3.030 |  100.933 | 
     | register_file/\reg_file_reg[9][3]            | RN ^        | SDFFRQX2M | 0.993 | 0.004 |   3.034 |  100.937 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -97.903 | 
     | SCAN_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.022 |   0.022 |  -97.881 | 
     | SCAN_CLK__L2_I1                   | A v -> Y v  | CLKBUFX1M  | 0.188 | 0.180 |   0.202 |  -97.701 | 
     | SCAN_CLK__L3_I0                   | A v -> Y ^  | INVXLM     | 0.297 | 0.227 |   0.429 |  -97.474 | 
     | SCAN_CLK__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.222 | 0.202 |   0.631 |  -97.272 | 
     | SCAN_CLK__L5_I0                   | A v -> Y ^  | INVX2M     | 0.115 | 0.121 |   0.752 |  -97.151 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M   | 0.199 | 0.254 |   1.006 |  -96.897 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.149 |   1.155 |  -96.748 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   1.275 |  -96.628 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   1.344 |  -96.559 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.182 | 0.124 |   1.468 |  -96.435 | 
     | register_file/\reg_file_reg[9][3] | CK ^        | SDFFRQX2M  | 0.200 | 0.009 |   1.477 |  -96.426 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin register_file/\reg_file_reg[14][1] /CK 
Endpoint:   register_file/\reg_file_reg[14][1] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.510
- Setup                         0.333
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.978
- Arrival Time                  3.032
= Slack Time                   97.946
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   97.946 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.736 |   0.736 |   98.682 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   1.434 |   99.380 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.137 | 0.825 |   2.259 |  100.205 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.993 | 0.771 |   3.030 |  100.976 | 
     | register_file/\reg_file_reg[14][1]           | RN ^        | SDFFRQX2M | 0.993 | 0.002 |   3.032 |  100.978 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -97.946 | 
     | SCAN_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.022 |   0.022 |  -97.923 | 
     | SCAN_CLK__L2_I1                    | A v -> Y v  | CLKBUFX1M  | 0.188 | 0.180 |   0.202 |  -97.744 | 
     | SCAN_CLK__L3_I0                    | A v -> Y ^  | INVXLM     | 0.297 | 0.227 |   0.429 |  -97.517 | 
     | SCAN_CLK__L4_I0                    | A ^ -> Y v  | INVXLM     | 0.222 | 0.202 |   0.631 |  -97.315 | 
     | SCAN_CLK__L5_I0                    | A v -> Y ^  | INVX2M     | 0.115 | 0.121 |   0.752 |  -97.194 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M   | 0.199 | 0.254 |   1.006 |  -96.940 | 
     | scan_clk_ref_clk_mux_out__L1_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.149 |   1.155 |  -96.790 | 
     | scan_clk_ref_clk_mux_out__L2_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   1.275 |  -96.671 | 
     | scan_clk_ref_clk_mux_out__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   1.344 |  -96.602 | 
     | scan_clk_ref_clk_mux_out__L4_I0    | A v -> Y ^  | CLKINVX40M | 0.182 | 0.124 |   1.468 |  -96.478 | 
     | register_file/\reg_file_reg[14][1] | CK ^        | SDFFRQX2M  | 0.243 | 0.043 |   1.510 |  -96.435 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin register_file/\reg_file_reg[0][1] /CK 
Endpoint:   register_file/\reg_file_reg[0][1] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.515
- Setup                         0.331
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.984
- Arrival Time                  3.035
= Slack Time                   97.948
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   97.948 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.736 |   0.736 |   98.684 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   1.434 |   99.383 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.137 | 0.825 |   2.259 |  100.208 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.993 | 0.771 |   3.030 |  100.978 | 
     | register_file/\reg_file_reg[0][1]            | RN ^        | SDFFRQX2M | 0.993 | 0.005 |   3.035 |  100.984 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -97.948 | 
     | SCAN_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.022 |   0.022 |  -97.926 | 
     | SCAN_CLK__L2_I1                   | A v -> Y v  | CLKBUFX1M  | 0.188 | 0.180 |   0.202 |  -97.746 | 
     | SCAN_CLK__L3_I0                   | A v -> Y ^  | INVXLM     | 0.297 | 0.227 |   0.429 |  -97.520 | 
     | SCAN_CLK__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.222 | 0.202 |   0.631 |  -97.317 | 
     | SCAN_CLK__L5_I0                   | A v -> Y ^  | INVX2M     | 0.115 | 0.121 |   0.752 |  -97.196 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M   | 0.199 | 0.254 |   1.006 |  -96.942 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.149 |   1.155 |  -96.793 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   1.275 |  -96.673 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   1.344 |  -96.605 | 
     | scan_clk_ref_clk_mux_out__L4_I1   | A v -> Y ^  | CLKINVX40M | 0.220 | 0.145 |   1.488 |  -96.460 | 
     | register_file/\reg_file_reg[0][1] | CK ^        | SDFFRQX2M  | 0.250 | 0.026 |   1.515 |  -96.433 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin register_file/\reg_file_reg[9][1] /CK 
Endpoint:   register_file/\reg_file_reg[9][1] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.530
- Setup                         0.330
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.000
- Arrival Time                  3.037
= Slack Time                   97.963
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   97.963 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.736 |   0.736 |   98.699 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   1.434 |   99.398 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.137 | 0.825 |   2.259 |  100.223 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.993 | 0.771 |   3.030 |  100.993 | 
     | register_file/\reg_file_reg[9][1]            | RN ^        | SDFFRQX2M | 0.993 | 0.007 |   3.037 |  101.000 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -97.963 | 
     | SCAN_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.022 |   0.022 |  -97.941 | 
     | SCAN_CLK__L2_I1                   | A v -> Y v  | CLKBUFX1M  | 0.188 | 0.180 |   0.202 |  -97.761 | 
     | SCAN_CLK__L3_I0                   | A v -> Y ^  | INVXLM     | 0.297 | 0.227 |   0.429 |  -97.535 | 
     | SCAN_CLK__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.222 | 0.202 |   0.631 |  -97.332 | 
     | SCAN_CLK__L5_I0                   | A v -> Y ^  | INVX2M     | 0.115 | 0.121 |   0.752 |  -97.211 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M   | 0.199 | 0.254 |   1.006 |  -96.957 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.149 |   1.155 |  -96.808 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   1.275 |  -96.688 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   1.344 |  -96.620 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.182 | 0.124 |   1.468 |  -96.495 | 
     | register_file/\reg_file_reg[9][1] | CK ^        | SDFFRQX2M  | 0.256 | 0.062 |   1.530 |  -96.433 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin register_file/\reg_file_reg[10][2] /CK 
Endpoint:   register_file/\reg_file_reg[10][2] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.530
- Setup                         0.330
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.000
- Arrival Time                  3.037
= Slack Time                   97.963
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   97.963 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.736 |   0.736 |   98.699 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   1.434 |   99.398 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.137 | 0.825 |   2.259 |  100.223 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.993 | 0.771 |   3.030 |  100.993 | 
     | register_file/\reg_file_reg[10][2]           | RN ^        | SDFFRQX2M | 0.993 | 0.007 |   3.037 |  101.000 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -97.963 | 
     | SCAN_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.022 |   0.022 |  -97.941 | 
     | SCAN_CLK__L2_I1                    | A v -> Y v  | CLKBUFX1M  | 0.188 | 0.180 |   0.202 |  -97.761 | 
     | SCAN_CLK__L3_I0                    | A v -> Y ^  | INVXLM     | 0.297 | 0.227 |   0.429 |  -97.535 | 
     | SCAN_CLK__L4_I0                    | A ^ -> Y v  | INVXLM     | 0.222 | 0.202 |   0.631 |  -97.332 | 
     | SCAN_CLK__L5_I0                    | A v -> Y ^  | INVX2M     | 0.115 | 0.121 |   0.752 |  -97.211 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M   | 0.199 | 0.254 |   1.006 |  -96.958 | 
     | scan_clk_ref_clk_mux_out__L1_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.149 |   1.155 |  -96.808 | 
     | scan_clk_ref_clk_mux_out__L2_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   1.275 |  -96.688 | 
     | scan_clk_ref_clk_mux_out__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   1.344 |  -96.620 | 
     | scan_clk_ref_clk_mux_out__L4_I0    | A v -> Y ^  | CLKINVX40M | 0.182 | 0.124 |   1.468 |  -96.495 | 
     | register_file/\reg_file_reg[10][2] | CK ^        | SDFFRQX2M  | 0.256 | 0.062 |   1.530 |  -96.433 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin register_file/\reg_file_reg[0][2] /CK 
Endpoint:   register_file/\reg_file_reg[0][2] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.530
- Setup                         0.330
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.000
- Arrival Time                  3.037
= Slack Time                   97.964
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   97.964 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.736 |   0.736 |   98.700 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   1.434 |   99.398 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.137 | 0.825 |   2.259 |  100.223 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.993 | 0.771 |   3.030 |  100.994 | 
     | register_file/\reg_file_reg[0][2]            | RN ^        | SDFFRQX2M | 0.993 | 0.007 |   3.037 |  101.000 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -97.964 | 
     | SCAN_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.022 |   0.022 |  -97.941 | 
     | SCAN_CLK__L2_I1                   | A v -> Y v  | CLKBUFX1M  | 0.188 | 0.180 |   0.202 |  -97.761 | 
     | SCAN_CLK__L3_I0                   | A v -> Y ^  | INVXLM     | 0.297 | 0.227 |   0.429 |  -97.535 | 
     | SCAN_CLK__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.222 | 0.202 |   0.631 |  -97.333 | 
     | SCAN_CLK__L5_I0                   | A v -> Y ^  | INVX2M     | 0.115 | 0.121 |   0.752 |  -97.211 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M   | 0.199 | 0.254 |   1.006 |  -96.958 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.149 |   1.155 |  -96.808 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   1.275 |  -96.688 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   1.344 |  -96.620 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.182 | 0.124 |   1.468 |  -96.496 | 
     | register_file/\reg_file_reg[0][2] | CK ^        | SDFFRQX2M  | 0.256 | 0.062 |   1.530 |  -96.433 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin register_file/\reg_file_reg[9][2] /CK 
Endpoint:   register_file/\reg_file_reg[9][2] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.530
- Setup                         0.330
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.000
- Arrival Time                  3.037
= Slack Time                   97.964
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   97.964 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.736 |   0.736 |   98.700 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   1.434 |   99.398 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.137 | 0.825 |   2.259 |  100.223 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.993 | 0.771 |   3.030 |  100.994 | 
     | register_file/\reg_file_reg[9][2]            | RN ^        | SDFFRQX2M | 0.993 | 0.007 |   3.037 |  101.000 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -97.964 | 
     | SCAN_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.022 |   0.022 |  -97.941 | 
     | SCAN_CLK__L2_I1                   | A v -> Y v  | CLKBUFX1M  | 0.188 | 0.180 |   0.202 |  -97.761 | 
     | SCAN_CLK__L3_I0                   | A v -> Y ^  | INVXLM     | 0.297 | 0.227 |   0.429 |  -97.535 | 
     | SCAN_CLK__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.222 | 0.202 |   0.631 |  -97.333 | 
     | SCAN_CLK__L5_I0                   | A v -> Y ^  | INVX2M     | 0.115 | 0.121 |   0.752 |  -97.211 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M   | 0.199 | 0.254 |   1.006 |  -96.958 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.149 |   1.155 |  -96.808 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   1.275 |  -96.688 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   1.344 |  -96.620 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.182 | 0.124 |   1.468 |  -96.496 | 
     | register_file/\reg_file_reg[9][2] | CK ^        | SDFFRQX2M  | 0.256 | 0.062 |   1.531 |  -96.433 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin register_file/\reg_file_reg[10][1] /CK 
Endpoint:   register_file/\reg_file_reg[10][1] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.530
- Setup                         0.330
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.000
- Arrival Time                  3.036
= Slack Time                   97.964
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   97.964 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.736 |   0.736 |   98.700 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   1.434 |   99.399 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.137 | 0.825 |   2.259 |  100.224 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.993 | 0.771 |   3.030 |  100.994 | 
     | register_file/\reg_file_reg[10][1]           | RN ^        | SDFFRQX2M | 0.993 | 0.006 |   3.036 |  101.000 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -97.964 | 
     | SCAN_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.022 |   0.022 |  -97.942 | 
     | SCAN_CLK__L2_I1                    | A v -> Y v  | CLKBUFX1M  | 0.188 | 0.180 |   0.202 |  -97.762 | 
     | SCAN_CLK__L3_I0                    | A v -> Y ^  | INVXLM     | 0.297 | 0.227 |   0.429 |  -97.536 | 
     | SCAN_CLK__L4_I0                    | A ^ -> Y v  | INVXLM     | 0.222 | 0.202 |   0.631 |  -97.333 | 
     | SCAN_CLK__L5_I0                    | A v -> Y ^  | INVX2M     | 0.115 | 0.121 |   0.752 |  -97.212 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M   | 0.199 | 0.254 |   1.006 |  -96.958 | 
     | scan_clk_ref_clk_mux_out__L1_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.149 |   1.155 |  -96.809 | 
     | scan_clk_ref_clk_mux_out__L2_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   1.275 |  -96.689 | 
     | scan_clk_ref_clk_mux_out__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   1.344 |  -96.621 | 
     | scan_clk_ref_clk_mux_out__L4_I0    | A v -> Y ^  | CLKINVX40M | 0.182 | 0.124 |   1.468 |  -96.496 | 
     | register_file/\reg_file_reg[10][1] | CK ^        | SDFFRQX2M  | 0.256 | 0.062 |   1.531 |  -96.434 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin register_file/\reg_file_reg[12][2] /CK 
Endpoint:   register_file/\reg_file_reg[12][2] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.530
- Setup                         0.330
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.000
- Arrival Time                  3.035
= Slack Time                   97.965
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   97.965 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.736 |   0.736 |   98.701 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   1.434 |   99.400 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.137 | 0.825 |   2.259 |  100.224 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.993 | 0.771 |   3.030 |  100.995 | 
     | register_file/\reg_file_reg[12][2]           | RN ^        | SDFFRQX2M | 0.993 | 0.005 |   3.035 |  101.000 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -97.965 | 
     | SCAN_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.022 |   0.022 |  -97.943 | 
     | SCAN_CLK__L2_I1                    | A v -> Y v  | CLKBUFX1M  | 0.188 | 0.180 |   0.202 |  -97.763 | 
     | SCAN_CLK__L3_I0                    | A v -> Y ^  | INVXLM     | 0.297 | 0.227 |   0.429 |  -97.536 | 
     | SCAN_CLK__L4_I0                    | A ^ -> Y v  | INVXLM     | 0.222 | 0.202 |   0.631 |  -97.334 | 
     | SCAN_CLK__L5_I0                    | A v -> Y ^  | INVX2M     | 0.115 | 0.121 |   0.752 |  -97.213 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M   | 0.199 | 0.254 |   1.006 |  -96.959 | 
     | scan_clk_ref_clk_mux_out__L1_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.149 |   1.155 |  -96.810 | 
     | scan_clk_ref_clk_mux_out__L2_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   1.275 |  -96.690 | 
     | scan_clk_ref_clk_mux_out__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   1.344 |  -96.621 | 
     | scan_clk_ref_clk_mux_out__L4_I0    | A v -> Y ^  | CLKINVX40M | 0.182 | 0.124 |   1.468 |  -96.497 | 
     | register_file/\reg_file_reg[12][2] | CK ^        | SDFFRQX2M  | 0.256 | 0.062 |   1.531 |  -96.435 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin register_file/\reg_file_reg[8][3] /CK 
Endpoint:   register_file/\reg_file_reg[8][3] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.529
- Setup                         0.330
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.999
- Arrival Time                  3.034
= Slack Time                   97.965
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   97.965 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.736 |   0.736 |   98.701 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   1.434 |   99.400 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.137 | 0.825 |   2.259 |  100.225 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.993 | 0.771 |   3.030 |  100.995 | 
     | register_file/\reg_file_reg[8][3]            | RN ^        | SDFFRQX2M | 0.993 | 0.003 |   3.034 |  100.999 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -97.965 | 
     | SCAN_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.022 |   0.022 |  -97.943 | 
     | SCAN_CLK__L2_I1                   | A v -> Y v  | CLKBUFX1M  | 0.188 | 0.180 |   0.202 |  -97.763 | 
     | SCAN_CLK__L3_I0                   | A v -> Y ^  | INVXLM     | 0.297 | 0.227 |   0.429 |  -97.537 | 
     | SCAN_CLK__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.222 | 0.202 |   0.631 |  -97.334 | 
     | SCAN_CLK__L5_I0                   | A v -> Y ^  | INVX2M     | 0.115 | 0.121 |   0.752 |  -97.213 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M   | 0.199 | 0.254 |   1.006 |  -96.960 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.149 |   1.155 |  -96.810 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   1.275 |  -96.690 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   1.344 |  -96.622 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.182 | 0.124 |   1.468 |  -96.497 | 
     | register_file/\reg_file_reg[8][3] | CK ^        | SDFFRQX2M  | 0.256 | 0.061 |   1.529 |  -96.436 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin register_file/\reg_file_reg[11][3] /CK 
Endpoint:   register_file/\reg_file_reg[11][3] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.529
- Setup                         0.330
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.999
- Arrival Time                  3.033
= Slack Time                   97.966
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   97.966 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.736 |   0.736 |   98.702 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   1.434 |   99.400 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.137 | 0.825 |   2.259 |  100.225 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.993 | 0.771 |   3.030 |  100.996 | 
     | register_file/\reg_file_reg[11][3]           | RN ^        | SDFFRQX2M | 0.993 | 0.003 |   3.033 |  100.999 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -97.966 | 
     | SCAN_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.022 |   0.022 |  -97.943 | 
     | SCAN_CLK__L2_I1                    | A v -> Y v  | CLKBUFX1M  | 0.188 | 0.180 |   0.202 |  -97.764 | 
     | SCAN_CLK__L3_I0                    | A v -> Y ^  | INVXLM     | 0.297 | 0.227 |   0.429 |  -97.537 | 
     | SCAN_CLK__L4_I0                    | A ^ -> Y v  | INVXLM     | 0.222 | 0.202 |   0.631 |  -97.335 | 
     | SCAN_CLK__L5_I0                    | A v -> Y ^  | INVX2M     | 0.115 | 0.121 |   0.752 |  -97.214 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M   | 0.199 | 0.254 |   1.006 |  -96.960 | 
     | scan_clk_ref_clk_mux_out__L1_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.149 |   1.155 |  -96.810 | 
     | scan_clk_ref_clk_mux_out__L2_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   1.275 |  -96.691 | 
     | scan_clk_ref_clk_mux_out__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   1.344 |  -96.622 | 
     | scan_clk_ref_clk_mux_out__L4_I0    | A v -> Y ^  | CLKINVX40M | 0.182 | 0.124 |   1.468 |  -96.498 | 
     | register_file/\reg_file_reg[11][3] | CK ^        | SDFFRQX2M  | 0.256 | 0.061 |   1.529 |  -96.437 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin register_file/\reg_file_reg[8][1] /CK 
Endpoint:   register_file/\reg_file_reg[8][1] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.529
- Setup                         0.330
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.999
- Arrival Time                  3.033
= Slack Time                   97.966
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   97.966 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.736 |   0.736 |   98.702 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   1.434 |   99.400 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.137 | 0.825 |   2.259 |  100.225 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.993 | 0.771 |   3.030 |  100.996 | 
     | register_file/\reg_file_reg[8][1]            | RN ^        | SDFFRQX2M | 0.993 | 0.003 |   3.033 |  100.999 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -97.966 | 
     | SCAN_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.022 |   0.022 |  -97.943 | 
     | SCAN_CLK__L2_I1                   | A v -> Y v  | CLKBUFX1M  | 0.188 | 0.180 |   0.202 |  -97.764 | 
     | SCAN_CLK__L3_I0                   | A v -> Y ^  | INVXLM     | 0.297 | 0.227 |   0.429 |  -97.537 | 
     | SCAN_CLK__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.222 | 0.202 |   0.631 |  -97.335 | 
     | SCAN_CLK__L5_I0                   | A v -> Y ^  | INVX2M     | 0.115 | 0.121 |   0.752 |  -97.214 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M   | 0.199 | 0.254 |   1.006 |  -96.960 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.149 |   1.155 |  -96.811 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   1.275 |  -96.691 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   1.344 |  -96.622 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.182 | 0.124 |   1.468 |  -96.498 | 
     | register_file/\reg_file_reg[8][1] | CK ^        | SDFFRQX2M  | 0.256 | 0.061 |   1.529 |  -96.437 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin register_file/\reg_file_reg[8][2] /CK 
Endpoint:   register_file/\reg_file_reg[8][2] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.529
- Setup                         0.330
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.999
- Arrival Time                  3.033
= Slack Time                   97.966
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   97.966 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.736 |   0.736 |   98.702 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   1.434 |   99.400 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.137 | 0.825 |   2.259 |  100.225 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.993 | 0.771 |   3.030 |  100.996 | 
     | register_file/\reg_file_reg[8][2]            | RN ^        | SDFFRQX2M | 0.993 | 0.003 |   3.033 |  100.999 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -97.966 | 
     | SCAN_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.022 |   0.022 |  -97.944 | 
     | SCAN_CLK__L2_I1                   | A v -> Y v  | CLKBUFX1M  | 0.188 | 0.180 |   0.202 |  -97.764 | 
     | SCAN_CLK__L3_I0                   | A v -> Y ^  | INVXLM     | 0.297 | 0.227 |   0.429 |  -97.537 | 
     | SCAN_CLK__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.222 | 0.202 |   0.631 |  -97.335 | 
     | SCAN_CLK__L5_I0                   | A v -> Y ^  | INVX2M     | 0.115 | 0.121 |   0.752 |  -97.214 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M   | 0.199 | 0.254 |   1.006 |  -96.960 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.149 |   1.155 |  -96.811 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   1.275 |  -96.691 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   1.344 |  -96.622 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.182 | 0.124 |   1.468 |  -96.498 | 
     | register_file/\reg_file_reg[8][2] | CK ^        | SDFFRQX2M  | 0.256 | 0.061 |   1.529 |  -96.437 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin register_file/\reg_file_reg[12][1] /CK 
Endpoint:   register_file/\reg_file_reg[12][1] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.530
- Setup                         0.330
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.000
- Arrival Time                  3.034
= Slack Time                   97.966
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   97.966 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.736 |   0.736 |   98.703 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   1.434 |   99.401 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.137 | 0.825 |   2.259 |  100.226 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.993 | 0.771 |   3.030 |  100.997 | 
     | register_file/\reg_file_reg[12][1]           | RN ^        | SDFFRQX2M | 0.993 | 0.003 |   3.034 |  101.000 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -97.966 | 
     | SCAN_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.022 |   0.022 |  -97.944 | 
     | SCAN_CLK__L2_I1                    | A v -> Y v  | CLKBUFX1M  | 0.188 | 0.180 |   0.202 |  -97.764 | 
     | SCAN_CLK__L3_I0                    | A v -> Y ^  | INVXLM     | 0.297 | 0.227 |   0.429 |  -97.538 | 
     | SCAN_CLK__L4_I0                    | A ^ -> Y v  | INVXLM     | 0.222 | 0.202 |   0.631 |  -97.336 | 
     | SCAN_CLK__L5_I0                    | A v -> Y ^  | INVX2M     | 0.115 | 0.121 |   0.752 |  -97.214 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M   | 0.199 | 0.254 |   1.006 |  -96.961 | 
     | scan_clk_ref_clk_mux_out__L1_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.149 |   1.155 |  -96.811 | 
     | scan_clk_ref_clk_mux_out__L2_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   1.275 |  -96.691 | 
     | scan_clk_ref_clk_mux_out__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   1.344 |  -96.623 | 
     | scan_clk_ref_clk_mux_out__L4_I0    | A v -> Y ^  | CLKINVX40M | 0.182 | 0.124 |   1.468 |  -96.499 | 
     | register_file/\reg_file_reg[12][1] | CK ^        | SDFFRQX2M  | 0.256 | 0.062 |   1.530 |  -96.436 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin register_file/\reg_file_reg[11][2] /CK 
Endpoint:   register_file/\reg_file_reg[11][2] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.529
- Setup                         0.330
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.999
- Arrival Time                  3.033
= Slack Time                   97.966
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   97.966 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.736 |   0.736 |   98.703 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   1.434 |   99.401 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.137 | 0.825 |   2.259 |  100.226 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.993 | 0.771 |   3.030 |  100.997 | 
     | register_file/\reg_file_reg[11][2]           | RN ^        | SDFFRQX2M | 0.993 | 0.002 |   3.033 |  100.999 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -97.966 | 
     | SCAN_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.022 |   0.022 |  -97.944 | 
     | SCAN_CLK__L2_I1                    | A v -> Y v  | CLKBUFX1M  | 0.188 | 0.180 |   0.202 |  -97.764 | 
     | SCAN_CLK__L3_I0                    | A v -> Y ^  | INVXLM     | 0.297 | 0.227 |   0.429 |  -97.538 | 
     | SCAN_CLK__L4_I0                    | A ^ -> Y v  | INVXLM     | 0.222 | 0.202 |   0.631 |  -97.336 | 
     | SCAN_CLK__L5_I0                    | A v -> Y ^  | INVX2M     | 0.115 | 0.121 |   0.752 |  -97.214 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M   | 0.199 | 0.254 |   1.006 |  -96.961 | 
     | scan_clk_ref_clk_mux_out__L1_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.149 |   1.155 |  -96.811 | 
     | scan_clk_ref_clk_mux_out__L2_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   1.275 |  -96.691 | 
     | scan_clk_ref_clk_mux_out__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   1.344 |  -96.623 | 
     | scan_clk_ref_clk_mux_out__L4_I0    | A v -> Y ^  | CLKINVX40M | 0.182 | 0.124 |   1.468 |  -96.499 | 
     | register_file/\reg_file_reg[11][2] | CK ^        | SDFFRQX2M  | 0.256 | 0.061 |   1.529 |  -96.437 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin register_file/\reg_file_reg[11][0] /CK 
Endpoint:   register_file/\reg_file_reg[11][0] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.530
- Setup                         0.330
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.000
- Arrival Time                  3.032
= Slack Time                   97.968
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   97.968 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.736 |   0.736 |   98.704 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   1.434 |   99.403 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.137 | 0.825 |   2.259 |  100.228 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.993 | 0.771 |   3.030 |  100.998 | 
     | register_file/\reg_file_reg[11][0]           | RN ^        | SDFFRQX2M | 0.993 | 0.001 |   3.032 |  101.000 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -97.968 | 
     | SCAN_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.022 |   0.022 |  -97.946 | 
     | SCAN_CLK__L2_I1                    | A v -> Y v  | CLKBUFX1M  | 0.188 | 0.180 |   0.202 |  -97.766 | 
     | SCAN_CLK__L3_I0                    | A v -> Y ^  | INVXLM     | 0.297 | 0.227 |   0.429 |  -97.540 | 
     | SCAN_CLK__L4_I0                    | A ^ -> Y v  | INVXLM     | 0.222 | 0.202 |   0.631 |  -97.337 | 
     | SCAN_CLK__L5_I0                    | A v -> Y ^  | INVX2M     | 0.115 | 0.121 |   0.752 |  -97.216 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M   | 0.199 | 0.254 |   1.006 |  -96.962 | 
     | scan_clk_ref_clk_mux_out__L1_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.149 |   1.155 |  -96.813 | 
     | scan_clk_ref_clk_mux_out__L2_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   1.275 |  -96.693 | 
     | scan_clk_ref_clk_mux_out__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   1.344 |  -96.625 | 
     | scan_clk_ref_clk_mux_out__L4_I0    | A v -> Y ^  | CLKINVX40M | 0.182 | 0.124 |   1.468 |  -96.500 | 
     | register_file/\reg_file_reg[11][0] | CK ^        | SDFFRQX2M  | 0.256 | 0.062 |   1.530 |  -96.438 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin register_file/\reg_file_reg[11][1] /CK 
Endpoint:   register_file/\reg_file_reg[11][1] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.533
- Setup                         0.330
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.003
- Arrival Time                  3.032
= Slack Time                   97.971
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   97.971 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.736 |   0.736 |   98.707 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   1.434 |   99.406 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.137 | 0.825 |   2.259 |  100.231 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.993 | 0.771 |   3.030 |  101.001 | 
     | register_file/\reg_file_reg[11][1]           | RN ^        | SDFFRQX2M | 0.993 | 0.002 |   3.032 |  101.003 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -97.971 | 
     | SCAN_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.022 |   0.022 |  -97.949 | 
     | SCAN_CLK__L2_I1                    | A v -> Y v  | CLKBUFX1M  | 0.188 | 0.180 |   0.202 |  -97.769 | 
     | SCAN_CLK__L3_I0                    | A v -> Y ^  | INVXLM     | 0.297 | 0.227 |   0.429 |  -97.543 | 
     | SCAN_CLK__L4_I0                    | A ^ -> Y v  | INVXLM     | 0.222 | 0.202 |   0.631 |  -97.340 | 
     | SCAN_CLK__L5_I0                    | A v -> Y ^  | INVX2M     | 0.115 | 0.121 |   0.752 |  -97.219 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M   | 0.199 | 0.254 |   1.006 |  -96.965 | 
     | scan_clk_ref_clk_mux_out__L1_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.149 |   1.155 |  -96.816 | 
     | scan_clk_ref_clk_mux_out__L2_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   1.275 |  -96.696 | 
     | scan_clk_ref_clk_mux_out__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   1.344 |  -96.628 | 
     | scan_clk_ref_clk_mux_out__L4_I0    | A v -> Y ^  | CLKINVX40M | 0.182 | 0.124 |   1.468 |  -96.503 | 
     | register_file/\reg_file_reg[11][1] | CK ^        | SDFFRQX2M  | 0.259 | 0.065 |   1.533 |  -96.438 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin register_file/\reg_file_reg[12][0] /CK 
Endpoint:   register_file/\reg_file_reg[12][0] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.536
- Setup                         0.330
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.007
- Arrival Time                  3.032
= Slack Time                   97.975
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   97.975 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.736 |   0.736 |   98.711 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   1.434 |   99.409 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.137 | 0.825 |   2.259 |  100.234 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.993 | 0.771 |   3.030 |  101.005 | 
     | register_file/\reg_file_reg[12][0]           | RN ^        | SDFFRQX2M | 0.993 | 0.002 |   3.032 |  101.007 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -97.975 | 
     | SCAN_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.022 |   0.022 |  -97.952 | 
     | SCAN_CLK__L2_I1                    | A v -> Y v  | CLKBUFX1M  | 0.188 | 0.180 |   0.202 |  -97.772 | 
     | SCAN_CLK__L3_I0                    | A v -> Y ^  | INVXLM     | 0.297 | 0.227 |   0.429 |  -97.546 | 
     | SCAN_CLK__L4_I0                    | A ^ -> Y v  | INVXLM     | 0.222 | 0.202 |   0.631 |  -97.344 | 
     | SCAN_CLK__L5_I0                    | A v -> Y ^  | INVX2M     | 0.115 | 0.121 |   0.752 |  -97.222 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M   | 0.199 | 0.254 |   1.006 |  -96.969 | 
     | scan_clk_ref_clk_mux_out__L1_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.149 |   1.155 |  -96.819 | 
     | scan_clk_ref_clk_mux_out__L2_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   1.275 |  -96.699 | 
     | scan_clk_ref_clk_mux_out__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   1.344 |  -96.631 | 
     | scan_clk_ref_clk_mux_out__L4_I0    | A v -> Y ^  | CLKINVX40M | 0.182 | 0.124 |   1.468 |  -96.507 | 
     | register_file/\reg_file_reg[12][0] | CK ^        | SDFFRQX2M  | 0.260 | 0.068 |   1.536 |  -96.438 | 
     +----------------------------------------------------------------------------------------------------+ 

