### Welcome to my Github Page ðŸ˜€

ðŸ‘‹ Hi, Iâ€™m @jogeshsingh
- ðŸ‘€ Interested in RTL and FPGA Design Engineering . Learning about Computer architecture and Digital System Design , like figuring about different architectures 
in RTL view map , IPs and Digital Logic Modules .Had hands on experince with VIVADO , QUARTUS , NCsim CADENCE,MODELSIM , PROTEUS , XILINX ISE 14.7 , VERIOG HDL , SPARTAN-6 mimasV2 FPGA BOARD , Nexys 4 Artix-7 FPGA Trainer Board. 
-  ðŸ“—like reading philosophical articles , soliloquizing , ðŸŽ¤conversating and ðŸŽ§ listening to music . 
-  ðŸ’»Diving into the world of Learning FPGA'S .
