// Seed: 1352898159
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    input  tri   id_0,
    id_4,
    output logic id_1,
    input  logic id_2
);
  initial
    if (-1 - id_4 - "") id_1 = id_2;
    else id_1 <= -1'b0;
  wire id_5;
  wand id_7;
  module_0 modCall_1 (
      id_4,
      id_7,
      id_4,
      id_4,
      id_7,
      id_4
  );
  wire id_8;
  always id_7 = -1 - id_7;
  wire id_9;
endmodule
