[{"DBLP title": "An SOC platform for ADC test and measurement.", "DBLP authors": ["Brendan Mullane", "Vincent O'Brien", "Ciaran MacNamee", "Thomas Fleischmann"], "year": 2009, "doi": "https://doi.org/10.1109/DDECS.2009.5012087", "OA papers": [{"PaperId": "https://openalex.org/W2164656962", "PaperTitle": "An SOC platform for ADC test and measurement", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Limerick": 4.0}, "Authors": ["Brendan Mullane", "Vincent O'Brien", "Ciaran MacNamee", "Thomas Fleischmann"]}]}, {"DBLP title": "A scheme of logic self repair including local interconnects.", "DBLP authors": ["Tobias Koal", "Daniel Scheit", "Heinrich Theodor Vierhaus"], "year": 2009, "doi": "https://doi.org/10.1109/DDECS.2009.5012088", "OA papers": [{"PaperId": "https://openalex.org/W2165195990", "PaperTitle": "A scheme of logic self repair including local interconnects", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Brandenburg University of Technology Cottbus-Senftenberg": 3.0}, "Authors": ["Tobias Koal", "Daniel Scheit", "Heinrich Theodor Vierhaus"]}]}, {"DBLP title": "Investigating the linearity of MOSFET-only switched-capacitor DeltaSigma modulators under low-voltage condition.", "DBLP authors": ["Farhad Alibeygi Parsan", "Ahmad Ayatollahi", "Adib Abrishamifar"], "year": 2009, "doi": "https://doi.org/10.1109/DDECS.2009.5012089", "OA papers": [{"PaperId": "https://openalex.org/W2117030060", "PaperTitle": "Investigating the linearity of MOSFET-only switched-capacitor &#x0394;&#x03A3; modulators under low-voltage condition", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Iran University of Science and Technology": 3.0}, "Authors": ["Farhad A. Parsan", "Ahmad Ayatollahi", "Adib Abrishamifar"]}]}, {"DBLP title": "Comparison of different test strategies on a mixed-signal circuit.", "DBLP authors": ["Juraj Brenkus", "Viera Stopjakov\u00e1", "Ronny Vanhooren", "Anton Chichkov"], "year": 2009, "doi": "https://doi.org/10.1109/DDECS.2009.5012090", "OA papers": [{"PaperId": "https://openalex.org/W2156240937", "PaperTitle": "Comparison of different test strategies on a mixed-signal circuit", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Slovak University of Technology in Bratislava": 2.0, "ON Semiconductor (Belgium)": 2.0}, "Authors": ["Juraj Brenkus", "Viera Stopjakova", "Ronny Vanhooren", "Anton Chichkov"]}]}, {"DBLP title": "Case Study : A class E power amplifier for ISO-14443A.", "DBLP authors": ["Elke De Mulder", "Wim Aerts", "Bart Preneel", "Ingrid Verbauwhede", "Guy A. E. Vandenbosch"], "year": 2009, "doi": "https://doi.org/10.1109/DDECS.2009.5012091", "OA papers": [{"PaperId": "https://openalex.org/W2170465111", "PaperTitle": "Case Study : A class E power amplifier for ISO-14443A", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"ESAT-COSIC, K.U.Leuven, Kasteelpark Arenberg 10 bus 2446, B-3001 Heverlee, Belgium#TAB#": 4.0, "ESAT-TELEMIC, K.U.Leuven, Kasteelpark Arenberg 10 bus 2446, B-3001 Heverlee, Belgium#TAB#": 1.0}, "Authors": ["Elke De Mulder", "Wim Aerts", "Bart Preneel", "Ingrid Verbauwhede", "Guy A. E. Vandenbosch"]}]}, {"DBLP title": "Fast congestion-aware timing-driven placement for island FPGA.", "DBLP authors": ["Jinpeng Zhao", "Qiang Zhou", "Yici Cai"], "year": 2009, "doi": "https://doi.org/10.1109/DDECS.2009.5012092", "OA papers": [{"PaperId": "https://openalex.org/W2123439315", "PaperTitle": "Fast congestion-aware timing-driven placement for island FPGA", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Tsinghua University": 3.0}, "Authors": ["Jinpeng Zhao", "Qiang Zhou", "Yici Cai"]}]}, {"DBLP title": "Improve clock gating through power-optimal enable function selection.", "DBLP authors": ["Juanjuan Chen", "Xing Wei", "Yunjian Jiang", "Qiang Zhou"], "year": 2009, "doi": "https://doi.org/10.1109/DDECS.2009.5012094", "OA papers": [{"PaperId": "https://openalex.org/W2145034185", "PaperTitle": "Improve clock gating through power-optimal enable function selection", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Tsinghua University": 3.0, "Software and Engineering Associates (United States)": 1.0}, "Authors": ["Juanjuan Chen", "Xing Wei", "Yunjian Jiang", "Qiang Zhou"]}]}, {"DBLP title": "An utilisation of Boolean differential calculus in variables partition calculation for decomposition of logic functions.", "DBLP authors": ["Stefan Kolodzinski", "Edward Hrynkiewicz"], "year": 2009, "doi": "https://doi.org/10.1109/DDECS.2009.5012095", "OA papers": [{"PaperId": "https://openalex.org/W2140559347", "PaperTitle": "An utilisation of Boolean differential calculus in variables partition calculation for decomposition of logic functions", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Pratt & Whitney, Kalisz, Poland": 1.0, "Silesian University of Technology": 1.0}, "Authors": ["Stefan Kolodzinski", "Edward Hrynkiewicz"]}]}, {"DBLP title": "A fast untestability proof for SAT-based ATPG.", "DBLP authors": ["Daniel Tille", "Rolf Drechsler"], "year": 2009, "doi": "https://doi.org/10.1109/DDECS.2009.5012096", "OA papers": [{"PaperId": "https://openalex.org/W2156837195", "PaperTitle": "A fast untestability proof for SAT-based ATPG", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of Bremen": 2.0}, "Authors": ["Daniel Tille", "Rolf Drechsler"]}]}, {"DBLP title": "The impact of EFSM composition on functional ATPG.", "DBLP authors": ["Davide Bresolin", "Giuseppe Di Guglielmo", "Franco Fummi", "Graziano Pravadelli", "Tiziano Villa"], "year": 2009, "doi": "https://doi.org/10.1109/DDECS.2009.5012097", "OA papers": [{"PaperId": "https://openalex.org/W2148273111", "PaperTitle": "The impact of EFSM composition on functional ATPG", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Verona": 5.0}, "Authors": ["Davide Bresolin", "Giuseppe Di Guglielmo", "Franco Fummi", "Graziano Pravadelli", "Tiziano Villa"]}]}, {"DBLP title": "An efficient fault simulation technique for transition faults in non-scan sequential circuits.", "DBLP authors": ["Alberto Bosio", "Patrick Girard", "Serge Pravossoudovitch", "Paolo Bernardi", "Matteo Sonza Reorda"], "year": 2009, "doi": "https://doi.org/10.1109/DDECS.2009.5012098", "OA papers": [{"PaperId": "https://openalex.org/W2148942652", "PaperTitle": "An efficient fault simulation technique for transition faults in non-scan sequential circuits", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"LIRMM,CNRS, Universit\u00e9 de Montpellier II, Montpellier, France": 1.0, "University of Montpellier": 1.0, "Montpellier Laboratory of Informatics, Robotics and Microelectronics": 1.0, "Polytechnic University of Turin": 2.0}, "Authors": ["Alberto Bosio", "Patrick Girard", "S. Pravossoudovich", "Paolo Bernardi", "M. Sonza Reorda"]}]}, {"DBLP title": "Self-timed full adder designs based on hybrid input encoding.", "DBLP authors": ["P. Balasubramanian", "David A. Edwards", "Charlie Brej"], "year": 2009, "doi": "https://doi.org/10.1109/DDECS.2009.5012099", "OA papers": [{"PaperId": "https://openalex.org/W2112434965", "PaperTitle": "Self-timed full adder designs based on hybrid input encoding", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Manchester": 3.0}, "Authors": ["Padmanabhan Balasubramanian", "David Edwards", "Charlie Brej"]}]}, {"DBLP title": "Optimization concepts for self-healing asynchronous circuits.", "DBLP authors": ["Thomas Panhofer", "Werner Friesenbichler", "Martin Delvai"], "year": 2009, "doi": "https://doi.org/10.1109/DDECS.2009.5012100", "OA papers": [{"PaperId": "https://openalex.org/W2114735664", "PaperTitle": "Optimization concepts for self-healing asynchronous circuits", "Year": 2009, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"RUAG Aerospace Austria GmbH, Austria": 2.0, "TU Wien": 1.0}, "Authors": ["Thomas Panhofer", "Werner Friesenbichler", "Martin Delvai"]}]}, {"DBLP title": "Asynchronous two-level logic of reduced cost.", "DBLP authors": ["Igor Lemberski", "Petr Fiser"], "year": 2009, "doi": "https://doi.org/10.1109/DDECS.2009.5012101", "OA papers": [{"PaperId": "https://openalex.org/W2112060085", "PaperTitle": "Asynchronous two-level logic of reduced cost", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Baltic International Academy": 1.0, "Czech Technical University in Prague": 1.0}, "Authors": ["Igor Lemberski", "Petr Fiser"]}]}, {"DBLP title": "Low-voltage low-power double bulk mixer for direct conversion receiver in 65nm CMOS.", "DBLP authors": ["Kurt Schweiger", "Heimo Uhrmann", "Horst Zimmermann"], "year": 2009, "doi": "https://doi.org/10.1109/DDECS.2009.5012102", "OA papers": [{"PaperId": "https://openalex.org/W2166490622", "PaperTitle": "Low-voltage low-power double bulk mixer for direct conversion receiver in 65nm CMOS", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"TU Wien": 3.0}, "Authors": ["Kurt Schweiger", "Heimo Uhrmann", "Horst Zimmermann"]}]}, {"DBLP title": "Low voltage LNA implementations in 90 nm CMOS technology for multistandard GNSS.", "DBLP authors": ["Jacek Gradzki", "Tomasz Borejko", "Witold A. Pleskacz"], "year": 2009, "doi": "https://doi.org/10.1109/DDECS.2009.5012103", "OA papers": [{"PaperId": "https://openalex.org/W2106772056", "PaperTitle": "Low voltage LNA implementations in 90 nm CMOS technology for multistandard GNSS", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Warsaw University of Technology": 3.0}, "Authors": ["Jacek Gradzki", "Tomasz Borejko", "Witold A. Pleskacz"]}]}, {"DBLP title": "BIST assisted wideband digital compensation for MB-UWB transmitters.", "DBLP authors": ["Shyam Kumar Devarakond", "Shreyas Sen", "Abhijit Chatterjee"], "year": 2009, "doi": "https://doi.org/10.1109/DDECS.2009.5012104", "OA papers": [{"PaperId": "https://openalex.org/W2154905181", "PaperTitle": "BIST assisted wideband digital compensation for MB-UWB transmitters", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Georgia Institute of Technology": 3.0}, "Authors": ["Shyam Kumar Devarakond", "Shreyas Sen", "Abhijit Chatterjee"]}]}, {"DBLP title": "Architecture model for approximate palindrome detection.", "DBLP authors": ["Tom\u00e1s Mart\u00ednek", "Jan Vozenilek", "Matej Lexa"], "year": 2009, "doi": "https://doi.org/10.1109/DDECS.2009.5012105", "OA papers": [{"PaperId": "https://openalex.org/W2114343704", "PaperTitle": "Architecture model for approximate palindrome detection", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Brno University of Technology": 2.0, "Masaryk University": 1.0}, "Authors": ["Tom\u00e1\u0161 Mart\u00ednek", "Jan Vozenilek", "Matej Lexa"]}]}, {"DBLP title": "Packet header analysis and field extraction for multigigabit networks.", "DBLP authors": ["Petr Kobiersk\u00fd", "Jan Korenek", "Libor Polcak"], "year": 2009, "doi": "https://doi.org/10.1109/DDECS.2009.5012106", "OA papers": [{"PaperId": "https://openalex.org/W2122762499", "PaperTitle": "Packet header analysis and field extraction for multigigabit networks", "Year": 2009, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Brno University of Technology": 2.0, "Czech Education and Scientific Network": 1.0}, "Authors": ["P. Kobiersky", "Jan Korenek", "Libor Polcak"]}]}, {"DBLP title": "A symbolic RTL synthesis for LUT-based FPGAs.", "DBLP authors": ["Stanislaw Deniziak", "Mariusz Wisniewski"], "year": 2009, "doi": "https://doi.org/10.1109/DDECS.2009.5012107", "OA papers": [{"PaperId": "https://openalex.org/W2144337479", "PaperTitle": "A symbolic RTL synthesis for LUT-based FPGAs", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Cracow University of Technology": 1.0, "Kielce University of Technology": 1.0}, "Authors": ["Stanislaw Deniziak", "Mariusz Wisniewski"]}]}, {"DBLP title": "Physical design oriented DRAM Neighborhood Pattern Sensitive Fault testing.", "DBLP authors": ["Yiorgos Sfikas", "Yiorgos Tsiatouhas"], "year": 2009, "doi": "https://doi.org/10.1109/DDECS.2009.5012108", "OA papers": [{"PaperId": "https://openalex.org/W2118365271", "PaperTitle": "Physical design oriented DRAM Neighborhood Pattern Sensitive Fault testing", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Ioannina": 2.0}, "Authors": ["Yiorgos Sfikas", "Yiorgos Tsiatouhas"]}]}, {"DBLP title": "Using 3-valued memory representation for state space reduction in embedded assembly code model checking.", "DBLP authors": ["Thomas Reinbacher", "Martin Horauer", "Bastian Schlich"], "year": 2009, "doi": "https://doi.org/10.1109/DDECS.2009.5012109", "OA papers": [{"PaperId": "https://openalex.org/W2117082858", "PaperTitle": "Using 3-valued memory representation for state space reduction in embedded assembly code model checking", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Applied Sciences Technikum Wien": 2.0, "RWTH Aachen University": 0.5, "Software (Germany)": 0.5}, "Authors": ["Thomas Reinbacher", "Martin Horauer", "Bastian Schlich"]}]}, {"DBLP title": "An on-line testing scheme for repairing purposes in Flash memories.", "DBLP authors": ["Olivier Ginez", "Jean-Michel Portal", "Hassen Aziza"], "year": 2009, "doi": "https://doi.org/10.1109/DDECS.2009.5012110", "OA papers": [{"PaperId": "https://openalex.org/W2130535264", "PaperTitle": "An on-line testing scheme for repairing purposes in Flash memories", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Aix-Marseille University": 1.5, "Institut des Mat\u00e9riaux, de Micro\u00e9lectronique et des Nanosciences de Provence": 1.5}, "Authors": ["Olivier Ginez", "Jean-Michel Portal", "Hassen Aziza"]}]}, {"DBLP title": "Power devices current monitoring using horizontal and vertical magnetic force sensor.", "DBLP authors": ["Martin Donoval", "Martin Daricek", "Juraj Marek", "Viera Stopjakov\u00e1"], "year": 2009, "doi": "https://doi.org/10.1109/DDECS.2009.5012111", "OA papers": [{"PaperId": "https://openalex.org/W2170937838", "PaperTitle": "Power devices current monitoring using horizontal and vertical magnetic force sensor", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Slovak University of Technology in Bratislava": 4.0}, "Authors": ["Martin Donoval", "Martin Daricek", "Juraj Marek", "Viera Stopjakova"]}]}, {"DBLP title": "Measurement of power supply noise tolerance of self-timed processor.", "DBLP authors": ["Kunihiro Asada", "Taku Sogabe", "Toru Nakura", "Makoto Ikeda"], "year": 2009, "doi": "https://doi.org/10.1109/DDECS.2009.5012112", "OA papers": [{"PaperId": "https://openalex.org/W2153314542", "PaperTitle": "Measurement of power supply noise tolerance of self-timed processor", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"The University of Tokyo": 3.0, "VLSI Design and Education Center (VDEC), 7-3-1 Hongo, Bunkyo-ku, Tokyo 113-8656, Japan": 1.0}, "Authors": ["Kunihiro Asada", "Taku Sogabe", "Toru Nakura", "Makoto Ikeda"]}]}, {"DBLP title": "Test scheme for switched-capacitor circuits by digital analyses.", "DBLP authors": ["Yun-Che Wen"], "year": 2009, "doi": "https://doi.org/10.1109/DDECS.2009.5012113", "OA papers": [{"PaperId": "https://openalex.org/W2138342068", "PaperTitle": "Test scheme for switched-capacitor circuits by digital analyses", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Cheng Kung University": 1.0}, "Authors": ["Yun-Che Wen"]}]}, {"DBLP title": "Structural test of programmed FPGA circuits.", "DBLP authors": ["Martin Rozkovec", "Ondrej Nov\u00e1k"], "year": 2009, "doi": "https://doi.org/10.1109/DDECS.2009.5012114", "OA papers": [{"PaperId": "https://openalex.org/W2162432958", "PaperTitle": "Structural test of programmed FPGA circuits", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Technical University of Liberec": 2.0}, "Authors": ["Martin Rozkovec", "Ond\u0159ej Nov\u00e1k"]}]}, {"DBLP title": "Low voltage precharge CMOS logic.", "DBLP authors": ["Yngvar Berg", "Omid Mirmotahari"], "year": 2009, "doi": "https://doi.org/10.1109/DDECS.2009.5012115", "OA papers": [{"PaperId": "https://openalex.org/W2114346412", "PaperTitle": "Low voltage precharge CMOS logic", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Oslo": 2.0}, "Authors": ["Yngvar Berg", "Omid Mirmotahari"]}]}, {"DBLP title": "MDCT / IMDCT low power implementations in 90 nm CMOS technology for MP3 audio.", "DBLP authors": ["Peter Mal\u00edk", "Michal Ufnal", "Arkadiusz W. Luczyk", "Marcel Bal\u00e1z", "Witold A. Pleskacz"], "year": 2009, "doi": "https://doi.org/10.1109/DDECS.2009.5012116", "OA papers": [{"PaperId": "https://openalex.org/W2161657431", "PaperTitle": "MDCT / IMDCT low power implementations in 90 nm CMOS technology for MP3 audio", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Slovak Academy of Sciences": 2.0, "Warsaw University of Technology": 3.0}, "Authors": ["Peter Malik", "Michal Ufnal", "Arkadiusz W. Luczyk", "Marcel Balaz", "Witold A. Pleskacz"]}]}, {"DBLP title": "Effective mars rover platform design with Hardware / Software co-design.", "DBLP authors": ["G\u00e1bor Marosy", "Zolt\u00e1n Kov\u00e1cs", "Gyula Horv\u00e1th"], "year": 2009, "doi": "https://doi.org/10.1109/DDECS.2009.5012117", "OA papers": [{"PaperId": "https://openalex.org/W2138492715", "PaperTitle": "Effective mars rover platform design with Hardware / Software co-design", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Andr\u00e1ssy University Budapest": 3.0}, "Authors": ["Gabor Marosy", "Zoltan Kovacs", "Gyula Horvath"]}]}, {"DBLP title": "On the role of the power supply as an entry for common cause faults - An experimental analysis.", "DBLP authors": ["Peter Tummeltshammer", "Andreas Steininger"], "year": 2009, "doi": "https://doi.org/10.1109/DDECS.2009.5012118", "OA papers": [{"PaperId": "https://openalex.org/W2119987561", "PaperTitle": "On the role of the power supply as an entry for common cause faults&#x2014;An experimental analysis", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"TU Wien": 2.0}, "Authors": ["Peter Tummeltshammer", "Andreas Steininger"]}]}, {"DBLP title": "An analysis of the timing behavior of CMOS digital blocks under Simultaneous Switching Noise conditions.", "DBLP authors": ["Florence Aza\u00efs", "Yves Bertrand", "Michel Renovell"], "year": 2009, "doi": "https://doi.org/10.1109/DDECS.2009.5012119", "OA papers": [{"PaperId": "https://openalex.org/W2098972165", "PaperTitle": "An analysis of the timing behavior of CMOS digital blocks under Simultaneous Switching Noise conditions", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Montpellier Laboratory of Informatics, Robotics and Microelectronics": 3.0}, "Authors": ["Florence Aza\u00efs", "Yves Bertrand", "Michel Renovell"]}]}, {"DBLP title": "Effective BIST for crosstalk faults in interconnects.", "DBLP authors": ["Tomasz Rudnicki", "Tomasz Garbolino", "Krzysztof Gucwa", "Andrzej Hlawiczka"], "year": 2009, "doi": "https://doi.org/10.1109/DDECS.2009.5012120", "OA papers": [{"PaperId": "https://openalex.org/W2146211711", "PaperTitle": "Effective BIST for crosstalk faults in interconnects", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Silesian University of Technology": 4.0}, "Authors": ["T. Rudnicki", "T. Garbolino", "K. Gucwa", "A. H\u0142awiczka"]}]}, {"DBLP title": "MTPP - Modular Traffic Processing Platform.", "DBLP authors": ["Jiri Halak", "Sven Ubik"], "year": 2009, "doi": "https://doi.org/10.1109/DDECS.2009.5012121", "OA papers": [{"PaperId": "https://openalex.org/W2157137864", "PaperTitle": "MTPP - Modular Traffic Processing Platform", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Czech Education and Scientific Network": 2.0}, "Authors": ["Jiri Halak", "Sven Ubik"]}]}, {"DBLP title": "Simulation and planning method for on-chip power distribution - An industry perspective.", "DBLP authors": ["Qing K. Zhu", "Vincent Bars"], "year": 2009, "doi": "https://doi.org/10.1109/DDECS.2009.5012122", "OA papers": [{"PaperId": "https://openalex.org/W2141941829", "PaperTitle": "Simulation and planning method for on-chip power distribution &#x2014; An industry perspective", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"CreoNex Systems (United States)": 2.0}, "Authors": ["Qing Zhu", "Vincent Bars"]}]}, {"DBLP title": "Experience in Virtual Testing of RSD cyclic A/D converters.", "DBLP authors": ["Miloslav Kubar", "Ondrej Subrt", "Pravoslav Mart\u00ednek", "Jiri Jakovenko"], "year": 2009, "doi": "https://doi.org/10.1109/DDECS.2009.5012123", "OA papers": [{"PaperId": "https://openalex.org/W2161680368", "PaperTitle": "Experience in Virtual Testing of RSD cyclic A/D converters", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"ASICentrum (Czechia)": 2.0, "Czech Technical University in Prague": 2.0}, "Authors": ["Miloslav Kubar", "O. Subrt", "Pravoslav Martinek", "Jiri Jakovenko"]}]}, {"DBLP title": "A 1GHz-GBW operational amplifier for DVB-H receivers in 65nm CMOS.", "DBLP authors": ["Heimo Uhrmann", "Franz Schl\u00f6gl", "Kurt Schweiger", "Horst Zimmermann"], "year": 2009, "doi": "https://doi.org/10.1109/DDECS.2009.5012124", "OA papers": [{"PaperId": "https://openalex.org/W2160350809", "PaperTitle": "A 1GHz-GBW operational amplifier for DVB-H receivers in 65nm CMOS", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"TU Wien": 4.0}, "Authors": ["Heimo Uhrmann", "F. Schlogl", "Kurt Schweiger", "Horst Zimmermann"]}]}, {"DBLP title": "Contactless characterization of MEMS devices using optical microscopy.", "DBLP authors": ["Andr\u00e1s Tim\u00e1r", "Gy\u00f6rgy Bogn\u00e1r"], "year": 2009, "doi": "https://doi.org/10.1109/DDECS.2009.5012130", "OA papers": [{"PaperId": "https://openalex.org/W2161543250", "PaperTitle": "Contactless characterization of MEMS devices using optical microscopy", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Budapest Institute": 1.0, "E\u00f6tv\u00f6s Lor\u00e1nd University": 1.0}, "Authors": ["Andras Timar", "Gy\u00f6rgy Bogn\u00e1r"]}]}, {"DBLP title": "A comprehensive approach for soft error tolerant Four State Logic.", "DBLP authors": ["Werner Friesenbichler", "Thomas Panhofer", "Martin Delvai"], "year": 2009, "doi": "https://doi.org/10.1109/DDECS.2009.5012131", "OA papers": [{"PaperId": "https://openalex.org/W2120902367", "PaperTitle": "A comprehensive approach for soft error tolerant Four State Logic", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"RUAG Aerospace Austria GmbH, Austria": 2.0, "TU Wien": 1.0}, "Authors": ["Werner Friesenbichler", "Thomas Panhofer", "Martin Delvai"]}]}, {"DBLP title": "High-level symbolic simulation for automatic model extraction.", "DBLP authors": ["Florent Ouchet", "Dominique Borrione", "Katell Morin-Allory", "Laurence Pierre"], "year": 2009, "doi": "https://doi.org/10.1109/DDECS.2009.5012132", "OA papers": [{"PaperId": "https://openalex.org/W2096336186", "PaperTitle": "High-level symbolic simulation for automatic model extraction", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Grenoble Institute of Technology": 2.0, "Techniques of Informatics and Microelectronics for Integrated Systems Architecture": 2.0}, "Authors": ["Florent Ouchet", "Dominique Borrione", "Katell Morin-Allory", "Laurence Pierre"]}]}, {"DBLP title": "Global parametric faults identification with the use of Differential Evolution.", "DBLP authors": ["Piotr Jantos", "Damian Grzechca", "Jerzy Rutkowski"], "year": 2009, "doi": "https://doi.org/10.1109/DDECS.2009.5012133", "OA papers": [{"PaperId": "https://openalex.org/W2162086258", "PaperTitle": "Global parametric faults identification with the use of Differential Evolution", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Silesian University of Technology": 3.0}, "Authors": ["P. Jantos", "Damian Grzechca", "Jerzy Rutkowski"]}]}, {"DBLP title": "Forward and backward guarding in early output logic.", "DBLP authors": ["Charlie Brej", "Doug Edwards"], "year": 2009, "doi": "https://doi.org/10.1109/DDECS.2009.5012134", "OA papers": [{"PaperId": "https://openalex.org/W2145413322", "PaperTitle": "Forward and backward guarding in early output logic", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Manchester": 2.0}, "Authors": ["Charlie Brej", "Doug Edwards"]}]}, {"DBLP title": "Logic synthesis method for pattern matching circuits implementation in FPGA with embedded memories.", "DBLP authors": ["Grzegorz Borowik", "Tadeusz Luba", "Bogdan J. Falkowski"], "year": 2009, "doi": "https://doi.org/10.1109/DDECS.2009.5012135", "OA papers": [{"PaperId": "https://openalex.org/W2124218270", "PaperTitle": "Logic synthesis method for pattern matching circuits implementation in FPGA with embedded memories", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"National Institute of Telecommunications": 1.0, "Warsaw University of Technology": 1.0, "Nanyang Technological University": 1.0}, "Authors": ["Grzegorz Borowik", "Tadeusz Luba", "Bogdan J. Falkowski"]}]}, {"DBLP title": "Contention-avoiding custom topology generation for network-on-chip.", "DBLP authors": ["Stanislaw Deniziak", "Robert Tomaszewski"], "year": 2009, "doi": "https://doi.org/10.1109/DDECS.2009.5012136", "OA papers": [{"PaperId": "https://openalex.org/W2168230075", "PaperTitle": "Contention-avoiding custom topology generation for network-on-chip", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Cracow University of Technology": 1.0, "Kielce University of Technology": 1.0}, "Authors": ["Stanislaw Deniziak", "Robert Tomaszewski"]}]}, {"DBLP title": "Enhanced LEON3 core for superscalar processing.", "DBLP authors": ["Krzysztof Marcinek", "Arkadiusz W. Luczyk", "Witold A. Pleskacz"], "year": 2009, "doi": "https://doi.org/10.1109/DDECS.2009.5012137", "OA papers": [{"PaperId": "https://openalex.org/W2139942673", "PaperTitle": "Enhanced LEON3 core for superscalar processing", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Institute of Microelectronics & Optoelectronics, Warsaw University of Technology, ul. Koszykowa 75, 00-662, POLAND": 3.0}, "Authors": ["Krzysztof Marcinek", "Arkadiusz W. Luczyk", "Witold A. Pleskacz"]}]}, {"DBLP title": "Ultra low-voltage switched current mirror.", "DBLP authors": ["Yngvar Berg", "Omid Mirmotahari"], "year": 2009, "doi": "https://doi.org/10.1109/DDECS.2009.5012138", "OA papers": [{"PaperId": "https://openalex.org/W2170015100", "PaperTitle": "Ultra low-voltage switched current mirror", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Oslo": 2.0}, "Authors": ["Yngvar Berg", "Omid Mirmotahari"]}]}, {"DBLP title": "Self-timed thermal sensing and monitoring of multicore systems.", "DBLP authors": ["Kameswar Rao Vaddina", "Ethiopia Nigussie", "Pasi Liljeberg", "Juha Plosila"], "year": 2009, "doi": "https://doi.org/10.1109/DDECS.2009.5012139", "OA papers": [{"PaperId": "https://openalex.org/W2108817095", "PaperTitle": "Self-timed thermal sensing and monitoring of multicore systems", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Turku": 4.0}, "Authors": ["Kameswar Rao Vaddina", "Ethiopia Nigussie", "Pasi Liljeberg", "Juha Plosila"]}]}, {"DBLP title": "A CMOS bio-impedance measurement system.", "DBLP authors": ["Alberto Yufera", "Adoraci\u00f3n Rueda"], "year": 2009, "doi": "https://doi.org/10.1109/DDECS.2009.5012140", "OA papers": [{"PaperId": "https://openalex.org/W2136432467", "PaperTitle": "A CMOS bio-impedance measurement system", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Seville Institute of Microelectronics": 0.6666666666666666, "Centro Nacional de Microelectr\u00f3nica": 0.6666666666666666, "University of Seville": 0.6666666666666666}, "Authors": ["Alberto Yufera", "Adoraci\u00f3n Rueda"]}]}, {"DBLP title": "An enhanced FPGA-based low-cost tester platform exploiting effective test data compression for SoCs.", "DBLP authors": ["Lyl M. Ciganda", "Francesco Abate", "Paolo Bernardi", "M. Bruno", "Matteo Sonza Reorda"], "year": 2009, "doi": "https://doi.org/10.1109/DDECS.2009.5012141", "OA papers": [{"PaperId": "https://openalex.org/W2113139456", "PaperTitle": "An enhanced FPGA-based low-cost tester platform exploiting effective test data compression for SoCs", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of the Republic": 1.0, "Polytechnic University of Turin": 4.0}, "Authors": ["L. Ciganda", "Francesco Abate", "Paolo Bernardi", "M. Bruno", "Matteo Sonza Reorda"]}]}, {"DBLP title": "Comprehensive bridging fault diagnosis based on the SLAT paradigm.", "DBLP authors": ["Youssef Benabboud", "Alberto Bosio", "Luigi Dilillo", "Patrick Girard", "Serge Pravossoudovitch", "Arnaud Virazel", "Laroussi Bouzaida", "Isabelle Izaute"], "year": 2009, "doi": "https://doi.org/10.1109/DDECS.2009.5012142", "OA papers": [{"PaperId": "https://openalex.org/W2098720220", "PaperTitle": "Comprehensive bridging fault diagnosis based on the SLAT paradigm", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"STMicroelectronics (France)": 3.0, "Montpellier Laboratory of Informatics, Robotics and Microelectronics": 5.0}, "Authors": ["Youssef Benabboud", "Alessio Bosio", "Luigi Dilillo", "Patrick Girard", "Serge Pravossoudovitch", "Arnaud Virazel", "L. Bouzaida", "Isabelle Izaute"]}]}, {"DBLP title": "Round-level concurrent error detection applied to Advanced Encryption Standard.", "DBLP authors": ["Flavius Opritoiu", "Mircea Vladutiu", "Mihai Udrescu", "Lucian Prodan"], "year": 2009, "doi": "https://doi.org/10.1109/DDECS.2009.5012143", "OA papers": [{"PaperId": "https://openalex.org/W2110685811", "PaperTitle": "Round-level concurrent error detection applied to Advanced Encryption Standard", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Polytechnic University of Timi\u015foara": 4.0}, "Authors": ["Flavius Opritoiu", "Mircea Vladutiu", "Mihai Udrescu", "Lucian Prodan"]}]}]