;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 0, 114
	ADD <-30, 9
	SPL 0, <332
	JMN 0, <332
	ADD #5, -0
	SUB 100, 300
	SLT <300, 94
	JMP 300, 91
	CMP -600, @-0
	SUB 100, 300
	SUB #0, -33
	JMP <0, <-372
	SUB 100, 300
	SUB 100, 300
	ADD 210, 30
	SPL 0, <332
	DAT <0, #-4
	SUB 110, 300
	SUB -605, @-0
	ADD 3, 320
	SUB @121, 106
	DAT #100, #300
	ADD -1, <-20
	SUB -600, @-0
	SUB #5, -0
	SUB @121, 106
	DAT #-0, #-0
	SUB 100, 300
	SUB @127, 106
	SPL 305, 50
	DAT <0, #-4
	SUB 0, 900
	SPL 0, <332
	SUB #5, -0
	ADD <-30, 9
	CMP 305, 50
	SUB #5, -0
	SUB 100, 300
	CMP -207, <-120
	SLT #320, 99
	DJN 300, 90
	SPL 0, <332
	CMP -207, <-120
	SUB 2, 532
	MOV -7, <-20
	DJN -1, @-20
