
/root/projects/compiled/non_crypto/stripped/bminor_binutils-gdb.git_minigzip_c2cbabc9_stripped.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <.text>:
   0:	b5004b0a 	strlt	r4, [r0, #-2826]	; 0xfffff4f6
   4:	c028f8df 	ldrdgt	pc, [r8], -pc	; <UNPREDICTABLE>
   8:	b083447b 	addlt	r4, r3, fp, ror r4
   c:	4a0a4909 	bmi	0x292438
  10:	400cf853 	andmi	pc, ip, r3, asr r8	; <UNPREDICTABLE>
  14:	90004479 	andls	r4, r0, r9, ror r4
  18:	680b447a 	stmdavs	fp, {r1, r3, r4, r5, r6, sl, lr}
  1c:	68202101 	stmdavs	r0!, {r0, r8, sp}
  20:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  24:	f7ff2001 			; <UNDEFINED> instruction: 0xf7ff2001
  28:	bf00fffe 	svclt	0x0000fffe
  2c:	00000020 	andeq	r0, r0, r0, lsr #32
  30:	00000000 	andeq	r0, r0, r0
  34:	0000001c 	andeq	r0, r0, ip, lsl r0
  38:	0000001c 	andeq	r0, r0, ip, lsl r0
  3c:	e92d4a2b 	push	{r0, r1, r3, r5, r9, fp, lr}
  40:	460f41f0 			; <UNDEFINED> instruction: 0x460f41f0
  44:	447a4b2a 	ldrbtmi	r4, [sl], #-2858	; 0xfffff4d6
  48:	4d80f5ad 	cfstr32mi	mvfx15, [r0, #692]	; 0x2b4
  4c:	4605b082 	strmi	fp, [r5], -r2, lsl #1
  50:	4180f50d 	orrmi	pc, r0, sp, lsl #10
  54:	0808f10d 	stmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
  58:	310458d3 	ldrdcc	r5, [r4, -r3]
  5c:	681bae01 	ldmdavs	fp, {r0, r9, sl, fp, sp, pc}
  60:	f04f600b 			; <UNDEFINED> instruction: 0xf04f600b
  64:	e0060300 	and	r0, r6, r0, lsl #6
  68:	46314622 	ldrtmi	r4, [r1], -r2, lsr #12
  6c:	f7ff4638 			; <UNDEFINED> instruction: 0xf7ff4638
  70:	42a0fffe 	adcmi	pc, r0, #1016	; 0x3f8
  74:	462bd12d 	strtmi	sp, [fp], -sp, lsr #2
  78:	4280f44f 	addmi	pc, r0, #1325400064	; 0x4f000000
  7c:	46302101 	ldrtmi	r2, [r0], -r1, lsl #2
  80:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  84:	46284604 	strtmi	r4, [r8], -r4, lsl #12
  88:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  8c:	2c00b9d0 			; <UNDEFINED> instruction: 0x2c00b9d0
  90:	4628d1ea 	strtmi	sp, [r8], -sl, ror #3
  94:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  98:	f7ff4638 			; <UNDEFINED> instruction: 0xf7ff4638
  9c:	bb08fffe 	bllt	0x24009c
  a0:	f50d4a14 			; <UNDEFINED> instruction: 0xf50d4a14
  a4:	4b124180 	blmi	0x4906ac
  a8:	447a3104 	ldrbtmi	r3, [sl], #-260	; 0xfffffefc
  ac:	681a58d3 	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
  b0:	405a680b 	subsmi	r6, sl, fp, lsl #16
  b4:	0300f04f 	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
  b8:	f50dd112 			; <UNDEFINED> instruction: 0xf50dd112
  bc:	b0024d80 	andlt	r4, r2, r0, lsl #27
  c0:	81f0e8bd 	ldrhhi	lr, [r0, #141]!	; 0x8d
  c4:	4478480c 	ldrbtmi	r4, [r8], #-2060	; 0xfffff7f4
  c8:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  cc:	f7ff2001 			; <UNDEFINED> instruction: 0xf7ff2001
  d0:	f1a8fffe 			; <UNDEFINED> instruction: 0xf1a8fffe
  d4:	46380108 	ldrtmi	r0, [r8], -r8, lsl #2
  d8:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  dc:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  e0:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  e4:	44784805 	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
  e8:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  ec:	000000a2 	andeq	r0, r0, r2, lsr #1
  f0:	00000000 	andeq	r0, r0, r0
  f4:	00000046 	andeq	r0, r0, r6, asr #32
  f8:	0000002e 	andeq	r0, r0, lr, lsr #32
  fc:	00000012 	andeq	r0, r0, r2, lsl r0
 100:	e92d4a2a 	push	{r1, r3, r5, r9, fp, lr}
 104:	460f41f0 			; <UNDEFINED> instruction: 0x460f41f0
 108:	447a4b29 	ldrbtmi	r4, [sl], #-2857	; 0xfffff4d7
 10c:	4d80f5ad 	cfstr32mi	mvfx15, [r0, #692]	; 0x2b4
 110:	4606b082 	strmi	fp, [r6], -r2, lsl #1
 114:	4180f50d 	orrmi	pc, r0, sp, lsl #10
 118:	0808f10d 	stmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
 11c:	310458d3 	ldrdcc	r5, [r4, -r3]
 120:	681bad01 	ldmdavs	fp, {r0, r8, sl, fp, sp, pc}
 124:	f04f600b 			; <UNDEFINED> instruction: 0xf04f600b
 128:	e0070300 	and	r0, r7, r0, lsl #6
 12c:	4622463b 			; <UNDEFINED> instruction: 0x4622463b
 130:	46282101 	strtmi	r2, [r8], -r1, lsl #2
 134:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 138:	d12942a0 			; <UNDEFINED> instruction: 0xd12942a0
 13c:	4280f44f 	addmi	pc, r0, #1325400064	; 0x4f000000
 140:	46304629 	ldrtmi	r4, [r0], -r9, lsr #12
 144:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 148:	db1a1e04 	blle	0x687960
 14c:	4638d1ee 	ldrtmi	sp, [r8], -lr, ror #3
 150:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 154:	4630bb00 	ldrtmi	fp, [r0], -r0, lsl #22
 158:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 15c:	4a15bb10 	bmi	0x56eda4
 160:	4180f50d 	orrmi	pc, r0, sp, lsl #10
 164:	31044b12 	tstcc	r4, r2, lsl fp
 168:	58d3447a 	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
 16c:	680b681a 	stmdavs	fp, {r1, r3, r4, fp, sp, lr}
 170:	f04f405a 			; <UNDEFINED> instruction: 0xf04f405a
 174:	d1130300 	tstle	r3, r0, lsl #6
 178:	4d80f50d 	cfstr32mi	mvfx15, [r0, #52]	; 0x34
 17c:	e8bdb002 	pop	{r1, ip, sp, pc}
 180:	f1a881f0 			; <UNDEFINED> instruction: 0xf1a881f0
 184:	46300108 	ldrtmi	r0, [r0], -r8, lsl #2
 188:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 18c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 190:	44784809 	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
 194:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 198:	44784808 	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
 19c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 1a0:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 1a4:	44784806 	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
 1a8:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 1ac:	0000009e 	muleq	r0, lr, r0
 1b0:	00000000 	andeq	r0, r0, r0
 1b4:	00000048 	andeq	r0, r0, r8, asr #32
 1b8:	00000022 	andeq	r0, r0, r2, lsr #32
 1bc:	0000001e 	andeq	r0, r0, lr, lsl r0
 1c0:	00000016 	andeq	r0, r0, r6, lsl r0
 1c4:	4b384a37 	blmi	0xe12aa8
 1c8:	e92d447a 	push	{r1, r3, r4, r5, r6, sl, lr}
 1cc:	4e3741f0 	mrcmi	1, 1, r4, cr7, cr0, {7}
 1d0:	6d82f5ad 	cfstr32vs	mvfx15, [r2, #692]	; 0x2b4
 1d4:	58d34605 	ldmpl	r3, {r0, r2, r9, sl, lr}^
 1d8:	447e4688 	ldrbtmi	r4, [lr], #-1672	; 0xfffff978
 1dc:	f8cd681b 			; <UNDEFINED> instruction: 0xf8cd681b
 1e0:	f04f340c 			; <UNDEFINED> instruction: 0xf04f340c
 1e4:	f7ff0300 			; <UNDEFINED> instruction: 0xf7ff0300
 1e8:	1cc3fffe 	stclne	15, cr15, [r3], {254}	; 0xfe
 1ec:	6f80f5b3 	svcvs	0x0080f5b3
 1f0:	af03d233 	svcge	0x0003d233
 1f4:	46024604 	strmi	r4, [r2], -r4, lsl #12
 1f8:	6380f44f 	orrvs	pc, r0, #1325400064	; 0x4f000000
 1fc:	46384629 	ldrtmi	r4, [r8], -r9, lsr #12
 200:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 204:	f5c4492a 			; <UNDEFINED> instruction: 0xf5c4492a
 208:	19386380 	ldmdbne	r8!, {r7, r8, r9, sp, lr}
 20c:	22044479 	andcs	r4, r4, #2030043136	; 0x79000000
 210:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 214:	46284927 	strtmi	r4, [r8], -r7, lsr #18
 218:	f7ff4479 			; <UNDEFINED> instruction: 0xf7ff4479
 21c:	4604fffe 			; <UNDEFINED> instruction: 0x4604fffe
 220:	d0392800 	eorsle	r2, r9, r0, lsl #16
 224:	46384641 	ldrtmi	r4, [r8], -r1, asr #12
 228:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 22c:	b3204601 			; <UNDEFINED> instruction: 0xb3204601
 230:	f7ff4620 			; <UNDEFINED> instruction: 0xf7ff4620
 234:	4628fffe 	qsub8mi	pc, r8, lr	; <UNPREDICTABLE>
 238:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 23c:	4b1a4a1e 	blmi	0x692abc
 240:	58d3447a 	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
 244:	f8dd681a 			; <UNDEFINED> instruction: 0xf8dd681a
 248:	405a340c 	subsmi	r3, sl, ip, lsl #8
 24c:	0300f04f 	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
 250:	f50dd111 			; <UNDEFINED> instruction: 0xf50dd111
 254:	e8bd6d82 	pop	{r1, r7, r8, sl, fp, sp, lr}
 258:	481881f0 	ldmdami	r8, {r4, r5, r6, r7, r8, pc}
 25c:	4b182101 	blmi	0x608668
 260:	447b4a18 	ldrbtmi	r4, [fp], #-2584	; 0xfffff5e8
 264:	447a5830 	ldrbtmi	r5, [sl], #-2096	; 0xfffff7d0
 268:	6800681b 	stmdavs	r0, {r0, r1, r3, r4, fp, sp, lr}
 26c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 270:	f7ff2001 			; <UNDEFINED> instruction: 0xf7ff2001
 274:	f7fffffe 			; <UNDEFINED> instruction: 0xf7fffffe
 278:	4910fffe 	ldmdbmi	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
 27c:	4a134b12 	bmi	0x4d2ecc
 280:	5870447b 	ldmdapl	r0!, {r0, r1, r3, r4, r5, r6, sl, lr}^
 284:	2101447a 	tstcs	r1, sl, ror r4
 288:	9700681b 	smladls	r0, fp, r8, r6
 28c:	f7ff6800 			; <UNDEFINED> instruction: 0xf7ff6800
 290:	2001fffe 	strdcs	pc, [r1], -lr
 294:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 298:	f7ff4628 			; <UNDEFINED> instruction: 0xf7ff4628
 29c:	2001fffe 	strdcs	pc, [r1], -lr
 2a0:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 2a4:	000000d8 	ldrdeq	r0, [r0], -r8
 2a8:	00000000 	andeq	r0, r0, r0
 2ac:	000000ce 	andeq	r0, r0, lr, asr #1
 2b0:	000000a0 	andeq	r0, r0, r0, lsr #1
 2b4:	00000098 	muleq	r0, r8, r0
 2b8:	00000074 	andeq	r0, r0, r4, ror r0
 2bc:	00000000 	andeq	r0, r0, r0
 2c0:	0000005a 	andeq	r0, r0, sl, asr r0
 2c4:	0000005a 	andeq	r0, r0, sl, asr r0
 2c8:	00000044 	andeq	r0, r0, r4, asr #32
 2cc:	00000044 	andeq	r0, r0, r4, asr #32
 2d0:	4b414a40 	blmi	0x1052bd8
 2d4:	e92d447a 	push	{r1, r3, r4, r5, r6, sl, lr}
 2d8:	4f4041f0 	svcmi	0x004041f0
 2dc:	6d82f5ad 	cfstr32vs	mvfx15, [r2, #692]	; 0x2b4
 2e0:	58d34606 	ldmpl	r3, {r1, r2, r9, sl, lr}^
 2e4:	681b447f 	ldmdavs	fp, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
 2e8:	340cf8cd 	strcc	pc, [ip], #-2253	; 0xfffff733
 2ec:	0300f04f 	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
 2f0:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 2f4:	f5b31cc3 			; <UNDEFINED> instruction: 0xf5b31cc3
 2f8:	d2446f80 	suble	r6, r4, #128, 30	; 0x200
 2fc:	4604ad03 	strmi	sl, [r4], -r3, lsl #26
 300:	f44f1c42 			; <UNDEFINED> instruction: 0xf44f1c42
 304:	46316380 	ldrtmi	r6, [r1], -r0, lsl #7
 308:	f7ff4628 			; <UNDEFINED> instruction: 0xf7ff4628
 30c:	2c03fffe 	stccs	15, cr15, [r3], {254}	; 0xfe
 310:	4933d908 	ldmdbmi	r3!, {r3, r8, fp, ip, lr, pc}
 314:	0803f1a4 	stmdaeq	r3, {r2, r5, r7, r8, ip, sp, lr, pc}
 318:	0008eb06 	andeq	lr, r8, r6, lsl #22
 31c:	f7ff4479 			; <UNDEFINED> instruction: 0xf7ff4479
 320:	b360fffe 	msrlt	SPSR_, #1016	; 0x3f8
 324:	1928492f 	stmdbne	r8!, {r0, r1, r2, r3, r5, r8, fp, lr}
 328:	6380f5c4 	orrvs	pc, r0, #196, 10	; 0x31000000
 32c:	44792204 	ldrbtmi	r2, [r9], #-516	; 0xfffffdfc
 330:	463546a8 	ldrtmi	r4, [r5], -r8, lsr #13
 334:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 338:	4640492b 	strbmi	r4, [r0], -fp, lsr #18
 33c:	f7ff4479 			; <UNDEFINED> instruction: 0xf7ff4479
 340:	4604fffe 			; <UNDEFINED> instruction: 0x4604fffe
 344:	4929b3a8 	stmdbmi	r9!, {r3, r5, r7, r8, r9, ip, sp, pc}
 348:	44794628 	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
 34c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 350:	b3404601 	movtlt	r4, #1537	; 0x601
 354:	f7ff4620 			; <UNDEFINED> instruction: 0xf7ff4620
 358:	4640fffe 			; <UNDEFINED> instruction: 0x4640fffe
 35c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 360:	4b1d4a23 	blmi	0x752bf4
 364:	58d3447a 	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
 368:	f8dd681a 			; <UNDEFINED> instruction: 0xf8dd681a
 36c:	405a340c 	subsmi	r3, sl, ip, lsl #8
 370:	0300f04f 	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
 374:	f50dd115 			; <UNDEFINED> instruction: 0xf50dd115
 378:	e8bd6d82 	pop	{r1, r7, r8, sl, fp, sp, lr}
 37c:	f80581f0 			; <UNDEFINED> instruction: 0xf80581f0
 380:	46b00008 	ldrtmi	r0, [r0], r8
 384:	481be7d8 	ldmdami	fp, {r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
 388:	4b1b2101 	blmi	0x6c8794
 38c:	447b4a1b 	ldrbtmi	r4, [fp], #-2587	; 0xfffff5e5
 390:	447a5838 	ldrbtmi	r5, [sl], #-2104	; 0xfffff7c8
 394:	6800681b 	stmdavs	r0, {r0, r1, r3, r4, fp, sp, lr}
 398:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 39c:	f7ff2001 			; <UNDEFINED> instruction: 0xf7ff2001
 3a0:	f7fffffe 			; <UNDEFINED> instruction: 0xf7fffffe
 3a4:	4630fffe 	shsub8mi	pc, r0, lr	; <UNPREDICTABLE>
 3a8:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 3ac:	f7ff2001 			; <UNDEFINED> instruction: 0xf7ff2001
 3b0:	4910fffe 	ldmdbmi	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
 3b4:	4a134b12 	bmi	0x4d3004
 3b8:	5878447b 	ldmdapl	r8!, {r0, r1, r3, r4, r5, r6, sl, lr}^
 3bc:	2101447a 	tstcs	r1, sl, ror r4
 3c0:	f8cd681b 			; <UNDEFINED> instruction: 0xf8cd681b
 3c4:	68008000 	stmdavs	r0, {pc}
 3c8:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 3cc:	f7ff2001 			; <UNDEFINED> instruction: 0xf7ff2001
 3d0:	bf00fffe 	svclt	0x0000fffe
 3d4:	000000fc 	strdeq	r0, [r0], -ip
 3d8:	00000000 	andeq	r0, r0, r0
 3dc:	000000f4 	strdeq	r0, [r0], -r4
 3e0:	000000c0 	andeq	r0, r0, r0, asr #1
 3e4:	000000b2 	strheq	r0, [r0], -r2
 3e8:	000000a8 	andeq	r0, r0, r8, lsr #1
 3ec:	0000009e 	muleq	r0, lr, r0
 3f0:	00000088 	andeq	r0, r0, r8, lsl #1
 3f4:	00000000 	andeq	r0, r0, r0
 3f8:	00000066 	andeq	r0, r0, r6, rrx
 3fc:	00000066 	andeq	r0, r0, r6, rrx
 400:	00000044 	andeq	r0, r0, r4, asr #32
 404:	00000044 	andeq	r0, r0, r4, asr #32

Disassembly of section .text.startup:

00000000 <.text.startup>:
   0:	4ff0e92d 	svcmi	0x00f0e92d
   4:	4c96460d 	ldcmi	6, cr4, [r6], {13}
   8:	b08b4996 	umulllt	r4, fp, r6, r9
   c:	4a96447c 	bmi	0xfe591204
  10:	447a4b96 	ldrbtmi	r4, [sl], #-2966	; 0xfffff46a
  14:	8258f8df 	subshi	pc, r8, #14614528	; 0xdf0000
  18:	447b5861 	ldrbtmi	r5, [fp], #-2145	; 0xfffff79f
  1c:	44f84604 	ldrbtmi	r4, [r8], #1540	; 0x604
  20:	91096809 	tstls	r9, r9, lsl #16
  24:	0100f04f 	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
  28:	60116829 	andsvs	r6, r1, r9, lsr #16
  2c:	0003e893 	muleq	r3, r3, r8
  30:	682f9004 	stmdavs	pc!, {r2, ip, pc}	; <UNPREDICTABLE>
  34:	1014f88d 	andsne	pc, r4, sp, lsl #17
  38:	4638212f 	ldrtmi	r2, [r8], -pc, lsr #2
  3c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  40:	1c47b100 	stfnep	f3, [r7], {-0}
  44:	4638498b 	ldrtmi	r4, [r8], -fp, lsl #19
  48:	35043c01 	strcc	r3, [r4, #-3073]	; 0xfffff3ff
  4c:	f7ff4479 			; <UNDEFINED> instruction: 0xf7ff4479
  50:	4606fffe 			; <UNDEFINED> instruction: 0x4606fffe
  54:	4988b150 	stmibmi	r8, {r4, r6, r8, ip, sp, pc}
  58:	44794638 	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
  5c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  60:	f0402800 			; <UNDEFINED> instruction: 0xf0402800
  64:	270180c0 	strcs	r8, [r1, -r0, asr #1]
  68:	e000463e 	and	r4, r0, lr, lsr r6
  6c:	2c002701 	stccs	7, cr2, [r0], {1}
  70:	80e3f340 	rschi	pc, r3, r0, asr #6
  74:	f04f462b 			; <UNDEFINED> instruction: 0xf04f462b
  78:	f04f0952 			; <UNDEFINED> instruction: 0xf04f0952
  7c:	f04f0e68 			; <UNDEFINED> instruction: 0xf04f0e68
  80:	e00f0c66 	and	r0, pc, r6, ror #24
  84:	292d7811 	pushcs	{r0, r4, fp, ip, sp, lr}
  88:	7851d16f 	ldmdavc	r1, {r0, r1, r2, r3, r5, r6, r8, ip, lr, pc}^
  8c:	0031f1a1 	eorseq	pc, r1, r1, lsr #3
  90:	d86a2808 	stmdale	sl!, {r3, fp, sp}^
  94:	2a007892 	bcs	0x1e2e4
  98:	f88dd167 			; <UNDEFINED> instruction: 0xf88dd167
  9c:	461d1012 			; <UNDEFINED> instruction: 0x461d1012
  a0:	d0243c01 	eorle	r3, r4, r1, lsl #24
  a4:	f853461d 			; <UNDEFINED> instruction: 0xf853461d
  a8:	78112b04 	ldmdavc	r1, {r2, r8, r9, fp, sp}
  ac:	d1e9292d 	mvnle	r2, sp, lsr #18
  b0:	28637850 	stmdacs	r3!, {r4, r6, fp, ip, sp, lr}^
  b4:	292dd043 	pushcs	{r0, r1, r6, ip, lr, pc}
  b8:	7850d1e4 	ldmdavc	r0, {r2, r5, r6, r7, r8, ip, lr, pc}^
  bc:	d0432864 	suble	r2, r3, r4, ror #16
  c0:	d1df292d 	bicsle	r2, pc, sp, lsr #18
  c4:	28667850 	stmdacs	r6!, {r4, r6, fp, ip, sp, lr}^
  c8:	292dd043 	pushcs	{r0, r1, r6, ip, lr, pc}
  cc:	7850d1da 	ldmdavc	r0, {r1, r3, r4, r6, r7, r8, ip, lr, pc}^
  d0:	d0442868 	suble	r2, r4, r8, ror #16
  d4:	d1d5292d 	bicsle	r2, r5, sp, lsr #18
  d8:	29727851 	ldmdbcs	r2!, {r0, r4, r6, fp, ip, sp, lr}^
  dc:	7891d1d2 	ldmvc	r1, {r1, r4, r6, r7, r8, ip, lr, pc}
  e0:	d1cf2900 	bicle	r2, pc, r0, lsl #18
  e4:	3c01461d 	stccc	6, cr4, [r1], {29}
  e8:	9013f88d 	andsls	pc, r3, sp, lsl #17
  ec:	f89dd1da 			; <UNDEFINED> instruction: 0xf89dd1da
  f0:	2b203013 	blcs	0x80c144
  f4:	2f00d03d 	svccs	0x0000d03d
  f8:	4b60d178 	blmi	0x18346e0
  fc:	3003f858 	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
 100:	f7ff6818 			; <UNDEFINED> instruction: 0xf7ff6818
 104:	a904fffe 	stmdbge	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
 108:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 10c:	28004601 	stmdacs	r0, {r0, r9, sl, lr}
 110:	8098f000 	addshi	pc, r8, r0
 114:	f8584b5a 			; <UNDEFINED> instruction: 0xf8584b5a
 118:	68183003 	ldmdavs	r8, {r0, r1, ip, sp}
 11c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 120:	4b504a58 	blmi	0x1412a88
 124:	58d3447a 	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
 128:	9b09681a 	blls	0x25a198
 12c:	f04f405a 			; <UNDEFINED> instruction: 0xf04f405a
 130:	f0400300 			; <UNDEFINED> instruction: 0xf0400300
 134:	2000808b 	andcs	r8, r0, fp, lsl #1
 138:	e8bdb00b 	pop	{r0, r1, r3, ip, sp, pc}
 13c:	78908ff0 	ldmvc	r0, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 140:	d1b82800 			; <UNDEFINED> instruction: 0xd1b82800
 144:	e7aa2601 	str	r2, [sl, r1, lsl #12]!
 148:	28007890 	stmdacs	r0, {r4, r7, fp, ip, sp, lr}
 14c:	2701d1b8 			; <UNDEFINED> instruction: 0x2701d1b8
 150:	7890e7a5 	ldmvc	r0, {r0, r2, r5, r7, r8, r9, sl, sp, lr, pc}
 154:	d1b82800 			; <UNDEFINED> instruction: 0xd1b82800
 158:	c013f88d 	andsgt	pc, r3, sp, lsl #17
 15c:	7890e79f 	ldmvc	r0, {r0, r1, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}
 160:	d1b72800 			; <UNDEFINED> instruction: 0xd1b72800
 164:	e013f88d 	ands	pc, r3, sp, lsl #17
 168:	f89de799 			; <UNDEFINED> instruction: 0xf89de799
 16c:	2b203013 	blcs	0x80c1c0
 170:	2300d104 	movwcs	sp, #260	; 0x104
 174:	3013f88d 	andscc	pc, r3, sp, lsl #17
 178:	d0bc2c00 	adcsle	r2, ip, r0, lsl #24
 17c:	a108f8df 	ldrdge	pc, [r8, -pc]
 180:	f8df3d04 			; <UNDEFINED> instruction: 0xf8df3d04
 184:	4b429108 	blmi	0x10a45ac
 188:	44f944fa 	ldrbtmi	r4, [r9], #1274	; 0x4fa
 18c:	9303447b 	movwls	r4, #13435	; 0x347b
 190:	2e00e00e 	cdpcs	0, 0, cr14, cr0, cr14, {0}
 194:	4649d040 	strbmi	sp, [r9], -r0, asr #32
 198:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 19c:	d03e2800 	eorsle	r2, lr, r0, lsl #16
 1a0:	f8584b36 			; <UNDEFINED> instruction: 0xf8584b36
 1a4:	68193003 	ldmdavs	r9, {r0, r1, ip, sp}
 1a8:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 1ac:	d0b73c01 	adcsle	r3, r7, r1, lsl #24
 1b0:	0f04f855 	svceq	0x0004f855
 1b4:	d1ec2f00 	mvnle	r2, r0, lsl #30
 1b8:	4651b356 			; <UNDEFINED> instruction: 0x4651b356
 1bc:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 1c0:	28004683 	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
 1c4:	4a2dd044 	bmi	0xb742dc
 1c8:	2002f858 	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
 1cc:	f7ff6810 			; <UNDEFINED> instruction: 0xf7ff6810
 1d0:	a904fffe 	stmdbge	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
 1d4:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 1d8:	28004601 	stmdacs	r0, {r0, r9, sl, lr}
 1dc:	4658d032 			; <UNDEFINED> instruction: 0x4658d032
 1e0:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 1e4:	2700e7e2 	strcs	lr, [r0, -r2, ror #15]
 1e8:	e740463e 	smlaldx	r4, r0, lr, r6
 1ec:	f8584b24 			; <UNDEFINED> instruction: 0xf8584b24
 1f0:	68183003 	ldmdavs	r8, {r0, r1, ip, sp}
 1f4:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 1f8:	44794926 	ldrbtmi	r4, [r9], #-2342	; 0xfffff6da
 1fc:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 200:	4b1eb350 	blmi	0x7acf48
 204:	3003f858 	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
 208:	f7ff6819 			; <UNDEFINED> instruction: 0xf7ff6819
 20c:	e787fffe 			; <UNDEFINED> instruction: 0xe787fffe
 210:	f7ffa904 			; <UNDEFINED> instruction: 0xf7ffa904
 214:	e7c9fffe 			; <UNDEFINED> instruction: 0xe7c9fffe
 218:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 21c:	4b1ee7c6 	blmi	0x7ba13c
 220:	682a2101 	stmdavs	sl!, {r0, r8, sp}
 224:	3003f858 	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
 228:	9b036818 	blls	0xda290
 22c:	9200681b 	andls	r6, r0, #1769472	; 0x1b0000
 230:	447a4a1a 	ldrbtmi	r4, [sl], #-2586	; 0xfffff5e6
 234:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 238:	f89de7b8 			; <UNDEFINED> instruction: 0xf89de7b8
 23c:	2b203013 	blcs	0x80c290
 240:	e796d19a 			; <UNDEFINED> instruction: 0xe796d19a
 244:	44784816 	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
 248:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 24c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 250:	f7ff6828 			; <UNDEFINED> instruction: 0xf7ff6828
 254:	e7a9fffe 			; <UNDEFINED> instruction: 0xe7a9fffe
 258:	44784812 	ldrbtmi	r4, [r8], #-2066	; 0xfffff7ee
 25c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 260:	00000250 	andeq	r0, r0, r0, asr r2
 264:	00000000 	andeq	r0, r0, r0
 268:	00000252 	andeq	r0, r0, r2, asr r2
 26c:	0000024e 	andeq	r0, r0, lr, asr #4
 270:	0000024e 	andeq	r0, r0, lr, asr #4
 274:	00000224 	andeq	r0, r0, r4, lsr #4
 278:	0000021a 	andeq	r0, r0, sl, lsl r2
	...
 284:	0000015c 	andeq	r0, r0, ip, asr r1
 288:	000000fc 	strdeq	r0, [r0], -ip
 28c:	000000fe 	strdeq	r0, [r0], -lr
 290:	00000100 	andeq	r0, r0, r0, lsl #2
 294:	00000096 	muleq	r0, r6, r0
 298:	00000000 	andeq	r0, r0, r0
 29c:	00000066 	andeq	r0, r0, r6, rrx
 2a0:	00000056 	andeq	r0, r0, r6, asr r0
 2a4:	00000046 	andeq	r0, r0, r6, asr #32
