Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Jun 11 07:01:45 2025
| Host         : sidharth-Alienware-Aurora-Ryzen-Edition running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file tinyriscv_soc_top_timing_summary_routed.rpt -pb tinyriscv_soc_top_timing_summary_routed.pb -rpx tinyriscv_soc_top_timing_summary_routed.rpx -warn_on_violation
| Design       : tinyriscv_soc_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                234         
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  1024        
SYNTH-10   Warning           Wide multiplier                                            10          
TIMING-18  Warning           Missing input or output delay                              15          
TIMING-20  Warning           Non-clocked latch                                          183         
LATCH-1    Advisory          Existing latches in the design                             1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2991)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (853)
5. checking no_input_delay (8)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2991)
---------------------------
 There are 234 register/latch pins with no clock driven by root clock pin: jtag_TCK (HIGH)

 There are 167 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[12]_rep/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[12]_rep__0/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[13]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[14]/Q (HIGH)

 There are 167 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[1]/Q (HIGH)

 There are 167 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[25]/Q (HIGH)

 There are 167 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[26]/Q (HIGH)

 There are 167 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[27]/Q (HIGH)

 There are 167 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/Q (HIGH)

 There are 167 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[29]/Q (HIGH)

 There are 167 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[2]/Q (HIGH)

 There are 167 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[30]/Q (HIGH)

 There are 167 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[31]/Q (HIGH)

 There are 167 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[3]/Q (HIGH)

 There are 167 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[4]/Q (HIGH)

 There are 167 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[5]/Q (HIGH)

 There are 167 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_if_id/inst_ff/qout_r_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_if_id/inst_ff/qout_r_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_if_id/inst_ff/qout_r_reg[25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_if_id/inst_ff/qout_r_reg[26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_if_id/inst_ff/qout_r_reg[27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_if_id/inst_ff/qout_r_reg[28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_if_id/inst_ff/qout_r_reg[29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_if_id/inst_ff/qout_r_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_if_id/inst_ff/qout_r_reg[30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_if_id/inst_ff/qout_r_reg[31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_if_id/inst_ff/qout_r_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_if_id/inst_ff/qout_r_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_if_id/inst_ff/qout_r_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_if_id/inst_ff/qout_r_reg[6]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (853)
--------------------------------------------------
 There are 853 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.575        0.000                      0                50051        0.017        0.000                      0                50051        8.750        0.000                       0                  8573  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.575        0.000                      0                50051        0.017        0.000                      0                50051        8.750        0.000                       0                  8573  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.575ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.575ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_avg/product0__0/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.804ns  (logic 4.312ns (22.931%)  route 14.492ns (77.069%))
  Logic Levels:           19  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=6 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.046ns = ( 25.046 - 20.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8576, routed)        1.728     5.249    u_tinyriscv/u_id_ex/inst_ff/clk_IBUF_BUFG
    SLICE_X36Y115        FDRE                                         r  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y115        FDRE (Prop_fdre_C_Q)         0.456     5.705 f  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[13]/Q
                         net (fo=98, routed)          0.893     6.598    u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[30]_0[3]
    SLICE_X36Y115        LUT5 (Prop_lut5_I0_O)        0.124     6.722 f  u_tinyriscv/u_id_ex/inst_ff/mem_raddr_o_reg[31]_i_5/O
                         net (fo=19, routed)          0.679     7.401    u_tinyriscv/u_id_ex/inst_ff/mem_raddr_o_reg[31]_i_5_n_2
    SLICE_X36Y115        LUT6 (Prop_lut6_I1_O)        0.124     7.525 f  u_tinyriscv/u_id_ex/inst_ff/hold_flag_o_i_5/O
                         net (fo=1, routed)           0.507     8.032    u_tinyriscv/u_avg/ex_mem_req_o
    SLICE_X36Y107        LUT5 (Prop_lut5_I4_O)        0.124     8.156 f  u_tinyriscv/u_avg/hold_flag_o_i_3/O
                         net (fo=24, routed)          0.683     8.840    u_jtag_top/u_jtag_dm/rx/m0_req_i
    SLICE_X37Y105        LUT6 (Prop_lut6_I1_O)        0.124     8.964 r  u_jtag_top/u_jtag_dm/rx/_rom_reg_0_255_0_0_i_12/O
                         net (fo=44, routed)          1.042    10.005    u_tinyriscv/u_avg/_rom_reg_0_255_30_30_i_9
    SLICE_X41Y103        LUT6 (Prop_lut6_I1_O)        0.124    10.129 r  u_tinyriscv/u_avg/_rom_reg_0_255_0_0_i_22/O
                         net (fo=11, routed)          1.890    12.019    u_uart_debug/_rom_reg_2048_2303_31_31_3
    SLICE_X55Y80         LUT3 (Prop_lut3_I0_O)        0.153    12.172 r  u_uart_debug/_rom_reg_0_255_3_3_i_5/O
                         net (fo=192, routed)         1.666    13.838    u_rom/_rom_reg_256_511_4_4/A4
    SLICE_X60Y57         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.323    14.161 r  u_rom/_rom_reg_256_511_4_4/RAMS64E_C/O
                         net (fo=1, routed)           0.000    14.161    u_rom/_rom_reg_256_511_4_4/OC
    SLICE_X60Y57         MUXF7 (Prop_muxf7_I1_O)      0.247    14.408 r  u_rom/_rom_reg_256_511_4_4/F7.B/O
                         net (fo=1, routed)           0.000    14.408    u_rom/_rom_reg_256_511_4_4/O0
    SLICE_X60Y57         MUXF8 (Prop_muxf8_I0_O)      0.098    14.506 r  u_rom/_rom_reg_256_511_4_4/F8/O
                         net (fo=1, routed)           1.432    15.938    u_rom/_rom_reg_256_511_4_4_n_2
    SLICE_X57Y76         LUT6 (Prop_lut6_I3_O)        0.319    16.257 r  u_rom/acc1_i_614/O
                         net (fo=1, routed)           0.000    16.257    u_rom/acc1_i_614_n_2
    SLICE_X57Y76         MUXF7 (Prop_muxf7_I0_O)      0.212    16.469 r  u_rom/acc1_i_497/O
                         net (fo=1, routed)           0.436    16.905    u_rom/acc1_i_497_n_2
    SLICE_X57Y76         LUT6 (Prop_lut6_I1_O)        0.299    17.204 r  u_rom/acc1_i_311/O
                         net (fo=4, routed)           1.480    18.685    u_tinyriscv/u_avg/s0_data_i[2]
    SLICE_X32Y101        LUT4 (Prop_lut4_I3_O)        0.124    18.809 r  u_tinyriscv/u_avg/acc1_i_138/O
                         net (fo=1, routed)           0.985    19.794    u_tinyriscv/u_avg/acc1_i_138_n_2
    SLICE_X32Y88         LUT6 (Prop_lut6_I2_O)        0.124    19.918 r  u_tinyriscv/u_avg/acc1_i_30/O
                         net (fo=8, routed)           1.280    21.198    u_tinyriscv/u_avg/m0_data_o[4]
    SLICE_X13Y108        LUT2 (Prop_lut2_I1_O)        0.124    21.322 r  u_tinyriscv/u_avg/acc[7]_i_6__0/O
                         net (fo=1, routed)           0.000    21.322    u_tinyriscv/u_avg/acc[7]_i_6__0_n_2
    SLICE_X13Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.854 r  u_tinyriscv/u_avg/acc_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    21.854    u_tinyriscv/u_avg/acc_reg[7]_i_2__0_n_2
    SLICE_X13Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.968 r  u_tinyriscv/u_avg/acc_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    21.968    u_tinyriscv/u_avg/acc_reg[11]_i_2__0_n_2
    SLICE_X13Y110        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.207 r  u_tinyriscv/u_avg/acc_reg[15]_i_2__0/O[2]
                         net (fo=1, routed)           0.761    22.968    u_tinyriscv/u_avg/in12[14]
    SLICE_X10Y111        LUT2 (Prop_lut2_I1_O)        0.328    23.296 r  u_tinyriscv/u_avg/acc[14]_i_1__0/O
                         net (fo=3, routed)           0.757    24.053    u_tinyriscv/u_avg/acc[14]_i_1__0_n_2
    DSP48_X0Y41          DSP48E1                                      r  u_tinyriscv/u_avg/product0__0/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8576, routed)        1.705    25.046    u_tinyriscv/u_avg/clk_IBUF_BUFG
    DSP48_X0Y41          DSP48E1                                      r  u_tinyriscv/u_avg/product0__0/CLK
                         clock pessimism              0.196    25.241    
                         clock uncertainty           -0.035    25.206    
    DSP48_X0Y41          DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -0.578    24.628    u_tinyriscv/u_avg/product0__0
  -------------------------------------------------------------------
                         required time                         24.628    
                         arrival time                         -24.053    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.617ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_avg/product0__0/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.754ns  (logic 4.292ns (22.886%)  route 14.462ns (77.114%))
  Logic Levels:           19  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=6 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.046ns = ( 25.046 - 20.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8576, routed)        1.728     5.249    u_tinyriscv/u_id_ex/inst_ff/clk_IBUF_BUFG
    SLICE_X36Y115        FDRE                                         r  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y115        FDRE (Prop_fdre_C_Q)         0.456     5.705 f  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[13]/Q
                         net (fo=98, routed)          0.893     6.598    u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[30]_0[3]
    SLICE_X36Y115        LUT5 (Prop_lut5_I0_O)        0.124     6.722 f  u_tinyriscv/u_id_ex/inst_ff/mem_raddr_o_reg[31]_i_5/O
                         net (fo=19, routed)          0.679     7.401    u_tinyriscv/u_id_ex/inst_ff/mem_raddr_o_reg[31]_i_5_n_2
    SLICE_X36Y115        LUT6 (Prop_lut6_I1_O)        0.124     7.525 f  u_tinyriscv/u_id_ex/inst_ff/hold_flag_o_i_5/O
                         net (fo=1, routed)           0.507     8.032    u_tinyriscv/u_avg/ex_mem_req_o
    SLICE_X36Y107        LUT5 (Prop_lut5_I4_O)        0.124     8.156 f  u_tinyriscv/u_avg/hold_flag_o_i_3/O
                         net (fo=24, routed)          0.683     8.840    u_jtag_top/u_jtag_dm/rx/m0_req_i
    SLICE_X37Y105        LUT6 (Prop_lut6_I1_O)        0.124     8.964 r  u_jtag_top/u_jtag_dm/rx/_rom_reg_0_255_0_0_i_12/O
                         net (fo=44, routed)          1.042    10.005    u_tinyriscv/u_avg/_rom_reg_0_255_30_30_i_9
    SLICE_X41Y103        LUT6 (Prop_lut6_I1_O)        0.124    10.129 r  u_tinyriscv/u_avg/_rom_reg_0_255_0_0_i_22/O
                         net (fo=11, routed)          1.890    12.019    u_uart_debug/_rom_reg_2048_2303_31_31_3
    SLICE_X55Y80         LUT3 (Prop_lut3_I0_O)        0.153    12.172 r  u_uart_debug/_rom_reg_0_255_3_3_i_5/O
                         net (fo=192, routed)         1.666    13.838    u_rom/_rom_reg_256_511_4_4/A4
    SLICE_X60Y57         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.323    14.161 r  u_rom/_rom_reg_256_511_4_4/RAMS64E_C/O
                         net (fo=1, routed)           0.000    14.161    u_rom/_rom_reg_256_511_4_4/OC
    SLICE_X60Y57         MUXF7 (Prop_muxf7_I1_O)      0.247    14.408 r  u_rom/_rom_reg_256_511_4_4/F7.B/O
                         net (fo=1, routed)           0.000    14.408    u_rom/_rom_reg_256_511_4_4/O0
    SLICE_X60Y57         MUXF8 (Prop_muxf8_I0_O)      0.098    14.506 r  u_rom/_rom_reg_256_511_4_4/F8/O
                         net (fo=1, routed)           1.432    15.938    u_rom/_rom_reg_256_511_4_4_n_2
    SLICE_X57Y76         LUT6 (Prop_lut6_I3_O)        0.319    16.257 r  u_rom/acc1_i_614/O
                         net (fo=1, routed)           0.000    16.257    u_rom/acc1_i_614_n_2
    SLICE_X57Y76         MUXF7 (Prop_muxf7_I0_O)      0.212    16.469 r  u_rom/acc1_i_497/O
                         net (fo=1, routed)           0.436    16.905    u_rom/acc1_i_497_n_2
    SLICE_X57Y76         LUT6 (Prop_lut6_I1_O)        0.299    17.204 r  u_rom/acc1_i_311/O
                         net (fo=4, routed)           1.480    18.685    u_tinyriscv/u_avg/s0_data_i[2]
    SLICE_X32Y101        LUT4 (Prop_lut4_I3_O)        0.124    18.809 r  u_tinyriscv/u_avg/acc1_i_138/O
                         net (fo=1, routed)           0.985    19.794    u_tinyriscv/u_avg/acc1_i_138_n_2
    SLICE_X32Y88         LUT6 (Prop_lut6_I2_O)        0.124    19.918 r  u_tinyriscv/u_avg/acc1_i_30/O
                         net (fo=8, routed)           1.280    21.198    u_tinyriscv/u_avg/m0_data_o[4]
    SLICE_X13Y108        LUT2 (Prop_lut2_I1_O)        0.124    21.322 r  u_tinyriscv/u_avg/acc[7]_i_6__0/O
                         net (fo=1, routed)           0.000    21.322    u_tinyriscv/u_avg/acc[7]_i_6__0_n_2
    SLICE_X13Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.854 r  u_tinyriscv/u_avg/acc_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    21.854    u_tinyriscv/u_avg/acc_reg[7]_i_2__0_n_2
    SLICE_X13Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.968 r  u_tinyriscv/u_avg/acc_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    21.968    u_tinyriscv/u_avg/acc_reg[11]_i_2__0_n_2
    SLICE_X13Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.190 r  u_tinyriscv/u_avg/acc_reg[15]_i_2__0/O[0]
                         net (fo=1, routed)           0.642    22.831    u_tinyriscv/u_avg/in12[12]
    SLICE_X12Y110        LUT2 (Prop_lut2_I1_O)        0.325    23.156 r  u_tinyriscv/u_avg/acc[12]_i_1__0/O
                         net (fo=3, routed)           0.846    24.003    u_tinyriscv/u_avg/acc[12]_i_1__0_n_2
    DSP48_X0Y41          DSP48E1                                      r  u_tinyriscv/u_avg/product0__0/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8576, routed)        1.705    25.046    u_tinyriscv/u_avg/clk_IBUF_BUFG
    DSP48_X0Y41          DSP48E1                                      r  u_tinyriscv/u_avg/product0__0/CLK
                         clock pessimism              0.196    25.241    
                         clock uncertainty           -0.035    25.206    
    DSP48_X0Y41          DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -0.586    24.620    u_tinyriscv/u_avg/product0__0
  -------------------------------------------------------------------
                         required time                         24.620    
                         arrival time                         -24.003    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_avg/product0__0/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.767ns  (logic 4.260ns (22.699%)  route 14.507ns (77.301%))
  Logic Levels:           18  (CARRY4=2 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=6 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.046ns = ( 25.046 - 20.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8576, routed)        1.728     5.249    u_tinyriscv/u_id_ex/inst_ff/clk_IBUF_BUFG
    SLICE_X36Y115        FDRE                                         r  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y115        FDRE (Prop_fdre_C_Q)         0.456     5.705 f  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[13]/Q
                         net (fo=98, routed)          0.893     6.598    u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[30]_0[3]
    SLICE_X36Y115        LUT5 (Prop_lut5_I0_O)        0.124     6.722 f  u_tinyriscv/u_id_ex/inst_ff/mem_raddr_o_reg[31]_i_5/O
                         net (fo=19, routed)          0.679     7.401    u_tinyriscv/u_id_ex/inst_ff/mem_raddr_o_reg[31]_i_5_n_2
    SLICE_X36Y115        LUT6 (Prop_lut6_I1_O)        0.124     7.525 f  u_tinyriscv/u_id_ex/inst_ff/hold_flag_o_i_5/O
                         net (fo=1, routed)           0.507     8.032    u_tinyriscv/u_avg/ex_mem_req_o
    SLICE_X36Y107        LUT5 (Prop_lut5_I4_O)        0.124     8.156 f  u_tinyriscv/u_avg/hold_flag_o_i_3/O
                         net (fo=24, routed)          0.683     8.840    u_jtag_top/u_jtag_dm/rx/m0_req_i
    SLICE_X37Y105        LUT6 (Prop_lut6_I1_O)        0.124     8.964 r  u_jtag_top/u_jtag_dm/rx/_rom_reg_0_255_0_0_i_12/O
                         net (fo=44, routed)          1.042    10.005    u_tinyriscv/u_avg/_rom_reg_0_255_30_30_i_9
    SLICE_X41Y103        LUT6 (Prop_lut6_I1_O)        0.124    10.129 r  u_tinyriscv/u_avg/_rom_reg_0_255_0_0_i_22/O
                         net (fo=11, routed)          1.890    12.019    u_uart_debug/_rom_reg_2048_2303_31_31_3
    SLICE_X55Y80         LUT3 (Prop_lut3_I0_O)        0.153    12.172 r  u_uart_debug/_rom_reg_0_255_3_3_i_5/O
                         net (fo=192, routed)         1.666    13.838    u_rom/_rom_reg_256_511_4_4/A4
    SLICE_X60Y57         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.323    14.161 r  u_rom/_rom_reg_256_511_4_4/RAMS64E_C/O
                         net (fo=1, routed)           0.000    14.161    u_rom/_rom_reg_256_511_4_4/OC
    SLICE_X60Y57         MUXF7 (Prop_muxf7_I1_O)      0.247    14.408 r  u_rom/_rom_reg_256_511_4_4/F7.B/O
                         net (fo=1, routed)           0.000    14.408    u_rom/_rom_reg_256_511_4_4/O0
    SLICE_X60Y57         MUXF8 (Prop_muxf8_I0_O)      0.098    14.506 r  u_rom/_rom_reg_256_511_4_4/F8/O
                         net (fo=1, routed)           1.432    15.938    u_rom/_rom_reg_256_511_4_4_n_2
    SLICE_X57Y76         LUT6 (Prop_lut6_I3_O)        0.319    16.257 r  u_rom/acc1_i_614/O
                         net (fo=1, routed)           0.000    16.257    u_rom/acc1_i_614_n_2
    SLICE_X57Y76         MUXF7 (Prop_muxf7_I0_O)      0.212    16.469 r  u_rom/acc1_i_497/O
                         net (fo=1, routed)           0.436    16.905    u_rom/acc1_i_497_n_2
    SLICE_X57Y76         LUT6 (Prop_lut6_I1_O)        0.299    17.204 r  u_rom/acc1_i_311/O
                         net (fo=4, routed)           1.480    18.685    u_tinyriscv/u_avg/s0_data_i[2]
    SLICE_X32Y101        LUT4 (Prop_lut4_I3_O)        0.124    18.809 r  u_tinyriscv/u_avg/acc1_i_138/O
                         net (fo=1, routed)           0.985    19.794    u_tinyriscv/u_avg/acc1_i_138_n_2
    SLICE_X32Y88         LUT6 (Prop_lut6_I2_O)        0.124    19.918 r  u_tinyriscv/u_avg/acc1_i_30/O
                         net (fo=8, routed)           1.280    21.198    u_tinyriscv/u_avg/m0_data_o[4]
    SLICE_X13Y108        LUT2 (Prop_lut2_I1_O)        0.124    21.322 r  u_tinyriscv/u_avg/acc[7]_i_6__0/O
                         net (fo=1, routed)           0.000    21.322    u_tinyriscv/u_avg/acc[7]_i_6__0_n_2
    SLICE_X13Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.854 r  u_tinyriscv/u_avg/acc_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    21.854    u_tinyriscv/u_avg/acc_reg[7]_i_2__0_n_2
    SLICE_X13Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.188 r  u_tinyriscv/u_avg/acc_reg[11]_i_2__0/O[1]
                         net (fo=1, routed)           0.712    22.900    u_tinyriscv/u_avg/in12[9]
    SLICE_X10Y109        LUT2 (Prop_lut2_I1_O)        0.295    23.195 r  u_tinyriscv/u_avg/acc[9]_i_1__0/O
                         net (fo=3, routed)           0.821    24.017    u_tinyriscv/u_avg/acc[9]_i_1__0_n_2
    DSP48_X0Y41          DSP48E1                                      r  u_tinyriscv/u_avg/product0__0/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8576, routed)        1.705    25.046    u_tinyriscv/u_avg/clk_IBUF_BUFG
    DSP48_X0Y41          DSP48E1                                      r  u_tinyriscv/u_avg/product0__0/CLK
                         clock pessimism              0.196    25.241    
                         clock uncertainty           -0.035    25.206    
    DSP48_X0Y41          DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -0.566    24.640    u_tinyriscv/u_avg/product0__0
  -------------------------------------------------------------------
                         required time                         24.640    
                         arrival time                         -24.017    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.653ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_avg/product_reg/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.726ns  (logic 4.312ns (23.026%)  route 14.414ns (76.974%))
  Logic Levels:           19  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=6 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.046ns = ( 25.046 - 20.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8576, routed)        1.728     5.249    u_tinyriscv/u_id_ex/inst_ff/clk_IBUF_BUFG
    SLICE_X36Y115        FDRE                                         r  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y115        FDRE (Prop_fdre_C_Q)         0.456     5.705 f  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[13]/Q
                         net (fo=98, routed)          0.893     6.598    u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[30]_0[3]
    SLICE_X36Y115        LUT5 (Prop_lut5_I0_O)        0.124     6.722 f  u_tinyriscv/u_id_ex/inst_ff/mem_raddr_o_reg[31]_i_5/O
                         net (fo=19, routed)          0.679     7.401    u_tinyriscv/u_id_ex/inst_ff/mem_raddr_o_reg[31]_i_5_n_2
    SLICE_X36Y115        LUT6 (Prop_lut6_I1_O)        0.124     7.525 f  u_tinyriscv/u_id_ex/inst_ff/hold_flag_o_i_5/O
                         net (fo=1, routed)           0.507     8.032    u_tinyriscv/u_avg/ex_mem_req_o
    SLICE_X36Y107        LUT5 (Prop_lut5_I4_O)        0.124     8.156 f  u_tinyriscv/u_avg/hold_flag_o_i_3/O
                         net (fo=24, routed)          0.683     8.840    u_jtag_top/u_jtag_dm/rx/m0_req_i
    SLICE_X37Y105        LUT6 (Prop_lut6_I1_O)        0.124     8.964 r  u_jtag_top/u_jtag_dm/rx/_rom_reg_0_255_0_0_i_12/O
                         net (fo=44, routed)          1.042    10.005    u_tinyriscv/u_avg/_rom_reg_0_255_30_30_i_9
    SLICE_X41Y103        LUT6 (Prop_lut6_I1_O)        0.124    10.129 r  u_tinyriscv/u_avg/_rom_reg_0_255_0_0_i_22/O
                         net (fo=11, routed)          1.890    12.019    u_uart_debug/_rom_reg_2048_2303_31_31_3
    SLICE_X55Y80         LUT3 (Prop_lut3_I0_O)        0.153    12.172 r  u_uart_debug/_rom_reg_0_255_3_3_i_5/O
                         net (fo=192, routed)         1.666    13.838    u_rom/_rom_reg_256_511_4_4/A4
    SLICE_X60Y57         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.323    14.161 r  u_rom/_rom_reg_256_511_4_4/RAMS64E_C/O
                         net (fo=1, routed)           0.000    14.161    u_rom/_rom_reg_256_511_4_4/OC
    SLICE_X60Y57         MUXF7 (Prop_muxf7_I1_O)      0.247    14.408 r  u_rom/_rom_reg_256_511_4_4/F7.B/O
                         net (fo=1, routed)           0.000    14.408    u_rom/_rom_reg_256_511_4_4/O0
    SLICE_X60Y57         MUXF8 (Prop_muxf8_I0_O)      0.098    14.506 r  u_rom/_rom_reg_256_511_4_4/F8/O
                         net (fo=1, routed)           1.432    15.938    u_rom/_rom_reg_256_511_4_4_n_2
    SLICE_X57Y76         LUT6 (Prop_lut6_I3_O)        0.319    16.257 r  u_rom/acc1_i_614/O
                         net (fo=1, routed)           0.000    16.257    u_rom/acc1_i_614_n_2
    SLICE_X57Y76         MUXF7 (Prop_muxf7_I0_O)      0.212    16.469 r  u_rom/acc1_i_497/O
                         net (fo=1, routed)           0.436    16.905    u_rom/acc1_i_497_n_2
    SLICE_X57Y76         LUT6 (Prop_lut6_I1_O)        0.299    17.204 r  u_rom/acc1_i_311/O
                         net (fo=4, routed)           1.480    18.685    u_tinyriscv/u_avg/s0_data_i[2]
    SLICE_X32Y101        LUT4 (Prop_lut4_I3_O)        0.124    18.809 r  u_tinyriscv/u_avg/acc1_i_138/O
                         net (fo=1, routed)           0.985    19.794    u_tinyriscv/u_avg/acc1_i_138_n_2
    SLICE_X32Y88         LUT6 (Prop_lut6_I2_O)        0.124    19.918 r  u_tinyriscv/u_avg/acc1_i_30/O
                         net (fo=8, routed)           1.280    21.198    u_tinyriscv/u_avg/m0_data_o[4]
    SLICE_X13Y108        LUT2 (Prop_lut2_I1_O)        0.124    21.322 r  u_tinyriscv/u_avg/acc[7]_i_6__0/O
                         net (fo=1, routed)           0.000    21.322    u_tinyriscv/u_avg/acc[7]_i_6__0_n_2
    SLICE_X13Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.854 r  u_tinyriscv/u_avg/acc_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    21.854    u_tinyriscv/u_avg/acc_reg[7]_i_2__0_n_2
    SLICE_X13Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.968 r  u_tinyriscv/u_avg/acc_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    21.968    u_tinyriscv/u_avg/acc_reg[11]_i_2__0_n_2
    SLICE_X13Y110        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.207 r  u_tinyriscv/u_avg/acc_reg[15]_i_2__0/O[2]
                         net (fo=1, routed)           0.761    22.968    u_tinyriscv/u_avg/in12[14]
    SLICE_X10Y111        LUT2 (Prop_lut2_I1_O)        0.328    23.296 r  u_tinyriscv/u_avg/acc[14]_i_1__0/O
                         net (fo=3, routed)           0.680    23.976    u_tinyriscv/u_avg/acc[14]_i_1__0_n_2
    DSP48_X0Y42          DSP48E1                                      r  u_tinyriscv/u_avg/product_reg/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8576, routed)        1.705    25.046    u_tinyriscv/u_avg/clk_IBUF_BUFG
    DSP48_X0Y42          DSP48E1                                      r  u_tinyriscv/u_avg/product_reg/CLK
                         clock pessimism              0.196    25.241    
                         clock uncertainty           -0.035    25.206    
    DSP48_X0Y42          DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -0.578    24.628    u_tinyriscv/u_avg/product_reg
  -------------------------------------------------------------------
                         required time                         24.628    
                         arrival time                         -23.976    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.727ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_avg/product0__0/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.664ns  (logic 4.406ns (23.607%)  route 14.258ns (76.393%))
  Logic Levels:           20  (CARRY4=4 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=6 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.046ns = ( 25.046 - 20.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8576, routed)        1.728     5.249    u_tinyriscv/u_id_ex/inst_ff/clk_IBUF_BUFG
    SLICE_X36Y115        FDRE                                         r  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y115        FDRE (Prop_fdre_C_Q)         0.456     5.705 f  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[13]/Q
                         net (fo=98, routed)          0.893     6.598    u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[30]_0[3]
    SLICE_X36Y115        LUT5 (Prop_lut5_I0_O)        0.124     6.722 f  u_tinyriscv/u_id_ex/inst_ff/mem_raddr_o_reg[31]_i_5/O
                         net (fo=19, routed)          0.679     7.401    u_tinyriscv/u_id_ex/inst_ff/mem_raddr_o_reg[31]_i_5_n_2
    SLICE_X36Y115        LUT6 (Prop_lut6_I1_O)        0.124     7.525 f  u_tinyriscv/u_id_ex/inst_ff/hold_flag_o_i_5/O
                         net (fo=1, routed)           0.507     8.032    u_tinyriscv/u_avg/ex_mem_req_o
    SLICE_X36Y107        LUT5 (Prop_lut5_I4_O)        0.124     8.156 f  u_tinyriscv/u_avg/hold_flag_o_i_3/O
                         net (fo=24, routed)          0.683     8.840    u_jtag_top/u_jtag_dm/rx/m0_req_i
    SLICE_X37Y105        LUT6 (Prop_lut6_I1_O)        0.124     8.964 r  u_jtag_top/u_jtag_dm/rx/_rom_reg_0_255_0_0_i_12/O
                         net (fo=44, routed)          1.042    10.005    u_tinyriscv/u_avg/_rom_reg_0_255_30_30_i_9
    SLICE_X41Y103        LUT6 (Prop_lut6_I1_O)        0.124    10.129 r  u_tinyriscv/u_avg/_rom_reg_0_255_0_0_i_22/O
                         net (fo=11, routed)          1.890    12.019    u_uart_debug/_rom_reg_2048_2303_31_31_3
    SLICE_X55Y80         LUT3 (Prop_lut3_I0_O)        0.153    12.172 r  u_uart_debug/_rom_reg_0_255_3_3_i_5/O
                         net (fo=192, routed)         1.666    13.838    u_rom/_rom_reg_256_511_4_4/A4
    SLICE_X60Y57         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.323    14.161 r  u_rom/_rom_reg_256_511_4_4/RAMS64E_C/O
                         net (fo=1, routed)           0.000    14.161    u_rom/_rom_reg_256_511_4_4/OC
    SLICE_X60Y57         MUXF7 (Prop_muxf7_I1_O)      0.247    14.408 r  u_rom/_rom_reg_256_511_4_4/F7.B/O
                         net (fo=1, routed)           0.000    14.408    u_rom/_rom_reg_256_511_4_4/O0
    SLICE_X60Y57         MUXF8 (Prop_muxf8_I0_O)      0.098    14.506 r  u_rom/_rom_reg_256_511_4_4/F8/O
                         net (fo=1, routed)           1.432    15.938    u_rom/_rom_reg_256_511_4_4_n_2
    SLICE_X57Y76         LUT6 (Prop_lut6_I3_O)        0.319    16.257 r  u_rom/acc1_i_614/O
                         net (fo=1, routed)           0.000    16.257    u_rom/acc1_i_614_n_2
    SLICE_X57Y76         MUXF7 (Prop_muxf7_I0_O)      0.212    16.469 r  u_rom/acc1_i_497/O
                         net (fo=1, routed)           0.436    16.905    u_rom/acc1_i_497_n_2
    SLICE_X57Y76         LUT6 (Prop_lut6_I1_O)        0.299    17.204 r  u_rom/acc1_i_311/O
                         net (fo=4, routed)           1.480    18.685    u_tinyriscv/u_avg/s0_data_i[2]
    SLICE_X32Y101        LUT4 (Prop_lut4_I3_O)        0.124    18.809 r  u_tinyriscv/u_avg/acc1_i_138/O
                         net (fo=1, routed)           0.985    19.794    u_tinyriscv/u_avg/acc1_i_138_n_2
    SLICE_X32Y88         LUT6 (Prop_lut6_I2_O)        0.124    19.918 r  u_tinyriscv/u_avg/acc1_i_30/O
                         net (fo=8, routed)           1.280    21.198    u_tinyriscv/u_avg/m0_data_o[4]
    SLICE_X13Y108        LUT2 (Prop_lut2_I1_O)        0.124    21.322 r  u_tinyriscv/u_avg/acc[7]_i_6__0/O
                         net (fo=1, routed)           0.000    21.322    u_tinyriscv/u_avg/acc[7]_i_6__0_n_2
    SLICE_X13Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.854 r  u_tinyriscv/u_avg/acc_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    21.854    u_tinyriscv/u_avg/acc_reg[7]_i_2__0_n_2
    SLICE_X13Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.968 r  u_tinyriscv/u_avg/acc_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    21.968    u_tinyriscv/u_avg/acc_reg[11]_i_2__0_n_2
    SLICE_X13Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.082 r  u_tinyriscv/u_avg/acc_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    22.082    u_tinyriscv/u_avg/acc_reg[15]_i_2__0_n_2
    SLICE_X13Y111        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.304 r  u_tinyriscv/u_avg/acc_reg[19]_i_2__0/O[0]
                         net (fo=1, routed)           0.645    22.948    u_tinyriscv/u_avg/in12[16]
    SLICE_X12Y111        LUT2 (Prop_lut2_I1_O)        0.325    23.273 r  u_tinyriscv/u_avg/acc[16]_i_1__0/O
                         net (fo=3, routed)           0.640    23.913    u_tinyriscv/u_avg/acc[16]_i_1__0_n_2
    DSP48_X0Y41          DSP48E1                                      r  u_tinyriscv/u_avg/product0__0/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8576, routed)        1.705    25.046    u_tinyriscv/u_avg/clk_IBUF_BUFG
    DSP48_X0Y41          DSP48E1                                      r  u_tinyriscv/u_avg/product0__0/CLK
                         clock pessimism              0.196    25.241    
                         clock uncertainty           -0.035    25.206    
    DSP48_X0Y41          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.566    24.640    u_tinyriscv/u_avg/product0__0
  -------------------------------------------------------------------
                         required time                         24.640    
                         arrival time                         -23.913    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.771ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_avg/product_reg/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.620ns  (logic 4.406ns (23.662%)  route 14.214ns (76.338%))
  Logic Levels:           20  (CARRY4=4 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=6 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.046ns = ( 25.046 - 20.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8576, routed)        1.728     5.249    u_tinyriscv/u_id_ex/inst_ff/clk_IBUF_BUFG
    SLICE_X36Y115        FDRE                                         r  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y115        FDRE (Prop_fdre_C_Q)         0.456     5.705 f  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[13]/Q
                         net (fo=98, routed)          0.893     6.598    u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[30]_0[3]
    SLICE_X36Y115        LUT5 (Prop_lut5_I0_O)        0.124     6.722 f  u_tinyriscv/u_id_ex/inst_ff/mem_raddr_o_reg[31]_i_5/O
                         net (fo=19, routed)          0.679     7.401    u_tinyriscv/u_id_ex/inst_ff/mem_raddr_o_reg[31]_i_5_n_2
    SLICE_X36Y115        LUT6 (Prop_lut6_I1_O)        0.124     7.525 f  u_tinyriscv/u_id_ex/inst_ff/hold_flag_o_i_5/O
                         net (fo=1, routed)           0.507     8.032    u_tinyriscv/u_avg/ex_mem_req_o
    SLICE_X36Y107        LUT5 (Prop_lut5_I4_O)        0.124     8.156 f  u_tinyriscv/u_avg/hold_flag_o_i_3/O
                         net (fo=24, routed)          0.683     8.840    u_jtag_top/u_jtag_dm/rx/m0_req_i
    SLICE_X37Y105        LUT6 (Prop_lut6_I1_O)        0.124     8.964 r  u_jtag_top/u_jtag_dm/rx/_rom_reg_0_255_0_0_i_12/O
                         net (fo=44, routed)          1.042    10.005    u_tinyriscv/u_avg/_rom_reg_0_255_30_30_i_9
    SLICE_X41Y103        LUT6 (Prop_lut6_I1_O)        0.124    10.129 r  u_tinyriscv/u_avg/_rom_reg_0_255_0_0_i_22/O
                         net (fo=11, routed)          1.890    12.019    u_uart_debug/_rom_reg_2048_2303_31_31_3
    SLICE_X55Y80         LUT3 (Prop_lut3_I0_O)        0.153    12.172 r  u_uart_debug/_rom_reg_0_255_3_3_i_5/O
                         net (fo=192, routed)         1.666    13.838    u_rom/_rom_reg_256_511_4_4/A4
    SLICE_X60Y57         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.323    14.161 r  u_rom/_rom_reg_256_511_4_4/RAMS64E_C/O
                         net (fo=1, routed)           0.000    14.161    u_rom/_rom_reg_256_511_4_4/OC
    SLICE_X60Y57         MUXF7 (Prop_muxf7_I1_O)      0.247    14.408 r  u_rom/_rom_reg_256_511_4_4/F7.B/O
                         net (fo=1, routed)           0.000    14.408    u_rom/_rom_reg_256_511_4_4/O0
    SLICE_X60Y57         MUXF8 (Prop_muxf8_I0_O)      0.098    14.506 r  u_rom/_rom_reg_256_511_4_4/F8/O
                         net (fo=1, routed)           1.432    15.938    u_rom/_rom_reg_256_511_4_4_n_2
    SLICE_X57Y76         LUT6 (Prop_lut6_I3_O)        0.319    16.257 r  u_rom/acc1_i_614/O
                         net (fo=1, routed)           0.000    16.257    u_rom/acc1_i_614_n_2
    SLICE_X57Y76         MUXF7 (Prop_muxf7_I0_O)      0.212    16.469 r  u_rom/acc1_i_497/O
                         net (fo=1, routed)           0.436    16.905    u_rom/acc1_i_497_n_2
    SLICE_X57Y76         LUT6 (Prop_lut6_I1_O)        0.299    17.204 r  u_rom/acc1_i_311/O
                         net (fo=4, routed)           1.480    18.685    u_tinyriscv/u_avg/s0_data_i[2]
    SLICE_X32Y101        LUT4 (Prop_lut4_I3_O)        0.124    18.809 r  u_tinyriscv/u_avg/acc1_i_138/O
                         net (fo=1, routed)           0.985    19.794    u_tinyriscv/u_avg/acc1_i_138_n_2
    SLICE_X32Y88         LUT6 (Prop_lut6_I2_O)        0.124    19.918 r  u_tinyriscv/u_avg/acc1_i_30/O
                         net (fo=8, routed)           1.280    21.198    u_tinyriscv/u_avg/m0_data_o[4]
    SLICE_X13Y108        LUT2 (Prop_lut2_I1_O)        0.124    21.322 r  u_tinyriscv/u_avg/acc[7]_i_6__0/O
                         net (fo=1, routed)           0.000    21.322    u_tinyriscv/u_avg/acc[7]_i_6__0_n_2
    SLICE_X13Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.854 r  u_tinyriscv/u_avg/acc_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    21.854    u_tinyriscv/u_avg/acc_reg[7]_i_2__0_n_2
    SLICE_X13Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.968 r  u_tinyriscv/u_avg/acc_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    21.968    u_tinyriscv/u_avg/acc_reg[11]_i_2__0_n_2
    SLICE_X13Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.082 r  u_tinyriscv/u_avg/acc_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    22.082    u_tinyriscv/u_avg/acc_reg[15]_i_2__0_n_2
    SLICE_X13Y111        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.304 r  u_tinyriscv/u_avg/acc_reg[19]_i_2__0/O[0]
                         net (fo=1, routed)           0.645    22.948    u_tinyriscv/u_avg/in12[16]
    SLICE_X12Y111        LUT2 (Prop_lut2_I1_O)        0.325    23.273 r  u_tinyriscv/u_avg/acc[16]_i_1__0/O
                         net (fo=3, routed)           0.596    23.870    u_tinyriscv/u_avg/acc[16]_i_1__0_n_2
    DSP48_X0Y42          DSP48E1                                      r  u_tinyriscv/u_avg/product_reg/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8576, routed)        1.705    25.046    u_tinyriscv/u_avg/clk_IBUF_BUFG
    DSP48_X0Y42          DSP48E1                                      r  u_tinyriscv/u_avg/product_reg/CLK
                         clock pessimism              0.196    25.241    
                         clock uncertainty           -0.035    25.206    
    DSP48_X0Y42          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.566    24.640    u_tinyriscv/u_avg/product_reg
  -------------------------------------------------------------------
                         required time                         24.640    
                         arrival time                         -23.870    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.800ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_avg/acc[28]_i_1__0_psdsp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.019ns  (logic 4.722ns (24.827%)  route 14.297ns (75.173%))
  Logic Levels:           23  (CARRY4=7 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=6 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 24.951 - 20.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8576, routed)        1.728     5.249    u_tinyriscv/u_id_ex/inst_ff/clk_IBUF_BUFG
    SLICE_X36Y115        FDRE                                         r  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y115        FDRE (Prop_fdre_C_Q)         0.456     5.705 f  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[13]/Q
                         net (fo=98, routed)          0.893     6.598    u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[30]_0[3]
    SLICE_X36Y115        LUT5 (Prop_lut5_I0_O)        0.124     6.722 f  u_tinyriscv/u_id_ex/inst_ff/mem_raddr_o_reg[31]_i_5/O
                         net (fo=19, routed)          0.679     7.401    u_tinyriscv/u_id_ex/inst_ff/mem_raddr_o_reg[31]_i_5_n_2
    SLICE_X36Y115        LUT6 (Prop_lut6_I1_O)        0.124     7.525 f  u_tinyriscv/u_id_ex/inst_ff/hold_flag_o_i_5/O
                         net (fo=1, routed)           0.507     8.032    u_tinyriscv/u_avg/ex_mem_req_o
    SLICE_X36Y107        LUT5 (Prop_lut5_I4_O)        0.124     8.156 f  u_tinyriscv/u_avg/hold_flag_o_i_3/O
                         net (fo=24, routed)          0.683     8.840    u_jtag_top/u_jtag_dm/rx/m0_req_i
    SLICE_X37Y105        LUT6 (Prop_lut6_I1_O)        0.124     8.964 r  u_jtag_top/u_jtag_dm/rx/_rom_reg_0_255_0_0_i_12/O
                         net (fo=44, routed)          1.042    10.005    u_tinyriscv/u_avg/_rom_reg_0_255_30_30_i_9
    SLICE_X41Y103        LUT6 (Prop_lut6_I1_O)        0.124    10.129 r  u_tinyriscv/u_avg/_rom_reg_0_255_0_0_i_22/O
                         net (fo=11, routed)          1.890    12.019    u_uart_debug/_rom_reg_2048_2303_31_31_3
    SLICE_X55Y80         LUT3 (Prop_lut3_I0_O)        0.153    12.172 r  u_uart_debug/_rom_reg_0_255_3_3_i_5/O
                         net (fo=192, routed)         1.666    13.838    u_rom/_rom_reg_256_511_4_4/A4
    SLICE_X60Y57         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.323    14.161 r  u_rom/_rom_reg_256_511_4_4/RAMS64E_C/O
                         net (fo=1, routed)           0.000    14.161    u_rom/_rom_reg_256_511_4_4/OC
    SLICE_X60Y57         MUXF7 (Prop_muxf7_I1_O)      0.247    14.408 r  u_rom/_rom_reg_256_511_4_4/F7.B/O
                         net (fo=1, routed)           0.000    14.408    u_rom/_rom_reg_256_511_4_4/O0
    SLICE_X60Y57         MUXF8 (Prop_muxf8_I0_O)      0.098    14.506 r  u_rom/_rom_reg_256_511_4_4/F8/O
                         net (fo=1, routed)           1.432    15.938    u_rom/_rom_reg_256_511_4_4_n_2
    SLICE_X57Y76         LUT6 (Prop_lut6_I3_O)        0.319    16.257 r  u_rom/acc1_i_614/O
                         net (fo=1, routed)           0.000    16.257    u_rom/acc1_i_614_n_2
    SLICE_X57Y76         MUXF7 (Prop_muxf7_I0_O)      0.212    16.469 r  u_rom/acc1_i_497/O
                         net (fo=1, routed)           0.436    16.905    u_rom/acc1_i_497_n_2
    SLICE_X57Y76         LUT6 (Prop_lut6_I1_O)        0.299    17.204 r  u_rom/acc1_i_311/O
                         net (fo=4, routed)           1.480    18.685    u_tinyriscv/u_avg/s0_data_i[2]
    SLICE_X32Y101        LUT4 (Prop_lut4_I3_O)        0.124    18.809 r  u_tinyriscv/u_avg/acc1_i_138/O
                         net (fo=1, routed)           0.985    19.794    u_tinyriscv/u_avg/acc1_i_138_n_2
    SLICE_X32Y88         LUT6 (Prop_lut6_I2_O)        0.124    19.918 r  u_tinyriscv/u_avg/acc1_i_30/O
                         net (fo=8, routed)           1.280    21.198    u_tinyriscv/u_avg/m0_data_o[4]
    SLICE_X13Y108        LUT2 (Prop_lut2_I1_O)        0.124    21.322 r  u_tinyriscv/u_avg/acc[7]_i_6__0/O
                         net (fo=1, routed)           0.000    21.322    u_tinyriscv/u_avg/acc[7]_i_6__0_n_2
    SLICE_X13Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.854 r  u_tinyriscv/u_avg/acc_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    21.854    u_tinyriscv/u_avg/acc_reg[7]_i_2__0_n_2
    SLICE_X13Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.968 r  u_tinyriscv/u_avg/acc_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    21.968    u_tinyriscv/u_avg/acc_reg[11]_i_2__0_n_2
    SLICE_X13Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.082 r  u_tinyriscv/u_avg/acc_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    22.082    u_tinyriscv/u_avg/acc_reg[15]_i_2__0_n_2
    SLICE_X13Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.196 r  u_tinyriscv/u_avg/acc_reg[19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    22.196    u_tinyriscv/u_avg/acc_reg[19]_i_2__0_n_2
    SLICE_X13Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.310 r  u_tinyriscv/u_avg/acc_reg[23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    22.310    u_tinyriscv/u_avg/acc_reg[23]_i_2__0_n_2
    SLICE_X13Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.424 r  u_tinyriscv/u_avg/acc_reg[27]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    22.424    u_tinyriscv/u_avg/acc_reg[27]_i_2__0_n_2
    SLICE_X13Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.646 r  u_tinyriscv/u_avg/acc_reg[31]_i_3__0/O[0]
                         net (fo=1, routed)           0.700    23.346    u_tinyriscv/u_avg/in12[28]
    SLICE_X11Y113        LUT2 (Prop_lut2_I1_O)        0.299    23.645 r  u_tinyriscv/u_avg/acc[28]_i_1__0/O
                         net (fo=2, routed)           0.624    24.269    u_tinyriscv/u_avg/acc[28]_i_1__0_n_2
    SLICE_X11Y113        FDRE                                         r  u_tinyriscv/u_avg/acc[28]_i_1__0_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8576, routed)        1.610    24.951    u_tinyriscv/u_avg/clk_IBUF_BUFG
    SLICE_X11Y113        FDRE                                         r  u_tinyriscv/u_avg/acc[28]_i_1__0_psdsp/C
                         clock pessimism              0.196    25.147    
                         clock uncertainty           -0.035    25.112    
    SLICE_X11Y113        FDRE (Setup_fdre_C_D)       -0.043    25.069    u_tinyriscv/u_avg/acc[28]_i_1__0_psdsp
  -------------------------------------------------------------------
                         required time                         25.069    
                         arrival time                         -24.269    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.829ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_avg/product0__0/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.563ns  (logic 4.037ns (21.747%)  route 14.526ns (78.253%))
  Logic Levels:           17  (CARRY4=1 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=6 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.046ns = ( 25.046 - 20.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8576, routed)        1.728     5.249    u_tinyriscv/u_id_ex/inst_ff/clk_IBUF_BUFG
    SLICE_X36Y115        FDRE                                         r  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y115        FDRE (Prop_fdre_C_Q)         0.456     5.705 f  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[13]/Q
                         net (fo=98, routed)          0.893     6.598    u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[30]_0[3]
    SLICE_X36Y115        LUT5 (Prop_lut5_I0_O)        0.124     6.722 f  u_tinyriscv/u_id_ex/inst_ff/mem_raddr_o_reg[31]_i_5/O
                         net (fo=19, routed)          0.679     7.401    u_tinyriscv/u_id_ex/inst_ff/mem_raddr_o_reg[31]_i_5_n_2
    SLICE_X36Y115        LUT6 (Prop_lut6_I1_O)        0.124     7.525 f  u_tinyriscv/u_id_ex/inst_ff/hold_flag_o_i_5/O
                         net (fo=1, routed)           0.507     8.032    u_tinyriscv/u_avg/ex_mem_req_o
    SLICE_X36Y107        LUT5 (Prop_lut5_I4_O)        0.124     8.156 f  u_tinyriscv/u_avg/hold_flag_o_i_3/O
                         net (fo=24, routed)          0.683     8.840    u_jtag_top/u_jtag_dm/rx/m0_req_i
    SLICE_X37Y105        LUT6 (Prop_lut6_I1_O)        0.124     8.964 r  u_jtag_top/u_jtag_dm/rx/_rom_reg_0_255_0_0_i_12/O
                         net (fo=44, routed)          1.042    10.005    u_tinyriscv/u_avg/_rom_reg_0_255_30_30_i_9
    SLICE_X41Y103        LUT6 (Prop_lut6_I1_O)        0.124    10.129 r  u_tinyriscv/u_avg/_rom_reg_0_255_0_0_i_22/O
                         net (fo=11, routed)          1.890    12.019    u_uart_debug/_rom_reg_2048_2303_31_31_3
    SLICE_X55Y80         LUT3 (Prop_lut3_I0_O)        0.153    12.172 r  u_uart_debug/_rom_reg_0_255_3_3_i_5/O
                         net (fo=192, routed)         1.666    13.838    u_rom/_rom_reg_256_511_4_4/A4
    SLICE_X60Y57         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.323    14.161 r  u_rom/_rom_reg_256_511_4_4/RAMS64E_C/O
                         net (fo=1, routed)           0.000    14.161    u_rom/_rom_reg_256_511_4_4/OC
    SLICE_X60Y57         MUXF7 (Prop_muxf7_I1_O)      0.247    14.408 r  u_rom/_rom_reg_256_511_4_4/F7.B/O
                         net (fo=1, routed)           0.000    14.408    u_rom/_rom_reg_256_511_4_4/O0
    SLICE_X60Y57         MUXF8 (Prop_muxf8_I0_O)      0.098    14.506 r  u_rom/_rom_reg_256_511_4_4/F8/O
                         net (fo=1, routed)           1.432    15.938    u_rom/_rom_reg_256_511_4_4_n_2
    SLICE_X57Y76         LUT6 (Prop_lut6_I3_O)        0.319    16.257 r  u_rom/acc1_i_614/O
                         net (fo=1, routed)           0.000    16.257    u_rom/acc1_i_614_n_2
    SLICE_X57Y76         MUXF7 (Prop_muxf7_I0_O)      0.212    16.469 r  u_rom/acc1_i_497/O
                         net (fo=1, routed)           0.436    16.905    u_rom/acc1_i_497_n_2
    SLICE_X57Y76         LUT6 (Prop_lut6_I1_O)        0.299    17.204 r  u_rom/acc1_i_311/O
                         net (fo=4, routed)           1.480    18.685    u_tinyriscv/u_avg/s0_data_i[2]
    SLICE_X32Y101        LUT4 (Prop_lut4_I3_O)        0.124    18.809 r  u_tinyriscv/u_avg/acc1_i_138/O
                         net (fo=1, routed)           0.985    19.794    u_tinyriscv/u_avg/acc1_i_138_n_2
    SLICE_X32Y88         LUT6 (Prop_lut6_I2_O)        0.124    19.918 r  u_tinyriscv/u_avg/acc1_i_30/O
                         net (fo=8, routed)           1.280    21.198    u_tinyriscv/u_avg/m0_data_o[4]
    SLICE_X13Y108        LUT2 (Prop_lut2_I1_O)        0.124    21.322 r  u_tinyriscv/u_avg/acc[7]_i_6__0/O
                         net (fo=1, routed)           0.000    21.322    u_tinyriscv/u_avg/acc[7]_i_6__0_n_2
    SLICE_X13Y108        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    21.928 r  u_tinyriscv/u_avg/acc_reg[7]_i_2__0/O[3]
                         net (fo=1, routed)           0.631    22.558    u_tinyriscv/u_avg/in12[7]
    SLICE_X15Y108        LUT2 (Prop_lut2_I1_O)        0.332    22.890 r  u_tinyriscv/u_avg/acc[7]_i_1__0/O
                         net (fo=3, routed)           0.922    23.813    u_tinyriscv/u_avg/acc[7]_i_1__0_n_2
    DSP48_X0Y41          DSP48E1                                      r  u_tinyriscv/u_avg/product0__0/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8576, routed)        1.705    25.046    u_tinyriscv/u_avg/clk_IBUF_BUFG
    DSP48_X0Y41          DSP48E1                                      r  u_tinyriscv/u_avg/product0__0/CLK
                         clock pessimism              0.196    25.241    
                         clock uncertainty           -0.035    25.206    
    DSP48_X0Y41          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -0.564    24.642    u_tinyriscv/u_avg/product0__0
  -------------------------------------------------------------------
                         required time                         24.642    
                         arrival time                         -23.813    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             0.849ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_avg/acc[24]_i_1__0_psdsp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.732ns  (logic 4.637ns (24.755%)  route 14.095ns (75.245%))
  Logic Levels:           22  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=6 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 24.953 - 20.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8576, routed)        1.728     5.249    u_tinyriscv/u_id_ex/inst_ff/clk_IBUF_BUFG
    SLICE_X36Y115        FDRE                                         r  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y115        FDRE (Prop_fdre_C_Q)         0.456     5.705 f  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[13]/Q
                         net (fo=98, routed)          0.893     6.598    u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[30]_0[3]
    SLICE_X36Y115        LUT5 (Prop_lut5_I0_O)        0.124     6.722 f  u_tinyriscv/u_id_ex/inst_ff/mem_raddr_o_reg[31]_i_5/O
                         net (fo=19, routed)          0.679     7.401    u_tinyriscv/u_id_ex/inst_ff/mem_raddr_o_reg[31]_i_5_n_2
    SLICE_X36Y115        LUT6 (Prop_lut6_I1_O)        0.124     7.525 f  u_tinyriscv/u_id_ex/inst_ff/hold_flag_o_i_5/O
                         net (fo=1, routed)           0.507     8.032    u_tinyriscv/u_avg/ex_mem_req_o
    SLICE_X36Y107        LUT5 (Prop_lut5_I4_O)        0.124     8.156 f  u_tinyriscv/u_avg/hold_flag_o_i_3/O
                         net (fo=24, routed)          0.683     8.840    u_jtag_top/u_jtag_dm/rx/m0_req_i
    SLICE_X37Y105        LUT6 (Prop_lut6_I1_O)        0.124     8.964 r  u_jtag_top/u_jtag_dm/rx/_rom_reg_0_255_0_0_i_12/O
                         net (fo=44, routed)          1.042    10.005    u_tinyriscv/u_avg/_rom_reg_0_255_30_30_i_9
    SLICE_X41Y103        LUT6 (Prop_lut6_I1_O)        0.124    10.129 r  u_tinyriscv/u_avg/_rom_reg_0_255_0_0_i_22/O
                         net (fo=11, routed)          1.890    12.019    u_uart_debug/_rom_reg_2048_2303_31_31_3
    SLICE_X55Y80         LUT3 (Prop_lut3_I0_O)        0.153    12.172 r  u_uart_debug/_rom_reg_0_255_3_3_i_5/O
                         net (fo=192, routed)         1.666    13.838    u_rom/_rom_reg_256_511_4_4/A4
    SLICE_X60Y57         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.323    14.161 r  u_rom/_rom_reg_256_511_4_4/RAMS64E_C/O
                         net (fo=1, routed)           0.000    14.161    u_rom/_rom_reg_256_511_4_4/OC
    SLICE_X60Y57         MUXF7 (Prop_muxf7_I1_O)      0.247    14.408 r  u_rom/_rom_reg_256_511_4_4/F7.B/O
                         net (fo=1, routed)           0.000    14.408    u_rom/_rom_reg_256_511_4_4/O0
    SLICE_X60Y57         MUXF8 (Prop_muxf8_I0_O)      0.098    14.506 r  u_rom/_rom_reg_256_511_4_4/F8/O
                         net (fo=1, routed)           1.432    15.938    u_rom/_rom_reg_256_511_4_4_n_2
    SLICE_X57Y76         LUT6 (Prop_lut6_I3_O)        0.319    16.257 r  u_rom/acc1_i_614/O
                         net (fo=1, routed)           0.000    16.257    u_rom/acc1_i_614_n_2
    SLICE_X57Y76         MUXF7 (Prop_muxf7_I0_O)      0.212    16.469 r  u_rom/acc1_i_497/O
                         net (fo=1, routed)           0.436    16.905    u_rom/acc1_i_497_n_2
    SLICE_X57Y76         LUT6 (Prop_lut6_I1_O)        0.299    17.204 r  u_rom/acc1_i_311/O
                         net (fo=4, routed)           1.480    18.685    u_tinyriscv/u_avg/s0_data_i[2]
    SLICE_X32Y101        LUT4 (Prop_lut4_I3_O)        0.124    18.809 r  u_tinyriscv/u_avg/acc1_i_138/O
                         net (fo=1, routed)           0.985    19.794    u_tinyriscv/u_avg/acc1_i_138_n_2
    SLICE_X32Y88         LUT6 (Prop_lut6_I2_O)        0.124    19.918 r  u_tinyriscv/u_avg/acc1_i_30/O
                         net (fo=8, routed)           1.280    21.198    u_tinyriscv/u_avg/m0_data_o[4]
    SLICE_X13Y108        LUT2 (Prop_lut2_I1_O)        0.124    21.322 r  u_tinyriscv/u_avg/acc[7]_i_6__0/O
                         net (fo=1, routed)           0.000    21.322    u_tinyriscv/u_avg/acc[7]_i_6__0_n_2
    SLICE_X13Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.854 r  u_tinyriscv/u_avg/acc_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    21.854    u_tinyriscv/u_avg/acc_reg[7]_i_2__0_n_2
    SLICE_X13Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.968 r  u_tinyriscv/u_avg/acc_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    21.968    u_tinyriscv/u_avg/acc_reg[11]_i_2__0_n_2
    SLICE_X13Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.082 r  u_tinyriscv/u_avg/acc_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    22.082    u_tinyriscv/u_avg/acc_reg[15]_i_2__0_n_2
    SLICE_X13Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.196 r  u_tinyriscv/u_avg/acc_reg[19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    22.196    u_tinyriscv/u_avg/acc_reg[19]_i_2__0_n_2
    SLICE_X13Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.310 r  u_tinyriscv/u_avg/acc_reg[23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    22.310    u_tinyriscv/u_avg/acc_reg[23]_i_2__0_n_2
    SLICE_X13Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.532 r  u_tinyriscv/u_avg/acc_reg[27]_i_2__0/O[0]
                         net (fo=1, routed)           0.636    23.168    u_tinyriscv/u_avg/in12[24]
    SLICE_X15Y113        LUT2 (Prop_lut2_I1_O)        0.328    23.496 r  u_tinyriscv/u_avg/acc[24]_i_1__0/O
                         net (fo=2, routed)           0.485    23.981    u_tinyriscv/u_avg/acc[24]_i_1__0_n_2
    SLICE_X15Y111        FDRE                                         r  u_tinyriscv/u_avg/acc[24]_i_1__0_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8576, routed)        1.612    24.953    u_tinyriscv/u_avg/clk_IBUF_BUFG
    SLICE_X15Y111        FDRE                                         r  u_tinyriscv/u_avg/acc[24]_i_1__0_psdsp/C
                         clock pessimism              0.196    25.149    
                         clock uncertainty           -0.035    25.114    
    SLICE_X15Y111        FDRE (Setup_fdre_C_D)       -0.284    24.830    u_tinyriscv/u_avg/acc[24]_i_1__0_psdsp
  -------------------------------------------------------------------
                         required time                         24.830    
                         arrival time                         -23.981    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.851ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_avg/acc_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.704ns  (logic 4.406ns (23.556%)  route 14.298ns (76.444%))
  Logic Levels:           20  (CARRY4=4 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=6 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 24.953 - 20.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8576, routed)        1.728     5.249    u_tinyriscv/u_id_ex/inst_ff/clk_IBUF_BUFG
    SLICE_X36Y115        FDRE                                         r  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y115        FDRE (Prop_fdre_C_Q)         0.456     5.705 f  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[13]/Q
                         net (fo=98, routed)          0.893     6.598    u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[30]_0[3]
    SLICE_X36Y115        LUT5 (Prop_lut5_I0_O)        0.124     6.722 f  u_tinyriscv/u_id_ex/inst_ff/mem_raddr_o_reg[31]_i_5/O
                         net (fo=19, routed)          0.679     7.401    u_tinyriscv/u_id_ex/inst_ff/mem_raddr_o_reg[31]_i_5_n_2
    SLICE_X36Y115        LUT6 (Prop_lut6_I1_O)        0.124     7.525 f  u_tinyriscv/u_id_ex/inst_ff/hold_flag_o_i_5/O
                         net (fo=1, routed)           0.507     8.032    u_tinyriscv/u_avg/ex_mem_req_o
    SLICE_X36Y107        LUT5 (Prop_lut5_I4_O)        0.124     8.156 f  u_tinyriscv/u_avg/hold_flag_o_i_3/O
                         net (fo=24, routed)          0.683     8.840    u_jtag_top/u_jtag_dm/rx/m0_req_i
    SLICE_X37Y105        LUT6 (Prop_lut6_I1_O)        0.124     8.964 r  u_jtag_top/u_jtag_dm/rx/_rom_reg_0_255_0_0_i_12/O
                         net (fo=44, routed)          1.042    10.005    u_tinyriscv/u_avg/_rom_reg_0_255_30_30_i_9
    SLICE_X41Y103        LUT6 (Prop_lut6_I1_O)        0.124    10.129 r  u_tinyriscv/u_avg/_rom_reg_0_255_0_0_i_22/O
                         net (fo=11, routed)          1.890    12.019    u_uart_debug/_rom_reg_2048_2303_31_31_3
    SLICE_X55Y80         LUT3 (Prop_lut3_I0_O)        0.153    12.172 r  u_uart_debug/_rom_reg_0_255_3_3_i_5/O
                         net (fo=192, routed)         1.666    13.838    u_rom/_rom_reg_256_511_4_4/A4
    SLICE_X60Y57         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.323    14.161 r  u_rom/_rom_reg_256_511_4_4/RAMS64E_C/O
                         net (fo=1, routed)           0.000    14.161    u_rom/_rom_reg_256_511_4_4/OC
    SLICE_X60Y57         MUXF7 (Prop_muxf7_I1_O)      0.247    14.408 r  u_rom/_rom_reg_256_511_4_4/F7.B/O
                         net (fo=1, routed)           0.000    14.408    u_rom/_rom_reg_256_511_4_4/O0
    SLICE_X60Y57         MUXF8 (Prop_muxf8_I0_O)      0.098    14.506 r  u_rom/_rom_reg_256_511_4_4/F8/O
                         net (fo=1, routed)           1.432    15.938    u_rom/_rom_reg_256_511_4_4_n_2
    SLICE_X57Y76         LUT6 (Prop_lut6_I3_O)        0.319    16.257 r  u_rom/acc1_i_614/O
                         net (fo=1, routed)           0.000    16.257    u_rom/acc1_i_614_n_2
    SLICE_X57Y76         MUXF7 (Prop_muxf7_I0_O)      0.212    16.469 r  u_rom/acc1_i_497/O
                         net (fo=1, routed)           0.436    16.905    u_rom/acc1_i_497_n_2
    SLICE_X57Y76         LUT6 (Prop_lut6_I1_O)        0.299    17.204 r  u_rom/acc1_i_311/O
                         net (fo=4, routed)           1.480    18.685    u_tinyriscv/u_avg/s0_data_i[2]
    SLICE_X32Y101        LUT4 (Prop_lut4_I3_O)        0.124    18.809 r  u_tinyriscv/u_avg/acc1_i_138/O
                         net (fo=1, routed)           0.985    19.794    u_tinyriscv/u_avg/acc1_i_138_n_2
    SLICE_X32Y88         LUT6 (Prop_lut6_I2_O)        0.124    19.918 r  u_tinyriscv/u_avg/acc1_i_30/O
                         net (fo=8, routed)           1.280    21.198    u_tinyriscv/u_avg/m0_data_o[4]
    SLICE_X13Y108        LUT2 (Prop_lut2_I1_O)        0.124    21.322 r  u_tinyriscv/u_avg/acc[7]_i_6__0/O
                         net (fo=1, routed)           0.000    21.322    u_tinyriscv/u_avg/acc[7]_i_6__0_n_2
    SLICE_X13Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.854 r  u_tinyriscv/u_avg/acc_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    21.854    u_tinyriscv/u_avg/acc_reg[7]_i_2__0_n_2
    SLICE_X13Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.968 r  u_tinyriscv/u_avg/acc_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    21.968    u_tinyriscv/u_avg/acc_reg[11]_i_2__0_n_2
    SLICE_X13Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.082 r  u_tinyriscv/u_avg/acc_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    22.082    u_tinyriscv/u_avg/acc_reg[15]_i_2__0_n_2
    SLICE_X13Y111        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.304 r  u_tinyriscv/u_avg/acc_reg[19]_i_2__0/O[0]
                         net (fo=1, routed)           0.645    22.948    u_tinyriscv/u_avg/in12[16]
    SLICE_X12Y111        LUT2 (Prop_lut2_I1_O)        0.325    23.273 r  u_tinyriscv/u_avg/acc[16]_i_1__0/O
                         net (fo=3, routed)           0.680    23.953    u_tinyriscv/u_avg/acc[16]_i_1__0_n_2
    SLICE_X13Y111        FDRE                                         r  u_tinyriscv/u_avg/acc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8576, routed)        1.612    24.953    u_tinyriscv/u_avg/clk_IBUF_BUFG
    SLICE_X13Y111        FDRE                                         r  u_tinyriscv/u_avg/acc_reg[16]/C
                         clock pessimism              0.196    25.149    
                         clock uncertainty           -0.035    25.114    
    SLICE_X13Y111        FDRE (Setup_fdre_C_D)       -0.309    24.805    u_tinyriscv/u_avg/acc_reg[16]
  -------------------------------------------------------------------
                         required time                         24.805    
                         arrival time                         -23.953    
  -------------------------------------------------------------------
                         slack                                  0.851    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 u_uart_debug/fw_file_size_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_debug/remain_packet_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.226ns (59.577%)  route 0.153ns (40.423%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8576, routed)        0.562     1.445    u_uart_debug/clk_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  u_uart_debug/fw_file_size_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.128     1.573 f  u_uart_debug/fw_file_size_reg[7]/Q
                         net (fo=2, routed)           0.153     1.727    u_uart_debug/fw_file_size_reg_n_2_[7]
    SLICE_X31Y49         LUT5 (Prop_lut5_I3_O)        0.098     1.825 r  u_uart_debug/remain_packet_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.825    u_uart_debug/remain_packet_count[0]
    SLICE_X31Y49         FDRE                                         r  u_uart_debug/remain_packet_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8576, routed)        0.833     1.960    u_uart_debug/clk_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  u_uart_debug/remain_packet_count_reg[0]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X31Y49         FDRE (Hold_fdre_C_D)         0.091     1.807    u_uart_debug/remain_packet_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/read_data_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/tx/req_data_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.626%)  route 0.205ns (52.374%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8576, routed)        0.633     1.517    u_jtag_top/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X33Y128        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y128        FDCE (Prop_fdce_C_Q)         0.141     1.658 r  u_jtag_top/u_jtag_dm/read_data_reg[10]/Q
                         net (fo=1, routed)           0.205     1.862    u_jtag_top/u_jtag_dm/tx/req_data_reg[33]_0[10]
    SLICE_X39Y128        LUT2 (Prop_lut2_I0_O)        0.045     1.907 r  u_jtag_top/u_jtag_dm/tx/req_data[12]_i_1/O
                         net (fo=1, routed)           0.000     1.907    u_jtag_top/u_jtag_dm/tx/req_data0_in[12]
    SLICE_X39Y128        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8576, routed)        0.904     2.032    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X39Y128        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[12]/C
                         clock pessimism             -0.253     1.778    
    SLICE_X39Y128        FDCE (Hold_fdce_C_D)         0.091     1.869    u_jtag_top/u_jtag_dm/tx/req_data_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 u_uart_debug/rx_data_reg[62][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_debug/fw_file_size_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.651%)  route 0.254ns (64.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8576, routed)        0.564     1.447    u_uart_debug/clk_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  u_uart_debug/rx_data_reg[62][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  u_uart_debug/rx_data_reg[62][4]/Q
                         net (fo=4, routed)           0.254     1.843    u_uart_debug/p_1_in__0[20]
    SLICE_X28Y48         FDRE                                         r  u_uart_debug/fw_file_size_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8576, routed)        0.834     1.961    u_uart_debug/clk_IBUF_BUFG
    SLICE_X28Y48         FDRE                                         r  u_uart_debug/fw_file_size_reg[20]/C
                         clock pessimism             -0.249     1.712    
    SLICE_X28Y48         FDRE (Hold_fdre_C_D)         0.071     1.783    u_uart_debug/fw_file_size_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 u_uart_debug/rx_data_reg[62][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_debug/fw_file_size_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.030%)  route 0.273ns (65.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8576, routed)        0.564     1.447    u_uart_debug/clk_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  u_uart_debug/rx_data_reg[62][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  u_uart_debug/rx_data_reg[62][3]/Q
                         net (fo=4, routed)           0.273     1.861    u_uart_debug/p_1_in__0[19]
    SLICE_X31Y50         FDRE                                         r  u_uart_debug/fw_file_size_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8576, routed)        0.830     1.958    u_uart_debug/clk_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  u_uart_debug/fw_file_size_reg[19]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.072     1.786    u_uart_debug/fw_file_size_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/read_data_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/tx/req_data_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.186ns (41.840%)  route 0.259ns (58.160%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8576, routed)        0.633     1.517    u_jtag_top/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X33Y128        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y128        FDCE (Prop_fdce_C_Q)         0.141     1.658 r  u_jtag_top/u_jtag_dm/read_data_reg[15]/Q
                         net (fo=1, routed)           0.259     1.916    u_jtag_top/u_jtag_dm/tx/req_data_reg[33]_0[15]
    SLICE_X39Y128        LUT2 (Prop_lut2_I0_O)        0.045     1.961 r  u_jtag_top/u_jtag_dm/tx/req_data[17]_i_1/O
                         net (fo=1, routed)           0.000     1.961    u_jtag_top/u_jtag_dm/tx/req_data0_in[17]
    SLICE_X39Y128        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8576, routed)        0.904     2.032    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X39Y128        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[17]/C
                         clock pessimism             -0.253     1.778    
    SLICE_X39Y128        FDCE (Hold_fdce_C_D)         0.107     1.885    u_jtag_top/u_jtag_dm/tx/req_data_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/data0_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/dm_reg_wdata_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.662%)  route 0.278ns (66.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8576, routed)        0.633     1.517    u_jtag_top/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X36Y129        FDCE                                         r  u_jtag_top/u_jtag_dm/data0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y129        FDCE (Prop_fdce_C_Q)         0.141     1.658 r  u_jtag_top/u_jtag_dm/data0_reg[10]/Q
                         net (fo=2, routed)           0.278     1.936    u_jtag_top/u_jtag_dm/data0_reg_n_2_[10]
    SLICE_X34Y132        FDCE                                         r  u_jtag_top/u_jtag_dm/dm_reg_wdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8576, routed)        0.908     2.036    u_jtag_top/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X34Y132        FDCE                                         r  u_jtag_top/u_jtag_dm/dm_reg_wdata_reg[10]/C
                         clock pessimism             -0.253     1.782    
    SLICE_X34Y132        FDCE (Hold_fdce_C_D)         0.075     1.857    u_jtag_top/u_jtag_dm/dm_reg_wdata_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_tinyriscv/u_if_id/inst_ff/qout_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.419%)  route 0.281ns (66.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8576, routed)        0.633     1.517    u_tinyriscv/u_if_id/inst_ff/clk_IBUF_BUFG
    SLICE_X33Y122        FDRE                                         r  u_tinyriscv/u_if_id/inst_ff/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y122        FDRE (Prop_fdre_C_Q)         0.141     1.658 r  u_tinyriscv/u_if_id/inst_ff/qout_r_reg[13]/Q
                         net (fo=34, routed)          0.281     1.939    u_tinyriscv/u_id_ex/inst_ff/if_inst_o[10]
    SLICE_X36Y115        FDRE                                         r  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8576, routed)        0.910     2.038    u_tinyriscv/u_id_ex/inst_ff/clk_IBUF_BUFG
    SLICE_X36Y115        FDRE                                         r  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[13]/C
                         clock pessimism             -0.253     1.784    
    SLICE_X36Y115        FDRE (Hold_fdre_C_D)         0.070     1.854    u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/data0_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/dm_reg_wdata_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.128ns (33.443%)  route 0.255ns (66.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8576, routed)        0.633     1.517    u_jtag_top/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X36Y129        FDCE                                         r  u_jtag_top/u_jtag_dm/data0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y129        FDCE (Prop_fdce_C_Q)         0.128     1.645 r  u_jtag_top/u_jtag_dm/data0_reg[2]/Q
                         net (fo=2, routed)           0.255     1.899    u_jtag_top/u_jtag_dm/data0_reg_n_2_[2]
    SLICE_X34Y132        FDCE                                         r  u_jtag_top/u_jtag_dm/dm_reg_wdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8576, routed)        0.908     2.036    u_jtag_top/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X34Y132        FDCE                                         r  u_jtag_top/u_jtag_dm/dm_reg_wdata_reg[2]/C
                         clock pessimism             -0.253     1.782    
    SLICE_X34Y132        FDCE (Hold_fdce_C_D)         0.023     1.805    u_jtag_top/u_jtag_dm/dm_reg_wdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_uart_debug/rx_data_reg[62][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_debug/fw_file_size_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.516%)  route 0.268ns (65.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8576, routed)        0.564     1.447    u_uart_debug/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  u_uart_debug/rx_data_reg[62][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  u_uart_debug/rx_data_reg[62][2]/Q
                         net (fo=4, routed)           0.268     1.856    u_uart_debug/p_1_in__0[18]
    SLICE_X31Y50         FDRE                                         r  u_uart_debug/fw_file_size_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8576, routed)        0.830     1.958    u_uart_debug/clk_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  u_uart_debug/fw_file_size_reg[18]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.047     1.761    u_uart_debug/fw_file_size_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/read_data_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/tx/req_data_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.183ns (39.254%)  route 0.283ns (60.746%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8576, routed)        0.633     1.517    u_jtag_top/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X33Y127        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y127        FDCE (Prop_fdce_C_Q)         0.141     1.658 r  u_jtag_top/u_jtag_dm/read_data_reg[11]/Q
                         net (fo=1, routed)           0.283     1.941    u_jtag_top/u_jtag_dm/tx/req_data_reg[33]_0[11]
    SLICE_X39Y128        LUT2 (Prop_lut2_I0_O)        0.042     1.983 r  u_jtag_top/u_jtag_dm/tx/req_data[13]_i_1/O
                         net (fo=1, routed)           0.000     1.983    u_jtag_top/u_jtag_dm/tx/req_data0_in[13]
    SLICE_X39Y128        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8576, routed)        0.904     2.032    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X39Y128        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[13]/C
                         clock pessimism             -0.253     1.778    
    SLICE_X39Y128        FDCE (Hold_fdce_C_D)         0.107     1.885    u_jtag_top/u_jtag_dm/tx/req_data_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.097    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X0Y47    u_tinyriscv/u_avg/product0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X0Y42    u_tinyriscv/u_avg/product_reg/CLK
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X11Y131  over_reg/C
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X11Y131  succ_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X51Y113  gpio_0/gpio_ctrl_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X33Y120  gpio_0/gpio_ctrl_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X35Y124  gpio_0/gpio_ctrl_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X32Y120  gpio_0/gpio_ctrl_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X32Y123  gpio_0/gpio_ctrl_reg[13]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y53   u_ram/_ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y53   u_ram/_ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y53   u_ram/_ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y53   u_ram/_ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y53   u_ram/_ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y53   u_ram/_ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y53   u_ram/_ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y53   u_ram/_ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X30Y82   u_ram/_ram_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X30Y82   u_ram/_ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y53   u_ram/_ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y53   u_ram/_ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y53   u_ram/_ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y53   u_ram/_ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y53   u_ram/_ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y53   u_ram/_ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y53   u_ram/_ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y53   u_ram/_ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X30Y82   u_ram/_ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X30Y82   u_ram/_ram_reg_0_255_10_10/RAMS64E_A/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           733 Endpoints
Min Delay           733 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.076ns  (logic 4.159ns (14.814%)  route 23.917ns (85.186%))
  Logic Levels:           16  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=7 MUXF7=2 MUXF8=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 f  rst_IBUF_inst/O
                         net (fo=1223, routed)        6.210     7.662    timer_0/rst_IBUF
    SLICE_X31Y57         LUT2 (Prop_lut2_I1_O)        0.124     7.786 f  timer_0/_rom_reg_0_255_0_0_i_27/O
                         net (fo=16, routed)          2.972    10.758    u_tinyriscv/u_avg/m3_req_i
    SLICE_X37Y105        LUT6 (Prop_lut6_I3_O)        0.124    10.882 r  u_tinyriscv/u_avg/_rom_reg_0_255_0_0_i_11/O
                         net (fo=44, routed)          1.080    11.962    u_tinyriscv/u_avg/_rom_reg_0_255_0_0_i_11_n_2
    SLICE_X43Y99         LUT6 (Prop_lut6_I2_O)        0.124    12.086 r  u_tinyriscv/u_avg/_rom_reg_0_255_0_0_i_25/O
                         net (fo=11, routed)          1.679    13.764    u_uart_debug/_rom_reg_2048_2303_31_31_0
    SLICE_X48Y76         LUT3 (Prop_lut3_I0_O)        0.150    13.914 r  u_uart_debug/_rom_reg_0_255_30_30_i_8/O
                         net (fo=128, routed)         2.639    16.554    u_rom/_rom_reg_2816_3071_31_31/A1
    SLICE_X38Y35         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.446    17.000 r  u_rom/_rom_reg_2816_3071_31_31/RAMS64E_A/O
                         net (fo=1, routed)           0.000    17.000    u_rom/_rom_reg_2816_3071_31_31/OA
    SLICE_X38Y35         MUXF7 (Prop_muxf7_I1_O)      0.214    17.214 r  u_rom/_rom_reg_2816_3071_31_31/F7.A/O
                         net (fo=1, routed)           0.000    17.214    u_rom/_rom_reg_2816_3071_31_31/O1
    SLICE_X38Y35         MUXF8 (Prop_muxf8_I1_O)      0.088    17.302 r  u_rom/_rom_reg_2816_3071_31_31/F8/O
                         net (fo=1, routed)           1.789    19.091    u_rom/_rom_reg_2816_3071_31_31_n_2
    SLICE_X39Y63         LUT6 (Prop_lut6_I0_O)        0.319    19.410 r  u_rom/qout_r[31]_i_13/O
                         net (fo=2, routed)           0.000    19.410    u_rom/qout_r[31]_i_13_n_2
    SLICE_X39Y63         MUXF7 (Prop_muxf7_I0_O)      0.212    19.622 r  u_rom/acc1_i_338/O
                         net (fo=1, routed)           0.000    19.622    u_rom/acc1_i_338_n_2
    SLICE_X39Y63         MUXF8 (Prop_muxf8_I1_O)      0.094    19.716 r  u_rom/acc1_i_164/O
                         net (fo=1, routed)           1.599    21.315    u_tinyriscv/u_avg/data_o0[23]
    SLICE_X37Y102        LUT5 (Prop_lut5_I4_O)        0.316    21.631 r  u_tinyriscv/u_avg/acc1_i_37/O
                         net (fo=2, routed)           1.130    22.761    u_tinyriscv/u_avg/acc1_i_37_n_2
    SLICE_X31Y113        LUT6 (Prop_lut6_I2_O)        0.124    22.885 r  u_tinyriscv/u_avg/acc1_i_3/O
                         net (fo=9, routed)           1.496    24.381    u_tinyriscv/u_id_ex/reg1_rdata_ff/m0_data_o[2]
    SLICE_X24Y105        LUT6 (Prop_lut6_I5_O)        0.124    24.505 f  u_tinyriscv/u_id_ex/reg1_rdata_ff/reg_wdata_reg[31]_i_16/O
                         net (fo=13, routed)          0.941    25.446    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[15]_i_1_1
    SLICE_X25Y109        LUT6 (Prop_lut6_I2_O)        0.124    25.570 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[19]_i_4/O
                         net (fo=1, routed)           0.805    26.375    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[19]_i_4_n_2
    SLICE_X23Y109        LUT6 (Prop_lut6_I3_O)        0.124    26.499 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[19]_i_1/O
                         net (fo=1, routed)           1.577    28.076    u_tinyriscv/u_ex/regs[1][31]_i_2[19]
    SLICE_X3Y109         LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.939ns  (logic 4.159ns (14.886%)  route 23.780ns (85.114%))
  Logic Levels:           16  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=7 MUXF7=2 MUXF8=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 f  rst_IBUF_inst/O
                         net (fo=1223, routed)        6.210     7.662    timer_0/rst_IBUF
    SLICE_X31Y57         LUT2 (Prop_lut2_I1_O)        0.124     7.786 f  timer_0/_rom_reg_0_255_0_0_i_27/O
                         net (fo=16, routed)          2.972    10.758    u_tinyriscv/u_avg/m3_req_i
    SLICE_X37Y105        LUT6 (Prop_lut6_I3_O)        0.124    10.882 r  u_tinyriscv/u_avg/_rom_reg_0_255_0_0_i_11/O
                         net (fo=44, routed)          1.080    11.962    u_tinyriscv/u_avg/_rom_reg_0_255_0_0_i_11_n_2
    SLICE_X43Y99         LUT6 (Prop_lut6_I2_O)        0.124    12.086 r  u_tinyriscv/u_avg/_rom_reg_0_255_0_0_i_25/O
                         net (fo=11, routed)          1.679    13.764    u_uart_debug/_rom_reg_2048_2303_31_31_0
    SLICE_X48Y76         LUT3 (Prop_lut3_I0_O)        0.150    13.914 r  u_uart_debug/_rom_reg_0_255_30_30_i_8/O
                         net (fo=128, routed)         2.639    16.554    u_rom/_rom_reg_2816_3071_31_31/A1
    SLICE_X38Y35         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.446    17.000 r  u_rom/_rom_reg_2816_3071_31_31/RAMS64E_A/O
                         net (fo=1, routed)           0.000    17.000    u_rom/_rom_reg_2816_3071_31_31/OA
    SLICE_X38Y35         MUXF7 (Prop_muxf7_I1_O)      0.214    17.214 r  u_rom/_rom_reg_2816_3071_31_31/F7.A/O
                         net (fo=1, routed)           0.000    17.214    u_rom/_rom_reg_2816_3071_31_31/O1
    SLICE_X38Y35         MUXF8 (Prop_muxf8_I1_O)      0.088    17.302 r  u_rom/_rom_reg_2816_3071_31_31/F8/O
                         net (fo=1, routed)           1.789    19.091    u_rom/_rom_reg_2816_3071_31_31_n_2
    SLICE_X39Y63         LUT6 (Prop_lut6_I0_O)        0.319    19.410 r  u_rom/qout_r[31]_i_13/O
                         net (fo=2, routed)           0.000    19.410    u_rom/qout_r[31]_i_13_n_2
    SLICE_X39Y63         MUXF7 (Prop_muxf7_I0_O)      0.212    19.622 r  u_rom/acc1_i_338/O
                         net (fo=1, routed)           0.000    19.622    u_rom/acc1_i_338_n_2
    SLICE_X39Y63         MUXF8 (Prop_muxf8_I1_O)      0.094    19.716 r  u_rom/acc1_i_164/O
                         net (fo=1, routed)           1.599    21.315    u_tinyriscv/u_avg/data_o0[23]
    SLICE_X37Y102        LUT5 (Prop_lut5_I4_O)        0.316    21.631 r  u_tinyriscv/u_avg/acc1_i_37/O
                         net (fo=2, routed)           1.130    22.761    u_tinyriscv/u_avg/acc1_i_37_n_2
    SLICE_X31Y113        LUT6 (Prop_lut6_I2_O)        0.124    22.885 r  u_tinyriscv/u_avg/acc1_i_3/O
                         net (fo=9, routed)           1.496    24.381    u_tinyriscv/u_id_ex/reg1_rdata_ff/m0_data_o[2]
    SLICE_X24Y105        LUT6 (Prop_lut6_I5_O)        0.124    24.505 f  u_tinyriscv/u_id_ex/reg1_rdata_ff/reg_wdata_reg[31]_i_16/O
                         net (fo=13, routed)          0.648    25.153    u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[1]_1
    SLICE_X24Y104        LUT6 (Prop_lut6_I4_O)        0.124    25.277 f  u_tinyriscv/u_id_ex/reg1_rdata_ff/reg_wdata_reg[31]_i_4/O
                         net (fo=6, routed)           1.743    27.020    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]
    SLICE_X17Y118        LUT6 (Prop_lut6_I2_O)        0.124    27.144 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[28]_i_1/O
                         net (fo=1, routed)           0.795    27.939    u_tinyriscv/u_ex/regs[1][31]_i_2[28]
    SLICE_X10Y119        LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.932ns  (logic 4.159ns (14.890%)  route 23.773ns (85.110%))
  Logic Levels:           16  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=7 MUXF7=2 MUXF8=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 f  rst_IBUF_inst/O
                         net (fo=1223, routed)        6.210     7.662    timer_0/rst_IBUF
    SLICE_X31Y57         LUT2 (Prop_lut2_I1_O)        0.124     7.786 f  timer_0/_rom_reg_0_255_0_0_i_27/O
                         net (fo=16, routed)          2.972    10.758    u_tinyriscv/u_avg/m3_req_i
    SLICE_X37Y105        LUT6 (Prop_lut6_I3_O)        0.124    10.882 r  u_tinyriscv/u_avg/_rom_reg_0_255_0_0_i_11/O
                         net (fo=44, routed)          1.080    11.962    u_tinyriscv/u_avg/_rom_reg_0_255_0_0_i_11_n_2
    SLICE_X43Y99         LUT6 (Prop_lut6_I2_O)        0.124    12.086 r  u_tinyriscv/u_avg/_rom_reg_0_255_0_0_i_25/O
                         net (fo=11, routed)          1.679    13.764    u_uart_debug/_rom_reg_2048_2303_31_31_0
    SLICE_X48Y76         LUT3 (Prop_lut3_I0_O)        0.150    13.914 r  u_uart_debug/_rom_reg_0_255_30_30_i_8/O
                         net (fo=128, routed)         2.639    16.554    u_rom/_rom_reg_2816_3071_31_31/A1
    SLICE_X38Y35         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.446    17.000 r  u_rom/_rom_reg_2816_3071_31_31/RAMS64E_A/O
                         net (fo=1, routed)           0.000    17.000    u_rom/_rom_reg_2816_3071_31_31/OA
    SLICE_X38Y35         MUXF7 (Prop_muxf7_I1_O)      0.214    17.214 r  u_rom/_rom_reg_2816_3071_31_31/F7.A/O
                         net (fo=1, routed)           0.000    17.214    u_rom/_rom_reg_2816_3071_31_31/O1
    SLICE_X38Y35         MUXF8 (Prop_muxf8_I1_O)      0.088    17.302 r  u_rom/_rom_reg_2816_3071_31_31/F8/O
                         net (fo=1, routed)           1.789    19.091    u_rom/_rom_reg_2816_3071_31_31_n_2
    SLICE_X39Y63         LUT6 (Prop_lut6_I0_O)        0.319    19.410 r  u_rom/qout_r[31]_i_13/O
                         net (fo=2, routed)           0.000    19.410    u_rom/qout_r[31]_i_13_n_2
    SLICE_X39Y63         MUXF7 (Prop_muxf7_I0_O)      0.212    19.622 r  u_rom/acc1_i_338/O
                         net (fo=1, routed)           0.000    19.622    u_rom/acc1_i_338_n_2
    SLICE_X39Y63         MUXF8 (Prop_muxf8_I1_O)      0.094    19.716 r  u_rom/acc1_i_164/O
                         net (fo=1, routed)           1.599    21.315    u_tinyriscv/u_avg/data_o0[23]
    SLICE_X37Y102        LUT5 (Prop_lut5_I4_O)        0.316    21.631 r  u_tinyriscv/u_avg/acc1_i_37/O
                         net (fo=2, routed)           1.130    22.761    u_tinyriscv/u_avg/acc1_i_37_n_2
    SLICE_X31Y113        LUT6 (Prop_lut6_I2_O)        0.124    22.885 r  u_tinyriscv/u_avg/acc1_i_3/O
                         net (fo=9, routed)           1.496    24.381    u_tinyriscv/u_id_ex/reg1_rdata_ff/m0_data_o[2]
    SLICE_X24Y105        LUT6 (Prop_lut6_I5_O)        0.124    24.505 f  u_tinyriscv/u_id_ex/reg1_rdata_ff/reg_wdata_reg[31]_i_16/O
                         net (fo=13, routed)          0.648    25.153    u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[1]_1
    SLICE_X24Y104        LUT6 (Prop_lut6_I4_O)        0.124    25.277 f  u_tinyriscv/u_id_ex/reg1_rdata_ff/reg_wdata_reg[31]_i_4/O
                         net (fo=6, routed)           1.752    27.029    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]
    SLICE_X16Y118        LUT6 (Prop_lut6_I2_O)        0.124    27.153 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_1/O
                         net (fo=1, routed)           0.779    27.932    u_tinyriscv/u_ex/regs[1][31]_i_2[31]
    SLICE_X10Y119        LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.920ns  (logic 4.159ns (14.896%)  route 23.761ns (85.104%))
  Logic Levels:           16  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=7 MUXF7=2 MUXF8=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 f  rst_IBUF_inst/O
                         net (fo=1223, routed)        6.210     7.662    timer_0/rst_IBUF
    SLICE_X31Y57         LUT2 (Prop_lut2_I1_O)        0.124     7.786 f  timer_0/_rom_reg_0_255_0_0_i_27/O
                         net (fo=16, routed)          2.972    10.758    u_tinyriscv/u_avg/m3_req_i
    SLICE_X37Y105        LUT6 (Prop_lut6_I3_O)        0.124    10.882 r  u_tinyriscv/u_avg/_rom_reg_0_255_0_0_i_11/O
                         net (fo=44, routed)          1.080    11.962    u_tinyriscv/u_avg/_rom_reg_0_255_0_0_i_11_n_2
    SLICE_X43Y99         LUT6 (Prop_lut6_I2_O)        0.124    12.086 r  u_tinyriscv/u_avg/_rom_reg_0_255_0_0_i_25/O
                         net (fo=11, routed)          1.679    13.764    u_uart_debug/_rom_reg_2048_2303_31_31_0
    SLICE_X48Y76         LUT3 (Prop_lut3_I0_O)        0.150    13.914 r  u_uart_debug/_rom_reg_0_255_30_30_i_8/O
                         net (fo=128, routed)         2.639    16.554    u_rom/_rom_reg_2816_3071_31_31/A1
    SLICE_X38Y35         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.446    17.000 r  u_rom/_rom_reg_2816_3071_31_31/RAMS64E_A/O
                         net (fo=1, routed)           0.000    17.000    u_rom/_rom_reg_2816_3071_31_31/OA
    SLICE_X38Y35         MUXF7 (Prop_muxf7_I1_O)      0.214    17.214 r  u_rom/_rom_reg_2816_3071_31_31/F7.A/O
                         net (fo=1, routed)           0.000    17.214    u_rom/_rom_reg_2816_3071_31_31/O1
    SLICE_X38Y35         MUXF8 (Prop_muxf8_I1_O)      0.088    17.302 r  u_rom/_rom_reg_2816_3071_31_31/F8/O
                         net (fo=1, routed)           1.789    19.091    u_rom/_rom_reg_2816_3071_31_31_n_2
    SLICE_X39Y63         LUT6 (Prop_lut6_I0_O)        0.319    19.410 r  u_rom/qout_r[31]_i_13/O
                         net (fo=2, routed)           0.000    19.410    u_rom/qout_r[31]_i_13_n_2
    SLICE_X39Y63         MUXF7 (Prop_muxf7_I0_O)      0.212    19.622 r  u_rom/acc1_i_338/O
                         net (fo=1, routed)           0.000    19.622    u_rom/acc1_i_338_n_2
    SLICE_X39Y63         MUXF8 (Prop_muxf8_I1_O)      0.094    19.716 r  u_rom/acc1_i_164/O
                         net (fo=1, routed)           1.599    21.315    u_tinyriscv/u_avg/data_o0[23]
    SLICE_X37Y102        LUT5 (Prop_lut5_I4_O)        0.316    21.631 r  u_tinyriscv/u_avg/acc1_i_37/O
                         net (fo=2, routed)           1.130    22.761    u_tinyriscv/u_avg/acc1_i_37_n_2
    SLICE_X31Y113        LUT6 (Prop_lut6_I2_O)        0.124    22.885 r  u_tinyriscv/u_avg/acc1_i_3/O
                         net (fo=9, routed)           1.496    24.381    u_tinyriscv/u_id_ex/reg1_rdata_ff/m0_data_o[2]
    SLICE_X24Y105        LUT6 (Prop_lut6_I5_O)        0.124    24.505 f  u_tinyriscv/u_id_ex/reg1_rdata_ff/reg_wdata_reg[31]_i_16/O
                         net (fo=13, routed)          0.648    25.153    u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[1]_1
    SLICE_X24Y104        LUT6 (Prop_lut6_I4_O)        0.124    25.277 f  u_tinyriscv/u_id_ex/reg1_rdata_ff/reg_wdata_reg[31]_i_4/O
                         net (fo=6, routed)           1.880    27.157    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]
    SLICE_X13Y117        LUT6 (Prop_lut6_I2_O)        0.124    27.281 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[30]_i_1/O
                         net (fo=1, routed)           0.639    27.920    u_tinyriscv/u_ex/regs[1][31]_i_2[30]
    SLICE_X10Y119        LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.805ns  (logic 4.159ns (14.958%)  route 23.646ns (85.042%))
  Logic Levels:           16  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=7 MUXF7=2 MUXF8=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 f  rst_IBUF_inst/O
                         net (fo=1223, routed)        6.210     7.662    timer_0/rst_IBUF
    SLICE_X31Y57         LUT2 (Prop_lut2_I1_O)        0.124     7.786 f  timer_0/_rom_reg_0_255_0_0_i_27/O
                         net (fo=16, routed)          2.972    10.758    u_tinyriscv/u_avg/m3_req_i
    SLICE_X37Y105        LUT6 (Prop_lut6_I3_O)        0.124    10.882 r  u_tinyriscv/u_avg/_rom_reg_0_255_0_0_i_11/O
                         net (fo=44, routed)          1.080    11.962    u_tinyriscv/u_avg/_rom_reg_0_255_0_0_i_11_n_2
    SLICE_X43Y99         LUT6 (Prop_lut6_I2_O)        0.124    12.086 r  u_tinyriscv/u_avg/_rom_reg_0_255_0_0_i_25/O
                         net (fo=11, routed)          1.679    13.764    u_uart_debug/_rom_reg_2048_2303_31_31_0
    SLICE_X48Y76         LUT3 (Prop_lut3_I0_O)        0.150    13.914 r  u_uart_debug/_rom_reg_0_255_30_30_i_8/O
                         net (fo=128, routed)         2.639    16.554    u_rom/_rom_reg_2816_3071_31_31/A1
    SLICE_X38Y35         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.446    17.000 r  u_rom/_rom_reg_2816_3071_31_31/RAMS64E_A/O
                         net (fo=1, routed)           0.000    17.000    u_rom/_rom_reg_2816_3071_31_31/OA
    SLICE_X38Y35         MUXF7 (Prop_muxf7_I1_O)      0.214    17.214 r  u_rom/_rom_reg_2816_3071_31_31/F7.A/O
                         net (fo=1, routed)           0.000    17.214    u_rom/_rom_reg_2816_3071_31_31/O1
    SLICE_X38Y35         MUXF8 (Prop_muxf8_I1_O)      0.088    17.302 r  u_rom/_rom_reg_2816_3071_31_31/F8/O
                         net (fo=1, routed)           1.789    19.091    u_rom/_rom_reg_2816_3071_31_31_n_2
    SLICE_X39Y63         LUT6 (Prop_lut6_I0_O)        0.319    19.410 r  u_rom/qout_r[31]_i_13/O
                         net (fo=2, routed)           0.000    19.410    u_rom/qout_r[31]_i_13_n_2
    SLICE_X39Y63         MUXF7 (Prop_muxf7_I0_O)      0.212    19.622 r  u_rom/acc1_i_338/O
                         net (fo=1, routed)           0.000    19.622    u_rom/acc1_i_338_n_2
    SLICE_X39Y63         MUXF8 (Prop_muxf8_I1_O)      0.094    19.716 r  u_rom/acc1_i_164/O
                         net (fo=1, routed)           1.599    21.315    u_tinyriscv/u_avg/data_o0[23]
    SLICE_X37Y102        LUT5 (Prop_lut5_I4_O)        0.316    21.631 r  u_tinyriscv/u_avg/acc1_i_37/O
                         net (fo=2, routed)           1.130    22.761    u_tinyriscv/u_avg/acc1_i_37_n_2
    SLICE_X31Y113        LUT6 (Prop_lut6_I2_O)        0.124    22.885 r  u_tinyriscv/u_avg/acc1_i_3/O
                         net (fo=9, routed)           1.496    24.381    u_tinyriscv/u_id_ex/reg1_rdata_ff/m0_data_o[2]
    SLICE_X24Y105        LUT6 (Prop_lut6_I5_O)        0.124    24.505 f  u_tinyriscv/u_id_ex/reg1_rdata_ff/reg_wdata_reg[31]_i_16/O
                         net (fo=13, routed)          0.648    25.153    u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[1]_1
    SLICE_X24Y104        LUT6 (Prop_lut6_I4_O)        0.124    25.277 f  u_tinyriscv/u_id_ex/reg1_rdata_ff/reg_wdata_reg[31]_i_4/O
                         net (fo=6, routed)           1.912    27.189    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]
    SLICE_X15Y117        LUT6 (Prop_lut6_I2_O)        0.124    27.313 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[29]_i_1/O
                         net (fo=1, routed)           0.492    27.805    u_tinyriscv/u_ex/regs[1][31]_i_2[29]
    SLICE_X10Y117        LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.627ns  (logic 4.159ns (15.054%)  route 23.468ns (84.946%))
  Logic Levels:           16  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=7 MUXF7=2 MUXF8=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 f  rst_IBUF_inst/O
                         net (fo=1223, routed)        6.210     7.662    timer_0/rst_IBUF
    SLICE_X31Y57         LUT2 (Prop_lut2_I1_O)        0.124     7.786 f  timer_0/_rom_reg_0_255_0_0_i_27/O
                         net (fo=16, routed)          2.972    10.758    u_tinyriscv/u_avg/m3_req_i
    SLICE_X37Y105        LUT6 (Prop_lut6_I3_O)        0.124    10.882 r  u_tinyriscv/u_avg/_rom_reg_0_255_0_0_i_11/O
                         net (fo=44, routed)          1.080    11.962    u_tinyriscv/u_avg/_rom_reg_0_255_0_0_i_11_n_2
    SLICE_X43Y99         LUT6 (Prop_lut6_I2_O)        0.124    12.086 r  u_tinyriscv/u_avg/_rom_reg_0_255_0_0_i_25/O
                         net (fo=11, routed)          1.679    13.764    u_uart_debug/_rom_reg_2048_2303_31_31_0
    SLICE_X48Y76         LUT3 (Prop_lut3_I0_O)        0.150    13.914 r  u_uart_debug/_rom_reg_0_255_30_30_i_8/O
                         net (fo=128, routed)         2.639    16.554    u_rom/_rom_reg_2816_3071_31_31/A1
    SLICE_X38Y35         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.446    17.000 r  u_rom/_rom_reg_2816_3071_31_31/RAMS64E_A/O
                         net (fo=1, routed)           0.000    17.000    u_rom/_rom_reg_2816_3071_31_31/OA
    SLICE_X38Y35         MUXF7 (Prop_muxf7_I1_O)      0.214    17.214 r  u_rom/_rom_reg_2816_3071_31_31/F7.A/O
                         net (fo=1, routed)           0.000    17.214    u_rom/_rom_reg_2816_3071_31_31/O1
    SLICE_X38Y35         MUXF8 (Prop_muxf8_I1_O)      0.088    17.302 r  u_rom/_rom_reg_2816_3071_31_31/F8/O
                         net (fo=1, routed)           1.789    19.091    u_rom/_rom_reg_2816_3071_31_31_n_2
    SLICE_X39Y63         LUT6 (Prop_lut6_I0_O)        0.319    19.410 r  u_rom/qout_r[31]_i_13/O
                         net (fo=2, routed)           0.000    19.410    u_rom/qout_r[31]_i_13_n_2
    SLICE_X39Y63         MUXF7 (Prop_muxf7_I0_O)      0.212    19.622 r  u_rom/acc1_i_338/O
                         net (fo=1, routed)           0.000    19.622    u_rom/acc1_i_338_n_2
    SLICE_X39Y63         MUXF8 (Prop_muxf8_I1_O)      0.094    19.716 r  u_rom/acc1_i_164/O
                         net (fo=1, routed)           1.599    21.315    u_tinyriscv/u_avg/data_o0[23]
    SLICE_X37Y102        LUT5 (Prop_lut5_I4_O)        0.316    21.631 r  u_tinyriscv/u_avg/acc1_i_37/O
                         net (fo=2, routed)           1.130    22.761    u_tinyriscv/u_avg/acc1_i_37_n_2
    SLICE_X31Y113        LUT6 (Prop_lut6_I2_O)        0.124    22.885 r  u_tinyriscv/u_avg/acc1_i_3/O
                         net (fo=9, routed)           1.496    24.381    u_tinyriscv/u_id_ex/reg1_rdata_ff/m0_data_o[2]
    SLICE_X24Y105        LUT6 (Prop_lut6_I5_O)        0.124    24.505 f  u_tinyriscv/u_id_ex/reg1_rdata_ff/reg_wdata_reg[31]_i_16/O
                         net (fo=13, routed)          1.169    25.674    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[15]_i_1_1
    SLICE_X25Y109        LUT6 (Prop_lut6_I2_O)        0.124    25.798 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[22]_i_4/O
                         net (fo=1, routed)           0.692    26.490    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[22]_i_4_n_2
    SLICE_X15Y109        LUT6 (Prop_lut6_I3_O)        0.124    26.614 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[22]_i_1/O
                         net (fo=1, routed)           1.013    27.627    u_tinyriscv/u_ex/regs[1][31]_i_2[22]
    SLICE_X13Y109        LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.504ns  (logic 4.159ns (15.122%)  route 23.345ns (84.878%))
  Logic Levels:           16  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=7 MUXF7=2 MUXF8=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 f  rst_IBUF_inst/O
                         net (fo=1223, routed)        6.210     7.662    timer_0/rst_IBUF
    SLICE_X31Y57         LUT2 (Prop_lut2_I1_O)        0.124     7.786 f  timer_0/_rom_reg_0_255_0_0_i_27/O
                         net (fo=16, routed)          2.972    10.758    u_tinyriscv/u_avg/m3_req_i
    SLICE_X37Y105        LUT6 (Prop_lut6_I3_O)        0.124    10.882 r  u_tinyriscv/u_avg/_rom_reg_0_255_0_0_i_11/O
                         net (fo=44, routed)          1.080    11.962    u_tinyriscv/u_avg/_rom_reg_0_255_0_0_i_11_n_2
    SLICE_X43Y99         LUT6 (Prop_lut6_I2_O)        0.124    12.086 r  u_tinyriscv/u_avg/_rom_reg_0_255_0_0_i_25/O
                         net (fo=11, routed)          1.679    13.764    u_uart_debug/_rom_reg_2048_2303_31_31_0
    SLICE_X48Y76         LUT3 (Prop_lut3_I0_O)        0.150    13.914 r  u_uart_debug/_rom_reg_0_255_30_30_i_8/O
                         net (fo=128, routed)         2.639    16.554    u_rom/_rom_reg_2816_3071_31_31/A1
    SLICE_X38Y35         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.446    17.000 r  u_rom/_rom_reg_2816_3071_31_31/RAMS64E_A/O
                         net (fo=1, routed)           0.000    17.000    u_rom/_rom_reg_2816_3071_31_31/OA
    SLICE_X38Y35         MUXF7 (Prop_muxf7_I1_O)      0.214    17.214 r  u_rom/_rom_reg_2816_3071_31_31/F7.A/O
                         net (fo=1, routed)           0.000    17.214    u_rom/_rom_reg_2816_3071_31_31/O1
    SLICE_X38Y35         MUXF8 (Prop_muxf8_I1_O)      0.088    17.302 r  u_rom/_rom_reg_2816_3071_31_31/F8/O
                         net (fo=1, routed)           1.789    19.091    u_rom/_rom_reg_2816_3071_31_31_n_2
    SLICE_X39Y63         LUT6 (Prop_lut6_I0_O)        0.319    19.410 r  u_rom/qout_r[31]_i_13/O
                         net (fo=2, routed)           0.000    19.410    u_rom/qout_r[31]_i_13_n_2
    SLICE_X39Y63         MUXF7 (Prop_muxf7_I0_O)      0.212    19.622 r  u_rom/acc1_i_338/O
                         net (fo=1, routed)           0.000    19.622    u_rom/acc1_i_338_n_2
    SLICE_X39Y63         MUXF8 (Prop_muxf8_I1_O)      0.094    19.716 r  u_rom/acc1_i_164/O
                         net (fo=1, routed)           1.599    21.315    u_tinyriscv/u_avg/data_o0[23]
    SLICE_X37Y102        LUT5 (Prop_lut5_I4_O)        0.316    21.631 r  u_tinyriscv/u_avg/acc1_i_37/O
                         net (fo=2, routed)           1.130    22.761    u_tinyriscv/u_avg/acc1_i_37_n_2
    SLICE_X31Y113        LUT6 (Prop_lut6_I2_O)        0.124    22.885 r  u_tinyriscv/u_avg/acc1_i_3/O
                         net (fo=9, routed)           1.496    24.381    u_tinyriscv/u_id_ex/reg1_rdata_ff/m0_data_o[2]
    SLICE_X24Y105        LUT6 (Prop_lut6_I5_O)        0.124    24.505 f  u_tinyriscv/u_id_ex/reg1_rdata_ff/reg_wdata_reg[31]_i_16/O
                         net (fo=13, routed)          1.020    25.525    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[15]_i_1_1
    SLICE_X25Y108        LUT6 (Prop_lut6_I2_O)        0.124    25.649 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[26]_i_4/O
                         net (fo=1, routed)           1.075    26.724    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[26]_i_4_n_2
    SLICE_X21Y115        LUT6 (Prop_lut6_I3_O)        0.124    26.848 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[26]_i_1/O
                         net (fo=1, routed)           0.655    27.504    u_tinyriscv/u_ex/regs[1][31]_i_2[26]
    SLICE_X13Y118        LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.399ns  (logic 4.159ns (15.180%)  route 23.240ns (84.820%))
  Logic Levels:           16  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=7 MUXF7=2 MUXF8=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 f  rst_IBUF_inst/O
                         net (fo=1223, routed)        6.210     7.662    timer_0/rst_IBUF
    SLICE_X31Y57         LUT2 (Prop_lut2_I1_O)        0.124     7.786 f  timer_0/_rom_reg_0_255_0_0_i_27/O
                         net (fo=16, routed)          2.972    10.758    u_tinyriscv/u_avg/m3_req_i
    SLICE_X37Y105        LUT6 (Prop_lut6_I3_O)        0.124    10.882 r  u_tinyriscv/u_avg/_rom_reg_0_255_0_0_i_11/O
                         net (fo=44, routed)          1.080    11.962    u_tinyriscv/u_avg/_rom_reg_0_255_0_0_i_11_n_2
    SLICE_X43Y99         LUT6 (Prop_lut6_I2_O)        0.124    12.086 r  u_tinyriscv/u_avg/_rom_reg_0_255_0_0_i_25/O
                         net (fo=11, routed)          1.679    13.764    u_uart_debug/_rom_reg_2048_2303_31_31_0
    SLICE_X48Y76         LUT3 (Prop_lut3_I0_O)        0.150    13.914 r  u_uart_debug/_rom_reg_0_255_30_30_i_8/O
                         net (fo=128, routed)         2.639    16.554    u_rom/_rom_reg_2816_3071_31_31/A1
    SLICE_X38Y35         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.446    17.000 r  u_rom/_rom_reg_2816_3071_31_31/RAMS64E_A/O
                         net (fo=1, routed)           0.000    17.000    u_rom/_rom_reg_2816_3071_31_31/OA
    SLICE_X38Y35         MUXF7 (Prop_muxf7_I1_O)      0.214    17.214 r  u_rom/_rom_reg_2816_3071_31_31/F7.A/O
                         net (fo=1, routed)           0.000    17.214    u_rom/_rom_reg_2816_3071_31_31/O1
    SLICE_X38Y35         MUXF8 (Prop_muxf8_I1_O)      0.088    17.302 r  u_rom/_rom_reg_2816_3071_31_31/F8/O
                         net (fo=1, routed)           1.789    19.091    u_rom/_rom_reg_2816_3071_31_31_n_2
    SLICE_X39Y63         LUT6 (Prop_lut6_I0_O)        0.319    19.410 r  u_rom/qout_r[31]_i_13/O
                         net (fo=2, routed)           0.000    19.410    u_rom/qout_r[31]_i_13_n_2
    SLICE_X39Y63         MUXF7 (Prop_muxf7_I0_O)      0.212    19.622 r  u_rom/acc1_i_338/O
                         net (fo=1, routed)           0.000    19.622    u_rom/acc1_i_338_n_2
    SLICE_X39Y63         MUXF8 (Prop_muxf8_I1_O)      0.094    19.716 r  u_rom/acc1_i_164/O
                         net (fo=1, routed)           1.599    21.315    u_tinyriscv/u_avg/data_o0[23]
    SLICE_X37Y102        LUT5 (Prop_lut5_I4_O)        0.316    21.631 r  u_tinyriscv/u_avg/acc1_i_37/O
                         net (fo=2, routed)           1.130    22.761    u_tinyriscv/u_avg/acc1_i_37_n_2
    SLICE_X31Y113        LUT6 (Prop_lut6_I2_O)        0.124    22.885 r  u_tinyriscv/u_avg/acc1_i_3/O
                         net (fo=9, routed)           1.496    24.381    u_tinyriscv/u_id_ex/reg1_rdata_ff/m0_data_o[2]
    SLICE_X24Y105        LUT6 (Prop_lut6_I5_O)        0.124    24.505 f  u_tinyriscv/u_id_ex/reg1_rdata_ff/reg_wdata_reg[31]_i_16/O
                         net (fo=13, routed)          0.951    25.456    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[15]_i_1_1
    SLICE_X21Y109        LUT6 (Prop_lut6_I2_O)        0.124    25.580 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[25]_i_4/O
                         net (fo=1, routed)           1.152    26.732    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[25]_i_4_n_2
    SLICE_X16Y113        LUT6 (Prop_lut6_I3_O)        0.124    26.856 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[25]_i_1/O
                         net (fo=1, routed)           0.543    27.399    u_tinyriscv/u_ex/regs[1][31]_i_2[25]
    SLICE_X16Y114        LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.382ns  (logic 4.159ns (15.189%)  route 23.223ns (84.811%))
  Logic Levels:           16  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=7 MUXF7=2 MUXF8=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 f  rst_IBUF_inst/O
                         net (fo=1223, routed)        6.210     7.662    timer_0/rst_IBUF
    SLICE_X31Y57         LUT2 (Prop_lut2_I1_O)        0.124     7.786 f  timer_0/_rom_reg_0_255_0_0_i_27/O
                         net (fo=16, routed)          2.972    10.758    u_tinyriscv/u_avg/m3_req_i
    SLICE_X37Y105        LUT6 (Prop_lut6_I3_O)        0.124    10.882 r  u_tinyriscv/u_avg/_rom_reg_0_255_0_0_i_11/O
                         net (fo=44, routed)          1.080    11.962    u_tinyriscv/u_avg/_rom_reg_0_255_0_0_i_11_n_2
    SLICE_X43Y99         LUT6 (Prop_lut6_I2_O)        0.124    12.086 r  u_tinyriscv/u_avg/_rom_reg_0_255_0_0_i_25/O
                         net (fo=11, routed)          1.679    13.764    u_uart_debug/_rom_reg_2048_2303_31_31_0
    SLICE_X48Y76         LUT3 (Prop_lut3_I0_O)        0.150    13.914 r  u_uart_debug/_rom_reg_0_255_30_30_i_8/O
                         net (fo=128, routed)         2.639    16.554    u_rom/_rom_reg_2816_3071_31_31/A1
    SLICE_X38Y35         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.446    17.000 r  u_rom/_rom_reg_2816_3071_31_31/RAMS64E_A/O
                         net (fo=1, routed)           0.000    17.000    u_rom/_rom_reg_2816_3071_31_31/OA
    SLICE_X38Y35         MUXF7 (Prop_muxf7_I1_O)      0.214    17.214 r  u_rom/_rom_reg_2816_3071_31_31/F7.A/O
                         net (fo=1, routed)           0.000    17.214    u_rom/_rom_reg_2816_3071_31_31/O1
    SLICE_X38Y35         MUXF8 (Prop_muxf8_I1_O)      0.088    17.302 r  u_rom/_rom_reg_2816_3071_31_31/F8/O
                         net (fo=1, routed)           1.789    19.091    u_rom/_rom_reg_2816_3071_31_31_n_2
    SLICE_X39Y63         LUT6 (Prop_lut6_I0_O)        0.319    19.410 r  u_rom/qout_r[31]_i_13/O
                         net (fo=2, routed)           0.000    19.410    u_rom/qout_r[31]_i_13_n_2
    SLICE_X39Y63         MUXF7 (Prop_muxf7_I0_O)      0.212    19.622 r  u_rom/acc1_i_338/O
                         net (fo=1, routed)           0.000    19.622    u_rom/acc1_i_338_n_2
    SLICE_X39Y63         MUXF8 (Prop_muxf8_I1_O)      0.094    19.716 r  u_rom/acc1_i_164/O
                         net (fo=1, routed)           1.599    21.315    u_tinyriscv/u_avg/data_o0[23]
    SLICE_X37Y102        LUT5 (Prop_lut5_I4_O)        0.316    21.631 r  u_tinyriscv/u_avg/acc1_i_37/O
                         net (fo=2, routed)           1.130    22.761    u_tinyriscv/u_avg/acc1_i_37_n_2
    SLICE_X31Y113        LUT6 (Prop_lut6_I2_O)        0.124    22.885 r  u_tinyriscv/u_avg/acc1_i_3/O
                         net (fo=9, routed)           1.496    24.381    u_tinyriscv/u_id_ex/reg1_rdata_ff/m0_data_o[2]
    SLICE_X24Y105        LUT6 (Prop_lut6_I5_O)        0.124    24.505 f  u_tinyriscv/u_id_ex/reg1_rdata_ff/reg_wdata_reg[31]_i_16/O
                         net (fo=13, routed)          0.513    25.018    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[15]_i_1_1
    SLICE_X25Y108        LUT6 (Prop_lut6_I2_O)        0.124    25.142 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[18]_i_4/O
                         net (fo=1, routed)           0.952    26.094    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[18]_i_4_n_2
    SLICE_X20Y109        LUT6 (Prop_lut6_I3_O)        0.124    26.218 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[18]_i_1/O
                         net (fo=1, routed)           1.164    27.382    u_tinyriscv/u_ex/regs[1][31]_i_2[18]
    SLICE_X9Y109         LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.353ns  (logic 4.159ns (15.205%)  route 23.194ns (84.795%))
  Logic Levels:           16  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=7 MUXF7=2 MUXF8=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 f  rst_IBUF_inst/O
                         net (fo=1223, routed)        6.210     7.662    timer_0/rst_IBUF
    SLICE_X31Y57         LUT2 (Prop_lut2_I1_O)        0.124     7.786 f  timer_0/_rom_reg_0_255_0_0_i_27/O
                         net (fo=16, routed)          2.972    10.758    u_tinyriscv/u_avg/m3_req_i
    SLICE_X37Y105        LUT6 (Prop_lut6_I3_O)        0.124    10.882 r  u_tinyriscv/u_avg/_rom_reg_0_255_0_0_i_11/O
                         net (fo=44, routed)          1.080    11.962    u_tinyriscv/u_avg/_rom_reg_0_255_0_0_i_11_n_2
    SLICE_X43Y99         LUT6 (Prop_lut6_I2_O)        0.124    12.086 r  u_tinyriscv/u_avg/_rom_reg_0_255_0_0_i_25/O
                         net (fo=11, routed)          1.679    13.764    u_uart_debug/_rom_reg_2048_2303_31_31_0
    SLICE_X48Y76         LUT3 (Prop_lut3_I0_O)        0.150    13.914 r  u_uart_debug/_rom_reg_0_255_30_30_i_8/O
                         net (fo=128, routed)         2.639    16.554    u_rom/_rom_reg_2816_3071_31_31/A1
    SLICE_X38Y35         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.446    17.000 r  u_rom/_rom_reg_2816_3071_31_31/RAMS64E_A/O
                         net (fo=1, routed)           0.000    17.000    u_rom/_rom_reg_2816_3071_31_31/OA
    SLICE_X38Y35         MUXF7 (Prop_muxf7_I1_O)      0.214    17.214 r  u_rom/_rom_reg_2816_3071_31_31/F7.A/O
                         net (fo=1, routed)           0.000    17.214    u_rom/_rom_reg_2816_3071_31_31/O1
    SLICE_X38Y35         MUXF8 (Prop_muxf8_I1_O)      0.088    17.302 r  u_rom/_rom_reg_2816_3071_31_31/F8/O
                         net (fo=1, routed)           1.789    19.091    u_rom/_rom_reg_2816_3071_31_31_n_2
    SLICE_X39Y63         LUT6 (Prop_lut6_I0_O)        0.319    19.410 r  u_rom/qout_r[31]_i_13/O
                         net (fo=2, routed)           0.000    19.410    u_rom/qout_r[31]_i_13_n_2
    SLICE_X39Y63         MUXF7 (Prop_muxf7_I0_O)      0.212    19.622 r  u_rom/acc1_i_338/O
                         net (fo=1, routed)           0.000    19.622    u_rom/acc1_i_338_n_2
    SLICE_X39Y63         MUXF8 (Prop_muxf8_I1_O)      0.094    19.716 r  u_rom/acc1_i_164/O
                         net (fo=1, routed)           1.599    21.315    u_tinyriscv/u_avg/data_o0[23]
    SLICE_X37Y102        LUT5 (Prop_lut5_I4_O)        0.316    21.631 r  u_tinyriscv/u_avg/acc1_i_37/O
                         net (fo=2, routed)           1.130    22.761    u_tinyriscv/u_avg/acc1_i_37_n_2
    SLICE_X31Y113        LUT6 (Prop_lut6_I2_O)        0.124    22.885 r  u_tinyriscv/u_avg/acc1_i_3/O
                         net (fo=9, routed)           1.496    24.381    u_tinyriscv/u_id_ex/reg1_rdata_ff/m0_data_o[2]
    SLICE_X24Y105        LUT6 (Prop_lut6_I5_O)        0.124    24.505 f  u_tinyriscv/u_id_ex/reg1_rdata_ff/reg_wdata_reg[31]_i_16/O
                         net (fo=13, routed)          1.021    25.525    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[15]_i_1_1
    SLICE_X23Y108        LUT6 (Prop_lut6_I2_O)        0.124    25.649 f  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[20]_i_4/O
                         net (fo=1, routed)           0.800    26.450    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[20]_i_4_n_2
    SLICE_X20Y108        LUT6 (Prop_lut6_I4_O)        0.124    26.574 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[20]_i_1/O
                         net (fo=1, routed)           0.779    27.353    u_tinyriscv/u_ex/regs[1][31]_i_2[20]
    SLICE_X9Y109         LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[20]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/recv_data_reg[32]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/dm_resp_data_reg[32]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.235ns  (logic 0.128ns (54.518%)  route 0.107ns (45.482%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y126        FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[32]/C
    SLICE_X51Y126        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[32]/Q
                         net (fo=1, routed)           0.107     0.235    u_jtag_top/u_jtag_driver/recv_data[32]
    SLICE_X51Y127        FDCE                                         r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[32]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/recv_data_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/dm_resp_data_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y127        FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[18]/C
    SLICE_X45Y127        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[18]/Q
                         net (fo=1, routed)           0.117     0.245    u_jtag_top/u_jtag_driver/recv_data[18]
    SLICE_X45Y126        FDCE                                         r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/tx/ack_d_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/tx/ack_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y129        FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/tx/ack_d_reg/C
    SLICE_X44Y129        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top/u_jtag_driver/tx/ack_d_reg/Q
                         net (fo=1, routed)           0.119     0.247    u_jtag_top/u_jtag_driver/tx/ack_d
    SLICE_X44Y129        FDCE                                         r  u_jtag_top/u_jtag_driver/tx/ack_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/recv_rdy_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/dm_resp_data_reg[24]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.128ns (49.656%)  route 0.130ns (50.344%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y125        FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/recv_rdy_reg/C
    SLICE_X51Y125        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top/u_jtag_driver/rx/recv_rdy_reg/Q
                         net (fo=39, routed)          0.130     0.258    u_jtag_top/u_jtag_driver/rx_valid
    SLICE_X51Y127        FDCE                                         r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[24]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/recv_rdy_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/dm_resp_data_reg[31]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.128ns (49.656%)  route 0.130ns (50.344%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y125        FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/recv_rdy_reg/C
    SLICE_X51Y125        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top/u_jtag_driver/rx/recv_rdy_reg/Q
                         net (fo=39, routed)          0.130     0.258    u_jtag_top/u_jtag_driver/rx_valid
    SLICE_X51Y127        FDCE                                         r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[31]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/recv_rdy_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/dm_resp_data_reg[32]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.128ns (49.656%)  route 0.130ns (50.344%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y125        FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/recv_rdy_reg/C
    SLICE_X51Y125        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top/u_jtag_driver/rx/recv_rdy_reg/Q
                         net (fo=39, routed)          0.130     0.258    u_jtag_top/u_jtag_driver/rx_valid
    SLICE_X51Y127        FDCE                                         r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[32]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/recv_rdy_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/dm_resp_data_reg[33]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.128ns (49.656%)  route 0.130ns (50.344%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y125        FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/recv_rdy_reg/C
    SLICE_X51Y125        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top/u_jtag_driver/rx/recv_rdy_reg/Q
                         net (fo=39, routed)          0.130     0.258    u_jtag_top/u_jtag_driver/rx_valid
    SLICE_X51Y127        FDCE                                         r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[33]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/recv_rdy_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/dm_resp_data_reg[34]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.128ns (49.656%)  route 0.130ns (50.344%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y125        FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/recv_rdy_reg/C
    SLICE_X51Y125        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top/u_jtag_driver/rx/recv_rdy_reg/Q
                         net (fo=39, routed)          0.130     0.258    u_jtag_top/u_jtag_driver/rx_valid
    SLICE_X51Y127        FDCE                                         r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[34]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/recv_rdy_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/dm_resp_data_reg[35]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.128ns (49.656%)  route 0.130ns (50.344%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y125        FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/recv_rdy_reg/C
    SLICE_X51Y125        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top/u_jtag_driver/rx/recv_rdy_reg/Q
                         net (fo=39, routed)          0.130     0.258    u_jtag_top/u_jtag_driver/rx_valid
    SLICE_X51Y127        FDCE                                         r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[35]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/recv_rdy_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/dm_resp_data_reg[36]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.128ns (49.656%)  route 0.130ns (50.344%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y125        FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/recv_rdy_reg/C
    SLICE_X51Y125        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top/u_jtag_driver/rx/recv_rdy_reg/Q
                         net (fo=39, routed)          0.130     0.258    u_jtag_top/u_jtag_driver/rx_valid
    SLICE_X51Y127        FDCE                                         r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[36]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           232 Endpoints
Min Delay           232 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.863ns  (logic 10.803ns (41.771%)  route 15.060ns (58.229%))
  Logic Levels:           22  (CARRY4=11 DSP48E1=2 LUT1=2 LUT2=1 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8576, routed)        1.728     5.249    u_tinyriscv/u_id_ex/reg2_rdata_ff/clk_IBUF_BUFG
    SLICE_X17Y119        FDRE                                         r  u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y119        FDRE (Prop_fdre_C_Q)         0.419     5.668 f  u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r_reg[0]/Q
                         net (fo=62, routed)          4.010     9.679    u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r_reg[0]_0
    SLICE_X5Y102         LUT1 (Prop_lut1_I0_O)        0.327    10.006 r  u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_71/O
                         net (fo=1, routed)           0.621    10.626    u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_71_n_2
    SLICE_X3Y102         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    11.414 r  u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_41/CO[3]
                         net (fo=1, routed)           0.000    11.414    u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_41_n_2
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.528 r  u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_40/CO[3]
                         net (fo=1, routed)           0.000    11.528    u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_40_n_2
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.642 r  u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_39/CO[3]
                         net (fo=1, routed)           0.000    11.642    u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_39_n_2
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.955 r  u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_38/O[3]
                         net (fo=1, routed)           1.091    13.046    u_tinyriscv/u_id_ex/inst_ff/reg2_data_invert[15]
    SLICE_X4Y105         LUT6 (Prop_lut6_I5_O)        0.306    13.352 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_16/O
                         net (fo=2, routed)           1.267    14.619    u_tinyriscv/u_ex/mul_op2[15]
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    18.470 r  u_tinyriscv/u_ex/mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    18.472    u_tinyriscv/u_ex/mul_temp__1_n_108
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    19.990 r  u_tinyriscv/u_ex/mul_temp__2/P[0]
                         net (fo=2, routed)           1.556    21.545    u_tinyriscv/u_ex/p_1_in[17]
    SLICE_X11Y101        LUT2 (Prop_lut2_I0_O)        0.124    21.669 r  u_tinyriscv/u_ex/reg_wdata_reg[19]_i_44/O
                         net (fo=1, routed)           0.000    21.669    u_tinyriscv/u_ex/reg_wdata_reg[19]_i_44_n_2
    SLICE_X11Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.219 r  u_tinyriscv/u_ex/reg_wdata_reg[19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.219    u_tinyriscv/u_ex/reg_wdata_reg[19]_i_28_n_2
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.333 r  u_tinyriscv/u_ex/reg_wdata_reg[27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    22.333    u_tinyriscv/u_ex/reg_wdata_reg[27]_i_42_n_2
    SLICE_X11Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.447 r  u_tinyriscv/u_ex/reg_wdata_reg[27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.447    u_tinyriscv/u_ex/reg_wdata_reg[27]_i_22_n_2
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.760 f  u_tinyriscv/u_ex/reg_wdata_reg[30]_i_22/O[3]
                         net (fo=2, routed)           1.111    23.872    u_tinyriscv/u_ex/reg_wdata_reg[30]_i_22_n_6
    SLICE_X9Y102         LUT1 (Prop_lut1_I0_O)        0.306    24.178 r  u_tinyriscv/u_ex/reg_wdata_reg[0]_i_41/O
                         net (fo=1, routed)           0.000    24.178    u_tinyriscv/u_ex/reg_wdata_reg[0]_i_41_n_2
    SLICE_X9Y102         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.579 r  u_tinyriscv/u_ex/reg_wdata_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.579    u_tinyriscv/u_ex/reg_wdata_reg[0]_i_35_n_2
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.693 r  u_tinyriscv/u_ex/reg_wdata_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.693    u_tinyriscv/u_ex/reg_wdata_reg[0]_i_25_n_2
    SLICE_X9Y104         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.915 r  u_tinyriscv/u_ex/reg_wdata_reg[7]_i_26/O[0]
                         net (fo=1, routed)           1.007    25.922    u_tinyriscv/u_ex/p_16_in[4]
    SLICE_X8Y102         LUT6 (Prop_lut6_I2_O)        0.299    26.221 f  u_tinyriscv/u_ex/reg_wdata_reg[4]_i_19/O
                         net (fo=1, routed)           0.750    26.971    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[4]_i_7_0
    SLICE_X13Y103        LUT6 (Prop_lut6_I0_O)        0.124    27.095 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[4]_i_13/O
                         net (fo=1, routed)           0.665    27.760    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[4]_i_13_n_2
    SLICE_X13Y103        LUT5 (Prop_lut5_I1_O)        0.124    27.884 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[4]_i_7/O
                         net (fo=1, routed)           1.030    28.914    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[4]_i_7_n_2
    SLICE_X16Y103        LUT6 (Prop_lut6_I0_O)        0.124    29.038 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[4]_i_2/O
                         net (fo=1, routed)           1.003    30.040    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[4]_i_2_n_2
    SLICE_X21Y103        LUT6 (Prop_lut6_I0_O)        0.124    30.164 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[4]_i_1/O
                         net (fo=1, routed)           0.948    31.112    u_tinyriscv/u_ex/regs[1][31]_i_2[4]
    SLICE_X7Y103         LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.687ns  (logic 10.787ns (41.993%)  route 14.900ns (58.007%))
  Logic Levels:           21  (CARRY4=10 DSP48E1=2 LUT1=2 LUT2=1 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8576, routed)        1.728     5.249    u_tinyriscv/u_id_ex/reg2_rdata_ff/clk_IBUF_BUFG
    SLICE_X17Y119        FDRE                                         r  u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y119        FDRE (Prop_fdre_C_Q)         0.419     5.668 f  u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r_reg[0]/Q
                         net (fo=62, routed)          4.010     9.679    u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r_reg[0]_0
    SLICE_X5Y102         LUT1 (Prop_lut1_I0_O)        0.327    10.006 r  u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_71/O
                         net (fo=1, routed)           0.621    10.626    u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_71_n_2
    SLICE_X3Y102         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    11.414 r  u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_41/CO[3]
                         net (fo=1, routed)           0.000    11.414    u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_41_n_2
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.528 r  u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_40/CO[3]
                         net (fo=1, routed)           0.000    11.528    u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_40_n_2
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.642 r  u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_39/CO[3]
                         net (fo=1, routed)           0.000    11.642    u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_39_n_2
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.955 r  u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_38/O[3]
                         net (fo=1, routed)           1.091    13.046    u_tinyriscv/u_id_ex/inst_ff/reg2_data_invert[15]
    SLICE_X4Y105         LUT6 (Prop_lut6_I5_O)        0.306    13.352 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_16/O
                         net (fo=2, routed)           1.267    14.619    u_tinyriscv/u_ex/mul_op2[15]
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    18.470 r  u_tinyriscv/u_ex/mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    18.472    u_tinyriscv/u_ex/mul_temp__1_n_108
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    19.990 r  u_tinyriscv/u_ex/mul_temp__2/P[0]
                         net (fo=2, routed)           1.556    21.545    u_tinyriscv/u_ex/p_1_in[17]
    SLICE_X11Y101        LUT2 (Prop_lut2_I0_O)        0.124    21.669 r  u_tinyriscv/u_ex/reg_wdata_reg[19]_i_44/O
                         net (fo=1, routed)           0.000    21.669    u_tinyriscv/u_ex/reg_wdata_reg[19]_i_44_n_2
    SLICE_X11Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.219 r  u_tinyriscv/u_ex/reg_wdata_reg[19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.219    u_tinyriscv/u_ex/reg_wdata_reg[19]_i_28_n_2
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.333 r  u_tinyriscv/u_ex/reg_wdata_reg[27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    22.333    u_tinyriscv/u_ex/reg_wdata_reg[27]_i_42_n_2
    SLICE_X11Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.447 r  u_tinyriscv/u_ex/reg_wdata_reg[27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.447    u_tinyriscv/u_ex/reg_wdata_reg[27]_i_22_n_2
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.760 f  u_tinyriscv/u_ex/reg_wdata_reg[30]_i_22/O[3]
                         net (fo=2, routed)           1.111    23.872    u_tinyriscv/u_ex/reg_wdata_reg[30]_i_22_n_6
    SLICE_X9Y102         LUT1 (Prop_lut1_I0_O)        0.306    24.178 r  u_tinyriscv/u_ex/reg_wdata_reg[0]_i_41/O
                         net (fo=1, routed)           0.000    24.178    u_tinyriscv/u_ex/reg_wdata_reg[0]_i_41_n_2
    SLICE_X9Y102         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.579 r  u_tinyriscv/u_ex/reg_wdata_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.579    u_tinyriscv/u_ex/reg_wdata_reg[0]_i_35_n_2
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.892 r  u_tinyriscv/u_ex/reg_wdata_reg[0]_i_25/O[3]
                         net (fo=1, routed)           0.656    25.548    u_tinyriscv/u_ex/p_16_in[3]
    SLICE_X8Y103         LUT6 (Prop_lut6_I2_O)        0.306    25.854 f  u_tinyriscv/u_ex/reg_wdata_reg[3]_i_19/O
                         net (fo=1, routed)           1.016    26.870    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[3]_i_7_0
    SLICE_X16Y102        LUT6 (Prop_lut6_I0_O)        0.124    26.994 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[3]_i_13/O
                         net (fo=1, routed)           1.014    28.008    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[3]_i_13_n_2
    SLICE_X11Y100        LUT5 (Prop_lut5_I1_O)        0.124    28.132 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[3]_i_7/O
                         net (fo=1, routed)           0.843    28.974    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[3]_i_7_n_2
    SLICE_X16Y102        LUT6 (Prop_lut6_I0_O)        0.124    29.098 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[3]_i_2/O
                         net (fo=1, routed)           0.751    29.849    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[3]_i_2_n_2
    SLICE_X20Y104        LUT6 (Prop_lut6_I0_O)        0.124    29.973 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[3]_i_1/O
                         net (fo=1, routed)           0.963    30.937    u_tinyriscv/u_ex/regs[1][31]_i_2[3]
    SLICE_X7Y108         LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.397ns  (logic 11.418ns (44.958%)  route 13.979ns (55.042%))
  Logic Levels:           25  (CARRY4=15 DSP48E1=2 LUT1=2 LUT2=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8576, routed)        1.728     5.249    u_tinyriscv/u_id_ex/reg2_rdata_ff/clk_IBUF_BUFG
    SLICE_X17Y119        FDRE                                         r  u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y119        FDRE (Prop_fdre_C_Q)         0.419     5.668 f  u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r_reg[0]/Q
                         net (fo=62, routed)          4.010     9.679    u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r_reg[0]_0
    SLICE_X5Y102         LUT1 (Prop_lut1_I0_O)        0.327    10.006 r  u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_71/O
                         net (fo=1, routed)           0.621    10.626    u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_71_n_2
    SLICE_X3Y102         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    11.414 r  u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_41/CO[3]
                         net (fo=1, routed)           0.000    11.414    u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_41_n_2
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.528 r  u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_40/CO[3]
                         net (fo=1, routed)           0.000    11.528    u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_40_n_2
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.642 r  u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_39/CO[3]
                         net (fo=1, routed)           0.000    11.642    u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_39_n_2
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.955 r  u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_38/O[3]
                         net (fo=1, routed)           1.091    13.046    u_tinyriscv/u_id_ex/inst_ff/reg2_data_invert[15]
    SLICE_X4Y105         LUT6 (Prop_lut6_I5_O)        0.306    13.352 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_16/O
                         net (fo=2, routed)           1.267    14.619    u_tinyriscv/u_ex/mul_op2[15]
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    18.470 r  u_tinyriscv/u_ex/mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    18.472    u_tinyriscv/u_ex/mul_temp__1_n_108
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    19.990 r  u_tinyriscv/u_ex/mul_temp__2/P[0]
                         net (fo=2, routed)           1.556    21.545    u_tinyriscv/u_ex/p_1_in[17]
    SLICE_X11Y101        LUT2 (Prop_lut2_I0_O)        0.124    21.669 r  u_tinyriscv/u_ex/reg_wdata_reg[19]_i_44/O
                         net (fo=1, routed)           0.000    21.669    u_tinyriscv/u_ex/reg_wdata_reg[19]_i_44_n_2
    SLICE_X11Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.219 r  u_tinyriscv/u_ex/reg_wdata_reg[19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.219    u_tinyriscv/u_ex/reg_wdata_reg[19]_i_28_n_2
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.333 r  u_tinyriscv/u_ex/reg_wdata_reg[27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    22.333    u_tinyriscv/u_ex/reg_wdata_reg[27]_i_42_n_2
    SLICE_X11Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.447 r  u_tinyriscv/u_ex/reg_wdata_reg[27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.447    u_tinyriscv/u_ex/reg_wdata_reg[27]_i_22_n_2
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.561 r  u_tinyriscv/u_ex/reg_wdata_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.561    u_tinyriscv/u_ex/reg_wdata_reg[30]_i_22_n_2
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.675 r  u_tinyriscv/u_ex/reg_wdata_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    22.675    u_tinyriscv/u_ex/reg_wdata_reg[0]_i_24_n_2
    SLICE_X11Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.789 r  u_tinyriscv/u_ex/reg_wdata_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.789    u_tinyriscv/u_ex/reg_wdata_reg[7]_i_25_n_2
    SLICE_X11Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.903 r  u_tinyriscv/u_ex/reg_wdata_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.903    u_tinyriscv/u_ex/reg_wdata_reg[11]_i_30_n_2
    SLICE_X11Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.017 r  u_tinyriscv/u_ex/reg_wdata_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.017    u_tinyriscv/u_ex/reg_wdata_reg[15]_i_22_n_2
    SLICE_X11Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.351 f  u_tinyriscv/u_ex/reg_wdata_reg[19]_i_26/O[1]
                         net (fo=2, routed)           1.241    24.593    u_tinyriscv/u_ex/reg_wdata_reg[19]_i_26_n_8
    SLICE_X9Y107         LUT1 (Prop_lut1_I0_O)        0.303    24.896 r  u_tinyriscv/u_ex/reg_wdata_reg[19]_i_40/O
                         net (fo=1, routed)           0.000    24.896    u_tinyriscv/u_ex/reg_wdata_reg[19]_i_40_n_2
    SLICE_X9Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.446 r  u_tinyriscv/u_ex/reg_wdata_reg[19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.446    u_tinyriscv/u_ex/reg_wdata_reg[19]_i_27_n_2
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.780 r  u_tinyriscv/u_ex/reg_wdata_reg[27]_i_37/O[1]
                         net (fo=1, routed)           0.667    26.447    u_tinyriscv/u_ex/p_16_in[21]
    SLICE_X8Y108         LUT6 (Prop_lut6_I2_O)        0.303    26.750 f  u_tinyriscv/u_ex/reg_wdata_reg[21]_i_17/O
                         net (fo=1, routed)           0.995    27.745    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[21]_i_2_0
    SLICE_X16Y110        LUT6 (Prop_lut6_I0_O)        0.124    27.869 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[21]_i_8/O
                         net (fo=1, routed)           0.797    28.666    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[21]_i_8_n_2
    SLICE_X16Y109        LUT6 (Prop_lut6_I3_O)        0.124    28.790 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[21]_i_2/O
                         net (fo=1, routed)           0.789    29.579    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[21]_i_2_n_2
    SLICE_X19Y109        LUT6 (Prop_lut6_I0_O)        0.124    29.703 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[21]_i_1/O
                         net (fo=1, routed)           0.944    30.646    u_tinyriscv/u_ex/regs[1][31]_i_2[21]
    SLICE_X13Y109        LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.300ns  (logic 11.436ns (45.201%)  route 13.864ns (54.799%))
  Logic Levels:           26  (CARRY4=16 DSP48E1=2 LUT1=2 LUT2=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8576, routed)        1.728     5.249    u_tinyriscv/u_id_ex/reg2_rdata_ff/clk_IBUF_BUFG
    SLICE_X17Y119        FDRE                                         r  u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y119        FDRE (Prop_fdre_C_Q)         0.419     5.668 f  u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r_reg[0]/Q
                         net (fo=62, routed)          4.010     9.679    u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r_reg[0]_0
    SLICE_X5Y102         LUT1 (Prop_lut1_I0_O)        0.327    10.006 r  u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_71/O
                         net (fo=1, routed)           0.621    10.626    u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_71_n_2
    SLICE_X3Y102         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    11.414 r  u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_41/CO[3]
                         net (fo=1, routed)           0.000    11.414    u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_41_n_2
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.528 r  u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_40/CO[3]
                         net (fo=1, routed)           0.000    11.528    u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_40_n_2
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.642 r  u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_39/CO[3]
                         net (fo=1, routed)           0.000    11.642    u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_39_n_2
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.955 r  u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_38/O[3]
                         net (fo=1, routed)           1.091    13.046    u_tinyriscv/u_id_ex/inst_ff/reg2_data_invert[15]
    SLICE_X4Y105         LUT6 (Prop_lut6_I5_O)        0.306    13.352 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_16/O
                         net (fo=2, routed)           1.267    14.619    u_tinyriscv/u_ex/mul_op2[15]
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    18.470 r  u_tinyriscv/u_ex/mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    18.472    u_tinyriscv/u_ex/mul_temp__1_n_108
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    19.990 r  u_tinyriscv/u_ex/mul_temp__2/P[0]
                         net (fo=2, routed)           1.556    21.545    u_tinyriscv/u_ex/p_1_in[17]
    SLICE_X11Y101        LUT2 (Prop_lut2_I0_O)        0.124    21.669 r  u_tinyriscv/u_ex/reg_wdata_reg[19]_i_44/O
                         net (fo=1, routed)           0.000    21.669    u_tinyriscv/u_ex/reg_wdata_reg[19]_i_44_n_2
    SLICE_X11Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.219 r  u_tinyriscv/u_ex/reg_wdata_reg[19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.219    u_tinyriscv/u_ex/reg_wdata_reg[19]_i_28_n_2
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.333 r  u_tinyriscv/u_ex/reg_wdata_reg[27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    22.333    u_tinyriscv/u_ex/reg_wdata_reg[27]_i_42_n_2
    SLICE_X11Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.447 r  u_tinyriscv/u_ex/reg_wdata_reg[27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.447    u_tinyriscv/u_ex/reg_wdata_reg[27]_i_22_n_2
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.561 r  u_tinyriscv/u_ex/reg_wdata_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.561    u_tinyriscv/u_ex/reg_wdata_reg[30]_i_22_n_2
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.675 r  u_tinyriscv/u_ex/reg_wdata_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    22.675    u_tinyriscv/u_ex/reg_wdata_reg[0]_i_24_n_2
    SLICE_X11Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.789 r  u_tinyriscv/u_ex/reg_wdata_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.789    u_tinyriscv/u_ex/reg_wdata_reg[7]_i_25_n_2
    SLICE_X11Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.903 r  u_tinyriscv/u_ex/reg_wdata_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.903    u_tinyriscv/u_ex/reg_wdata_reg[11]_i_30_n_2
    SLICE_X11Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.017 r  u_tinyriscv/u_ex/reg_wdata_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.017    u_tinyriscv/u_ex/reg_wdata_reg[15]_i_22_n_2
    SLICE_X11Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.131 r  u_tinyriscv/u_ex/reg_wdata_reg[19]_i_26/CO[3]
                         net (fo=1, routed)           0.000    23.131    u_tinyriscv/u_ex/reg_wdata_reg[19]_i_26_n_2
    SLICE_X11Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.465 f  u_tinyriscv/u_ex/reg_wdata_reg[27]_i_32/O[1]
                         net (fo=2, routed)           1.301    24.766    u_tinyriscv/u_ex/reg_wdata_reg[27]_i_32_n_8
    SLICE_X9Y108         LUT1 (Prop_lut1_I0_O)        0.303    25.069 r  u_tinyriscv/u_ex/reg_wdata_reg[27]_i_58/O
                         net (fo=1, routed)           0.000    25.069    u_tinyriscv/u_ex/reg_wdata_reg[27]_i_58_n_2
    SLICE_X9Y108         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.619 r  u_tinyriscv/u_ex/reg_wdata_reg[27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.619    u_tinyriscv/u_ex/reg_wdata_reg[27]_i_37_n_2
    SLICE_X9Y109         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    25.858 r  u_tinyriscv/u_ex/reg_wdata_reg[27]_i_21/O[2]
                         net (fo=1, routed)           0.940    26.798    u_tinyriscv/u_ex/p_16_in[26]
    SLICE_X10Y109        LUT6 (Prop_lut6_I2_O)        0.302    27.100 f  u_tinyriscv/u_ex/reg_wdata_reg[26]_i_18/O
                         net (fo=1, routed)           1.139    28.239    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[26]_i_2_2
    SLICE_X17Y115        LUT6 (Prop_lut6_I4_O)        0.124    28.363 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[26]_i_9/O
                         net (fo=1, routed)           0.815    29.177    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[26]_i_9_n_2
    SLICE_X21Y115        LUT6 (Prop_lut6_I3_O)        0.124    29.301 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[26]_i_2/O
                         net (fo=1, routed)           0.469    29.770    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[26]_i_2_n_2
    SLICE_X21Y115        LUT6 (Prop_lut6_I0_O)        0.124    29.894 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[26]_i_1/O
                         net (fo=1, routed)           0.655    30.550    u_tinyriscv/u_ex/regs[1][31]_i_2[26]
    SLICE_X13Y118        LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.289ns  (logic 11.532ns (45.601%)  route 13.757ns (54.399%))
  Logic Levels:           26  (CARRY4=16 DSP48E1=2 LUT1=2 LUT2=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8576, routed)        1.728     5.249    u_tinyriscv/u_id_ex/reg2_rdata_ff/clk_IBUF_BUFG
    SLICE_X17Y119        FDRE                                         r  u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y119        FDRE (Prop_fdre_C_Q)         0.419     5.668 f  u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r_reg[0]/Q
                         net (fo=62, routed)          4.010     9.679    u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r_reg[0]_0
    SLICE_X5Y102         LUT1 (Prop_lut1_I0_O)        0.327    10.006 r  u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_71/O
                         net (fo=1, routed)           0.621    10.626    u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_71_n_2
    SLICE_X3Y102         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    11.414 r  u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_41/CO[3]
                         net (fo=1, routed)           0.000    11.414    u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_41_n_2
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.528 r  u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_40/CO[3]
                         net (fo=1, routed)           0.000    11.528    u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_40_n_2
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.642 r  u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_39/CO[3]
                         net (fo=1, routed)           0.000    11.642    u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_39_n_2
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.955 r  u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_38/O[3]
                         net (fo=1, routed)           1.091    13.046    u_tinyriscv/u_id_ex/inst_ff/reg2_data_invert[15]
    SLICE_X4Y105         LUT6 (Prop_lut6_I5_O)        0.306    13.352 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_16/O
                         net (fo=2, routed)           1.267    14.619    u_tinyriscv/u_ex/mul_op2[15]
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    18.470 r  u_tinyriscv/u_ex/mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    18.472    u_tinyriscv/u_ex/mul_temp__1_n_108
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    19.990 r  u_tinyriscv/u_ex/mul_temp__2/P[0]
                         net (fo=2, routed)           1.556    21.545    u_tinyriscv/u_ex/p_1_in[17]
    SLICE_X11Y101        LUT2 (Prop_lut2_I0_O)        0.124    21.669 r  u_tinyriscv/u_ex/reg_wdata_reg[19]_i_44/O
                         net (fo=1, routed)           0.000    21.669    u_tinyriscv/u_ex/reg_wdata_reg[19]_i_44_n_2
    SLICE_X11Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.219 r  u_tinyriscv/u_ex/reg_wdata_reg[19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.219    u_tinyriscv/u_ex/reg_wdata_reg[19]_i_28_n_2
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.333 r  u_tinyriscv/u_ex/reg_wdata_reg[27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    22.333    u_tinyriscv/u_ex/reg_wdata_reg[27]_i_42_n_2
    SLICE_X11Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.447 r  u_tinyriscv/u_ex/reg_wdata_reg[27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.447    u_tinyriscv/u_ex/reg_wdata_reg[27]_i_22_n_2
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.561 r  u_tinyriscv/u_ex/reg_wdata_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.561    u_tinyriscv/u_ex/reg_wdata_reg[30]_i_22_n_2
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.675 r  u_tinyriscv/u_ex/reg_wdata_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    22.675    u_tinyriscv/u_ex/reg_wdata_reg[0]_i_24_n_2
    SLICE_X11Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.789 r  u_tinyriscv/u_ex/reg_wdata_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.789    u_tinyriscv/u_ex/reg_wdata_reg[7]_i_25_n_2
    SLICE_X11Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.903 r  u_tinyriscv/u_ex/reg_wdata_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.903    u_tinyriscv/u_ex/reg_wdata_reg[11]_i_30_n_2
    SLICE_X11Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.017 r  u_tinyriscv/u_ex/reg_wdata_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.017    u_tinyriscv/u_ex/reg_wdata_reg[15]_i_22_n_2
    SLICE_X11Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.131 r  u_tinyriscv/u_ex/reg_wdata_reg[19]_i_26/CO[3]
                         net (fo=1, routed)           0.000    23.131    u_tinyriscv/u_ex/reg_wdata_reg[19]_i_26_n_2
    SLICE_X11Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.465 f  u_tinyriscv/u_ex/reg_wdata_reg[27]_i_32/O[1]
                         net (fo=2, routed)           1.301    24.766    u_tinyriscv/u_ex/reg_wdata_reg[27]_i_32_n_8
    SLICE_X9Y108         LUT1 (Prop_lut1_I0_O)        0.303    25.069 r  u_tinyriscv/u_ex/reg_wdata_reg[27]_i_58/O
                         net (fo=1, routed)           0.000    25.069    u_tinyriscv/u_ex/reg_wdata_reg[27]_i_58_n_2
    SLICE_X9Y108         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.619 r  u_tinyriscv/u_ex/reg_wdata_reg[27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.619    u_tinyriscv/u_ex/reg_wdata_reg[27]_i_37_n_2
    SLICE_X9Y109         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.953 r  u_tinyriscv/u_ex/reg_wdata_reg[27]_i_21/O[1]
                         net (fo=1, routed)           0.848    26.802    u_tinyriscv/u_ex/p_16_in[25]
    SLICE_X10Y110        LUT6 (Prop_lut6_I2_O)        0.303    27.105 f  u_tinyriscv/u_ex/reg_wdata_reg[25]_i_16/O
                         net (fo=1, routed)           0.954    28.059    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[25]_i_2_1
    SLICE_X15Y110        LUT6 (Prop_lut6_I5_O)        0.124    28.183 f  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[25]_i_6/O
                         net (fo=1, routed)           0.618    28.801    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[25]_i_6_n_2
    SLICE_X15Y112        LUT6 (Prop_lut6_I0_O)        0.124    28.925 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[25]_i_2/O
                         net (fo=1, routed)           0.946    29.871    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[25]_i_2_n_2
    SLICE_X16Y113        LUT6 (Prop_lut6_I0_O)        0.124    29.995 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[25]_i_1/O
                         net (fo=1, routed)           0.543    30.538    u_tinyriscv/u_ex/regs[1][31]_i_2[25]
    SLICE_X16Y114        LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.212ns  (logic 11.446ns (45.399%)  route 13.766ns (54.601%))
  Logic Levels:           26  (CARRY4=15 DSP48E1=2 LUT1=2 LUT2=1 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8576, routed)        1.728     5.249    u_tinyriscv/u_id_ex/reg2_rdata_ff/clk_IBUF_BUFG
    SLICE_X17Y119        FDRE                                         r  u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y119        FDRE (Prop_fdre_C_Q)         0.419     5.668 f  u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r_reg[0]/Q
                         net (fo=62, routed)          4.010     9.679    u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r_reg[0]_0
    SLICE_X5Y102         LUT1 (Prop_lut1_I0_O)        0.327    10.006 r  u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_71/O
                         net (fo=1, routed)           0.621    10.626    u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_71_n_2
    SLICE_X3Y102         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    11.414 r  u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_41/CO[3]
                         net (fo=1, routed)           0.000    11.414    u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_41_n_2
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.528 r  u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_40/CO[3]
                         net (fo=1, routed)           0.000    11.528    u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_40_n_2
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.642 r  u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_39/CO[3]
                         net (fo=1, routed)           0.000    11.642    u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_39_n_2
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.955 r  u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_38/O[3]
                         net (fo=1, routed)           1.091    13.046    u_tinyriscv/u_id_ex/inst_ff/reg2_data_invert[15]
    SLICE_X4Y105         LUT6 (Prop_lut6_I5_O)        0.306    13.352 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_16/O
                         net (fo=2, routed)           1.267    14.619    u_tinyriscv/u_ex/mul_op2[15]
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    18.470 r  u_tinyriscv/u_ex/mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    18.472    u_tinyriscv/u_ex/mul_temp__1_n_108
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    19.990 r  u_tinyriscv/u_ex/mul_temp__2/P[0]
                         net (fo=2, routed)           1.556    21.545    u_tinyriscv/u_ex/p_1_in[17]
    SLICE_X11Y101        LUT2 (Prop_lut2_I0_O)        0.124    21.669 r  u_tinyriscv/u_ex/reg_wdata_reg[19]_i_44/O
                         net (fo=1, routed)           0.000    21.669    u_tinyriscv/u_ex/reg_wdata_reg[19]_i_44_n_2
    SLICE_X11Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.219 r  u_tinyriscv/u_ex/reg_wdata_reg[19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.219    u_tinyriscv/u_ex/reg_wdata_reg[19]_i_28_n_2
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.333 r  u_tinyriscv/u_ex/reg_wdata_reg[27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    22.333    u_tinyriscv/u_ex/reg_wdata_reg[27]_i_42_n_2
    SLICE_X11Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.447 r  u_tinyriscv/u_ex/reg_wdata_reg[27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.447    u_tinyriscv/u_ex/reg_wdata_reg[27]_i_22_n_2
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.561 r  u_tinyriscv/u_ex/reg_wdata_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.561    u_tinyriscv/u_ex/reg_wdata_reg[30]_i_22_n_2
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.675 r  u_tinyriscv/u_ex/reg_wdata_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    22.675    u_tinyriscv/u_ex/reg_wdata_reg[0]_i_24_n_2
    SLICE_X11Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.789 r  u_tinyriscv/u_ex/reg_wdata_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.789    u_tinyriscv/u_ex/reg_wdata_reg[7]_i_25_n_2
    SLICE_X11Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.903 r  u_tinyriscv/u_ex/reg_wdata_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.903    u_tinyriscv/u_ex/reg_wdata_reg[11]_i_30_n_2
    SLICE_X11Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.017 r  u_tinyriscv/u_ex/reg_wdata_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.017    u_tinyriscv/u_ex/reg_wdata_reg[15]_i_22_n_2
    SLICE_X11Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.351 f  u_tinyriscv/u_ex/reg_wdata_reg[19]_i_26/O[1]
                         net (fo=2, routed)           1.241    24.593    u_tinyriscv/u_ex/reg_wdata_reg[19]_i_26_n_8
    SLICE_X9Y107         LUT1 (Prop_lut1_I0_O)        0.303    24.896 r  u_tinyriscv/u_ex/reg_wdata_reg[19]_i_40/O
                         net (fo=1, routed)           0.000    24.896    u_tinyriscv/u_ex/reg_wdata_reg[19]_i_40_n_2
    SLICE_X9Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.446 r  u_tinyriscv/u_ex/reg_wdata_reg[19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.446    u_tinyriscv/u_ex/reg_wdata_reg[19]_i_27_n_2
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    25.685 r  u_tinyriscv/u_ex/reg_wdata_reg[27]_i_37/O[2]
                         net (fo=1, routed)           0.445    26.130    u_tinyriscv/u_ex/p_16_in[22]
    SLICE_X10Y108        LUT6 (Prop_lut6_I2_O)        0.302    26.432 f  u_tinyriscv/u_ex/reg_wdata_reg[22]_i_23/O
                         net (fo=1, routed)           0.783    27.214    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[22]_i_6_0
    SLICE_X15Y109        LUT6 (Prop_lut6_I0_O)        0.124    27.338 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[22]_i_15/O
                         net (fo=1, routed)           0.301    27.639    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[22]_i_15_n_2
    SLICE_X15Y108        LUT6 (Prop_lut6_I5_O)        0.124    27.763 f  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[22]_i_6/O
                         net (fo=1, routed)           0.968    28.731    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[22]_i_6_n_2
    SLICE_X15Y109        LUT6 (Prop_lut6_I0_O)        0.124    28.855 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[22]_i_2/O
                         net (fo=1, routed)           0.469    29.324    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[22]_i_2_n_2
    SLICE_X15Y109        LUT6 (Prop_lut6_I0_O)        0.124    29.448 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[22]_i_1/O
                         net (fo=1, routed)           1.013    30.461    u_tinyriscv/u_ex/regs[1][31]_i_2[22]
    SLICE_X13Y109        LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.149ns  (logic 11.628ns (46.237%)  route 13.521ns (53.763%))
  Logic Levels:           27  (CARRY4=17 DSP48E1=2 LUT1=2 LUT2=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8576, routed)        1.728     5.249    u_tinyriscv/u_id_ex/reg2_rdata_ff/clk_IBUF_BUFG
    SLICE_X17Y119        FDRE                                         r  u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y119        FDRE (Prop_fdre_C_Q)         0.419     5.668 f  u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r_reg[0]/Q
                         net (fo=62, routed)          4.010     9.679    u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r_reg[0]_0
    SLICE_X5Y102         LUT1 (Prop_lut1_I0_O)        0.327    10.006 r  u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_71/O
                         net (fo=1, routed)           0.621    10.626    u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_71_n_2
    SLICE_X3Y102         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    11.414 r  u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_41/CO[3]
                         net (fo=1, routed)           0.000    11.414    u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_41_n_2
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.528 r  u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_40/CO[3]
                         net (fo=1, routed)           0.000    11.528    u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_40_n_2
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.642 r  u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_39/CO[3]
                         net (fo=1, routed)           0.000    11.642    u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_39_n_2
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.955 r  u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_38/O[3]
                         net (fo=1, routed)           1.091    13.046    u_tinyriscv/u_id_ex/inst_ff/reg2_data_invert[15]
    SLICE_X4Y105         LUT6 (Prop_lut6_I5_O)        0.306    13.352 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_16/O
                         net (fo=2, routed)           1.267    14.619    u_tinyriscv/u_ex/mul_op2[15]
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    18.470 r  u_tinyriscv/u_ex/mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    18.472    u_tinyriscv/u_ex/mul_temp__1_n_108
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    19.990 r  u_tinyriscv/u_ex/mul_temp__2/P[0]
                         net (fo=2, routed)           1.556    21.545    u_tinyriscv/u_ex/p_1_in[17]
    SLICE_X11Y101        LUT2 (Prop_lut2_I0_O)        0.124    21.669 r  u_tinyriscv/u_ex/reg_wdata_reg[19]_i_44/O
                         net (fo=1, routed)           0.000    21.669    u_tinyriscv/u_ex/reg_wdata_reg[19]_i_44_n_2
    SLICE_X11Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.219 r  u_tinyriscv/u_ex/reg_wdata_reg[19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.219    u_tinyriscv/u_ex/reg_wdata_reg[19]_i_28_n_2
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.333 r  u_tinyriscv/u_ex/reg_wdata_reg[27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    22.333    u_tinyriscv/u_ex/reg_wdata_reg[27]_i_42_n_2
    SLICE_X11Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.447 r  u_tinyriscv/u_ex/reg_wdata_reg[27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.447    u_tinyriscv/u_ex/reg_wdata_reg[27]_i_22_n_2
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.561 r  u_tinyriscv/u_ex/reg_wdata_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.561    u_tinyriscv/u_ex/reg_wdata_reg[30]_i_22_n_2
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.675 r  u_tinyriscv/u_ex/reg_wdata_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    22.675    u_tinyriscv/u_ex/reg_wdata_reg[0]_i_24_n_2
    SLICE_X11Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.789 r  u_tinyriscv/u_ex/reg_wdata_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.789    u_tinyriscv/u_ex/reg_wdata_reg[7]_i_25_n_2
    SLICE_X11Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.903 r  u_tinyriscv/u_ex/reg_wdata_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.903    u_tinyriscv/u_ex/reg_wdata_reg[11]_i_30_n_2
    SLICE_X11Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.017 r  u_tinyriscv/u_ex/reg_wdata_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.017    u_tinyriscv/u_ex/reg_wdata_reg[15]_i_22_n_2
    SLICE_X11Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.131 r  u_tinyriscv/u_ex/reg_wdata_reg[19]_i_26/CO[3]
                         net (fo=1, routed)           0.000    23.131    u_tinyriscv/u_ex/reg_wdata_reg[19]_i_26_n_2
    SLICE_X11Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.465 f  u_tinyriscv/u_ex/reg_wdata_reg[27]_i_32/O[1]
                         net (fo=2, routed)           1.301    24.766    u_tinyriscv/u_ex/reg_wdata_reg[27]_i_32_n_8
    SLICE_X9Y108         LUT1 (Prop_lut1_I0_O)        0.303    25.069 r  u_tinyriscv/u_ex/reg_wdata_reg[27]_i_58/O
                         net (fo=1, routed)           0.000    25.069    u_tinyriscv/u_ex/reg_wdata_reg[27]_i_58_n_2
    SLICE_X9Y108         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.619 r  u_tinyriscv/u_ex/reg_wdata_reg[27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.619    u_tinyriscv/u_ex/reg_wdata_reg[27]_i_37_n_2
    SLICE_X9Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.733 r  u_tinyriscv/u_ex/reg_wdata_reg[27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    25.733    u_tinyriscv/u_ex/reg_wdata_reg[27]_i_21_n_2
    SLICE_X9Y110         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.046 r  u_tinyriscv/u_ex/reg_wdata_reg[30]_i_20/O[3]
                         net (fo=1, routed)           0.656    26.703    u_tinyriscv/u_ex/p_16_in[31]
    SLICE_X8Y110         LUT6 (Prop_lut6_I2_O)        0.306    27.009 f  u_tinyriscv/u_ex/reg_wdata_reg[31]_i_33/O
                         net (fo=1, routed)           0.792    27.801    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_2_1
    SLICE_X13Y115        LUT6 (Prop_lut6_I4_O)        0.124    27.925 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_12/O
                         net (fo=1, routed)           0.798    28.723    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_12_n_2
    SLICE_X16Y116        LUT6 (Prop_lut6_I4_O)        0.124    28.847 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_2/O
                         net (fo=1, routed)           0.647    29.495    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_2_n_2
    SLICE_X16Y118        LUT6 (Prop_lut6_I0_O)        0.124    29.619 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_1/O
                         net (fo=1, routed)           0.779    30.398    u_tinyriscv/u_ex/regs[1][31]_i_2[31]
    SLICE_X10Y119        LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.100ns  (logic 10.709ns (42.665%)  route 14.391ns (57.335%))
  Logic Levels:           21  (CARRY4=10 DSP48E1=2 LUT1=2 LUT2=1 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8576, routed)        1.728     5.249    u_tinyriscv/u_id_ex/reg2_rdata_ff/clk_IBUF_BUFG
    SLICE_X17Y119        FDRE                                         r  u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y119        FDRE (Prop_fdre_C_Q)         0.419     5.668 f  u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r_reg[0]/Q
                         net (fo=62, routed)          4.010     9.679    u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r_reg[0]_0
    SLICE_X5Y102         LUT1 (Prop_lut1_I0_O)        0.327    10.006 r  u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_71/O
                         net (fo=1, routed)           0.621    10.626    u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_71_n_2
    SLICE_X3Y102         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    11.414 r  u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_41/CO[3]
                         net (fo=1, routed)           0.000    11.414    u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_41_n_2
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.528 r  u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_40/CO[3]
                         net (fo=1, routed)           0.000    11.528    u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_40_n_2
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.642 r  u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_39/CO[3]
                         net (fo=1, routed)           0.000    11.642    u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_39_n_2
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.955 r  u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_38/O[3]
                         net (fo=1, routed)           1.091    13.046    u_tinyriscv/u_id_ex/inst_ff/reg2_data_invert[15]
    SLICE_X4Y105         LUT6 (Prop_lut6_I5_O)        0.306    13.352 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_16/O
                         net (fo=2, routed)           1.267    14.619    u_tinyriscv/u_ex/mul_op2[15]
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    18.470 r  u_tinyriscv/u_ex/mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    18.472    u_tinyriscv/u_ex/mul_temp__1_n_108
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    19.990 r  u_tinyriscv/u_ex/mul_temp__2/P[0]
                         net (fo=2, routed)           1.556    21.545    u_tinyriscv/u_ex/p_1_in[17]
    SLICE_X11Y101        LUT2 (Prop_lut2_I0_O)        0.124    21.669 r  u_tinyriscv/u_ex/reg_wdata_reg[19]_i_44/O
                         net (fo=1, routed)           0.000    21.669    u_tinyriscv/u_ex/reg_wdata_reg[19]_i_44_n_2
    SLICE_X11Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.219 r  u_tinyriscv/u_ex/reg_wdata_reg[19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.219    u_tinyriscv/u_ex/reg_wdata_reg[19]_i_28_n_2
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.333 r  u_tinyriscv/u_ex/reg_wdata_reg[27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    22.333    u_tinyriscv/u_ex/reg_wdata_reg[27]_i_42_n_2
    SLICE_X11Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.447 r  u_tinyriscv/u_ex/reg_wdata_reg[27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.447    u_tinyriscv/u_ex/reg_wdata_reg[27]_i_22_n_2
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.760 f  u_tinyriscv/u_ex/reg_wdata_reg[30]_i_22/O[3]
                         net (fo=2, routed)           1.111    23.872    u_tinyriscv/u_ex/reg_wdata_reg[30]_i_22_n_6
    SLICE_X9Y102         LUT1 (Prop_lut1_I0_O)        0.306    24.178 r  u_tinyriscv/u_ex/reg_wdata_reg[0]_i_41/O
                         net (fo=1, routed)           0.000    24.178    u_tinyriscv/u_ex/reg_wdata_reg[0]_i_41_n_2
    SLICE_X9Y102         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.579 r  u_tinyriscv/u_ex/reg_wdata_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.579    u_tinyriscv/u_ex/reg_wdata_reg[0]_i_35_n_2
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.818 r  u_tinyriscv/u_ex/reg_wdata_reg[0]_i_25/O[2]
                         net (fo=1, routed)           0.524    25.342    u_tinyriscv/u_ex/p_16_in[2]
    SLICE_X8Y103         LUT6 (Prop_lut6_I2_O)        0.302    25.644 f  u_tinyriscv/u_ex/reg_wdata_reg[2]_i_19/O
                         net (fo=1, routed)           0.576    26.219    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[2]_i_7_0
    SLICE_X15Y103        LUT6 (Prop_lut6_I0_O)        0.124    26.343 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[2]_i_13/O
                         net (fo=1, routed)           0.398    26.742    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[2]_i_13_n_2
    SLICE_X13Y103        LUT5 (Prop_lut5_I1_O)        0.124    26.866 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[2]_i_7/O
                         net (fo=1, routed)           0.904    27.769    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[2]_i_7_n_2
    SLICE_X13Y106        LUT6 (Prop_lut6_I0_O)        0.124    27.893 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[2]_i_2/O
                         net (fo=1, routed)           0.853    28.747    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[2]_i_2_n_2
    SLICE_X21Y106        LUT6 (Prop_lut6_I0_O)        0.124    28.871 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[2]_i_1/O
                         net (fo=1, routed)           1.479    30.349    u_tinyriscv/u_ex/regs[1][31]_i_2[2]
    SLICE_X6Y107         LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.947ns  (logic 11.177ns (44.804%)  route 13.770ns (55.196%))
  Logic Levels:           24  (CARRY4=14 DSP48E1=2 LUT1=2 LUT2=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8576, routed)        1.728     5.249    u_tinyriscv/u_id_ex/reg2_rdata_ff/clk_IBUF_BUFG
    SLICE_X17Y119        FDRE                                         r  u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y119        FDRE (Prop_fdre_C_Q)         0.419     5.668 f  u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r_reg[0]/Q
                         net (fo=62, routed)          4.010     9.679    u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r_reg[0]_0
    SLICE_X5Y102         LUT1 (Prop_lut1_I0_O)        0.327    10.006 r  u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_71/O
                         net (fo=1, routed)           0.621    10.626    u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_71_n_2
    SLICE_X3Y102         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    11.414 r  u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_41/CO[3]
                         net (fo=1, routed)           0.000    11.414    u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_41_n_2
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.528 r  u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_40/CO[3]
                         net (fo=1, routed)           0.000    11.528    u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_40_n_2
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.642 r  u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_39/CO[3]
                         net (fo=1, routed)           0.000    11.642    u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_39_n_2
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.955 r  u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_38/O[3]
                         net (fo=1, routed)           1.091    13.046    u_tinyriscv/u_id_ex/inst_ff/reg2_data_invert[15]
    SLICE_X4Y105         LUT6 (Prop_lut6_I5_O)        0.306    13.352 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_16/O
                         net (fo=2, routed)           1.267    14.619    u_tinyriscv/u_ex/mul_op2[15]
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    18.470 r  u_tinyriscv/u_ex/mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    18.472    u_tinyriscv/u_ex/mul_temp__1_n_108
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    19.990 r  u_tinyriscv/u_ex/mul_temp__2/P[0]
                         net (fo=2, routed)           1.556    21.545    u_tinyriscv/u_ex/p_1_in[17]
    SLICE_X11Y101        LUT2 (Prop_lut2_I0_O)        0.124    21.669 r  u_tinyriscv/u_ex/reg_wdata_reg[19]_i_44/O
                         net (fo=1, routed)           0.000    21.669    u_tinyriscv/u_ex/reg_wdata_reg[19]_i_44_n_2
    SLICE_X11Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.219 r  u_tinyriscv/u_ex/reg_wdata_reg[19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.219    u_tinyriscv/u_ex/reg_wdata_reg[19]_i_28_n_2
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.333 r  u_tinyriscv/u_ex/reg_wdata_reg[27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    22.333    u_tinyriscv/u_ex/reg_wdata_reg[27]_i_42_n_2
    SLICE_X11Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.447 r  u_tinyriscv/u_ex/reg_wdata_reg[27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.447    u_tinyriscv/u_ex/reg_wdata_reg[27]_i_22_n_2
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.561 r  u_tinyriscv/u_ex/reg_wdata_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.561    u_tinyriscv/u_ex/reg_wdata_reg[30]_i_22_n_2
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.675 r  u_tinyriscv/u_ex/reg_wdata_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    22.675    u_tinyriscv/u_ex/reg_wdata_reg[0]_i_24_n_2
    SLICE_X11Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.789 r  u_tinyriscv/u_ex/reg_wdata_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.789    u_tinyriscv/u_ex/reg_wdata_reg[7]_i_25_n_2
    SLICE_X11Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.903 r  u_tinyriscv/u_ex/reg_wdata_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.903    u_tinyriscv/u_ex/reg_wdata_reg[11]_i_30_n_2
    SLICE_X11Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.017 r  u_tinyriscv/u_ex/reg_wdata_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.017    u_tinyriscv/u_ex/reg_wdata_reg[15]_i_22_n_2
    SLICE_X11Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.351 f  u_tinyriscv/u_ex/reg_wdata_reg[19]_i_26/O[1]
                         net (fo=2, routed)           1.241    24.593    u_tinyriscv/u_ex/reg_wdata_reg[19]_i_26_n_8
    SLICE_X9Y107         LUT1 (Prop_lut1_I0_O)        0.303    24.896 r  u_tinyriscv/u_ex/reg_wdata_reg[19]_i_40/O
                         net (fo=1, routed)           0.000    24.896    u_tinyriscv/u_ex/reg_wdata_reg[19]_i_40_n_2
    SLICE_X9Y107         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    25.536 r  u_tinyriscv/u_ex/reg_wdata_reg[19]_i_27/O[3]
                         net (fo=1, routed)           0.805    26.341    u_tinyriscv/u_ex/p_16_in[19]
    SLICE_X10Y107        LUT6 (Prop_lut6_I2_O)        0.306    26.647 f  u_tinyriscv/u_ex/reg_wdata_reg[19]_i_14/O
                         net (fo=1, routed)           0.743    27.390    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[19]_i_2_1
    SLICE_X21Y108        LUT6 (Prop_lut6_I4_O)        0.124    27.514 f  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[19]_i_7/O
                         net (fo=1, routed)           0.575    28.089    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[19]_i_7_n_2
    SLICE_X21Y109        LUT6 (Prop_lut6_I4_O)        0.124    28.213 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[19]_i_2/O
                         net (fo=1, routed)           0.282    28.495    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[19]_i_2_n_2
    SLICE_X23Y109        LUT6 (Prop_lut6_I0_O)        0.124    28.619 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[19]_i_1/O
                         net (fo=1, routed)           1.577    30.196    u_tinyriscv/u_ex/regs[1][31]_i_2[19]
    SLICE_X3Y109         LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.815ns  (logic 11.400ns (45.940%)  route 13.415ns (54.060%))
  Logic Levels:           25  (CARRY4=15 DSP48E1=2 LUT1=2 LUT2=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8576, routed)        1.728     5.249    u_tinyriscv/u_id_ex/reg2_rdata_ff/clk_IBUF_BUFG
    SLICE_X17Y119        FDRE                                         r  u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y119        FDRE (Prop_fdre_C_Q)         0.419     5.668 f  u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r_reg[0]/Q
                         net (fo=62, routed)          4.010     9.679    u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r_reg[0]_0
    SLICE_X5Y102         LUT1 (Prop_lut1_I0_O)        0.327    10.006 r  u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_71/O
                         net (fo=1, routed)           0.621    10.626    u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_71_n_2
    SLICE_X3Y102         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    11.414 r  u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_41/CO[3]
                         net (fo=1, routed)           0.000    11.414    u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_41_n_2
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.528 r  u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_40/CO[3]
                         net (fo=1, routed)           0.000    11.528    u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_40_n_2
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.642 r  u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_39/CO[3]
                         net (fo=1, routed)           0.000    11.642    u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_39_n_2
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.955 r  u_tinyriscv/u_id_ex/reg2_rdata_ff/mul_temp_i_38/O[3]
                         net (fo=1, routed)           1.091    13.046    u_tinyriscv/u_id_ex/inst_ff/reg2_data_invert[15]
    SLICE_X4Y105         LUT6 (Prop_lut6_I5_O)        0.306    13.352 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_16/O
                         net (fo=2, routed)           1.267    14.619    u_tinyriscv/u_ex/mul_op2[15]
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    18.470 r  u_tinyriscv/u_ex/mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    18.472    u_tinyriscv/u_ex/mul_temp__1_n_108
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    19.990 r  u_tinyriscv/u_ex/mul_temp__2/P[0]
                         net (fo=2, routed)           1.556    21.545    u_tinyriscv/u_ex/p_1_in[17]
    SLICE_X11Y101        LUT2 (Prop_lut2_I0_O)        0.124    21.669 r  u_tinyriscv/u_ex/reg_wdata_reg[19]_i_44/O
                         net (fo=1, routed)           0.000    21.669    u_tinyriscv/u_ex/reg_wdata_reg[19]_i_44_n_2
    SLICE_X11Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.219 r  u_tinyriscv/u_ex/reg_wdata_reg[19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.219    u_tinyriscv/u_ex/reg_wdata_reg[19]_i_28_n_2
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.333 r  u_tinyriscv/u_ex/reg_wdata_reg[27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    22.333    u_tinyriscv/u_ex/reg_wdata_reg[27]_i_42_n_2
    SLICE_X11Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.447 r  u_tinyriscv/u_ex/reg_wdata_reg[27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.447    u_tinyriscv/u_ex/reg_wdata_reg[27]_i_22_n_2
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.561 r  u_tinyriscv/u_ex/reg_wdata_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.561    u_tinyriscv/u_ex/reg_wdata_reg[30]_i_22_n_2
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.675 r  u_tinyriscv/u_ex/reg_wdata_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    22.675    u_tinyriscv/u_ex/reg_wdata_reg[0]_i_24_n_2
    SLICE_X11Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.789 r  u_tinyriscv/u_ex/reg_wdata_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.789    u_tinyriscv/u_ex/reg_wdata_reg[7]_i_25_n_2
    SLICE_X11Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.903 r  u_tinyriscv/u_ex/reg_wdata_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.903    u_tinyriscv/u_ex/reg_wdata_reg[11]_i_30_n_2
    SLICE_X11Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.017 r  u_tinyriscv/u_ex/reg_wdata_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.017    u_tinyriscv/u_ex/reg_wdata_reg[15]_i_22_n_2
    SLICE_X11Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.351 f  u_tinyriscv/u_ex/reg_wdata_reg[19]_i_26/O[1]
                         net (fo=2, routed)           1.241    24.593    u_tinyriscv/u_ex/reg_wdata_reg[19]_i_26_n_8
    SLICE_X9Y107         LUT1 (Prop_lut1_I0_O)        0.303    24.896 r  u_tinyriscv/u_ex/reg_wdata_reg[19]_i_40/O
                         net (fo=1, routed)           0.000    24.896    u_tinyriscv/u_ex/reg_wdata_reg[19]_i_40_n_2
    SLICE_X9Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.446 r  u_tinyriscv/u_ex/reg_wdata_reg[19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.446    u_tinyriscv/u_ex/reg_wdata_reg[19]_i_27_n_2
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.759 r  u_tinyriscv/u_ex/reg_wdata_reg[27]_i_37/O[3]
                         net (fo=1, routed)           0.616    26.375    u_tinyriscv/u_ex/p_16_in[23]
    SLICE_X10Y108        LUT6 (Prop_lut6_I2_O)        0.306    26.681 f  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_21/O
                         net (fo=1, routed)           0.808    27.489    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[23]_i_2_2
    SLICE_X16Y108        LUT6 (Prop_lut6_I4_O)        0.124    27.613 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[23]_i_8/O
                         net (fo=1, routed)           0.484    28.097    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[23]_i_8_n_2
    SLICE_X16Y108        LUT6 (Prop_lut6_I3_O)        0.124    28.221 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[23]_i_2/O
                         net (fo=1, routed)           1.013    29.234    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[23]_i_2_n_2
    SLICE_X19Y108        LUT6 (Prop_lut6_I0_O)        0.124    29.358 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[23]_i_1/O
                         net (fo=1, routed)           0.706    30.064    u_tinyriscv/u_ex/regs[1][31]_i_2[23]
    SLICE_X18Y108        LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[23]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.189ns (68.807%)  route 0.086ns (31.193%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8576, routed)        0.633     1.517    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X44Y127        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y127        FDCE (Prop_fdce_C_Q)         0.141     1.658 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[18]/Q
                         net (fo=1, routed)           0.086     1.743    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[16]
    SLICE_X45Y127        LUT2 (Prop_lut2_I0_O)        0.048     1.791 r  u_jtag_top/u_jtag_driver/rx/recv_data[18]_i_1/O
                         net (fo=1, routed)           0.000     1.791    u_jtag_top/u_jtag_driver/rx/recv_data0_in[18]
    SLICE_X45Y127        FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[38]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[38]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.190ns (69.108%)  route 0.085ns (30.892%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8576, routed)        0.633     1.517    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X44Y127        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y127        FDCE (Prop_fdce_C_Q)         0.141     1.658 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[38]/Q
                         net (fo=1, routed)           0.085     1.743    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[36]
    SLICE_X45Y127        LUT2 (Prop_lut2_I0_O)        0.049     1.792 r  u_jtag_top/u_jtag_driver/rx/recv_data[38]_i_1/O
                         net (fo=1, routed)           0.000     1.792    u_jtag_top/u_jtag_driver/rx/recv_data0_in[38]
    SLICE_X45Y127        FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[38]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/rx/ack_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/tx/ack_d_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.141ns (50.939%)  route 0.136ns (49.061%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8576, routed)        0.636     1.520    u_jtag_top/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X44Y131        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y131        FDCE (Prop_fdce_C_Q)         0.141     1.661 r  u_jtag_top/u_jtag_dm/rx/ack_reg/Q
                         net (fo=2, routed)           0.136     1.796    u_jtag_top/u_jtag_driver/tx/dm_ack_i
    SLICE_X44Y129        FDCE                                         r  u_jtag_top/u_jtag_driver/tx/ack_d_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tinyriscv/u_id_ex/is_mac_conf_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_ex/mac_config_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.141ns (43.137%)  route 0.186ns (56.863%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8576, routed)        0.636     1.520    u_tinyriscv/u_id_ex/is_mac_conf_ff/clk_IBUF_BUFG
    SLICE_X11Y121        FDRE                                         r  u_tinyriscv/u_id_ex/is_mac_conf_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y121        FDRE (Prop_fdre_C_Q)         0.141     1.661 r  u_tinyriscv/u_id_ex/is_mac_conf_ff/qout_r_reg[0]/Q
                         net (fo=1, routed)           0.186     1.846    u_tinyriscv/u_ex/ie_is_mac_config_o
    SLICE_X12Y120        LDCE                                         r  u_tinyriscv/u_ex/mac_config_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.190ns (52.320%)  route 0.173ns (47.680%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8576, routed)        0.633     1.517    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X51Y123        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y123        FDCE (Prop_fdce_C_Q)         0.141     1.658 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[28]/Q
                         net (fo=1, routed)           0.173     1.831    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[26]
    SLICE_X51Y125        LUT2 (Prop_lut2_I0_O)        0.049     1.880 r  u_jtag_top/u_jtag_driver/rx/recv_data[28]_i_1/O
                         net (fo=1, routed)           0.000     1.880    u_jtag_top/u_jtag_driver/rx/recv_data0_in[28]
    SLICE_X51Y125        FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.226ns (61.823%)  route 0.140ns (38.177%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8576, routed)        0.633     1.517    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X44Y127        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y127        FDCE (Prop_fdce_C_Q)         0.128     1.645 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[23]/Q
                         net (fo=1, routed)           0.140     1.784    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[21]
    SLICE_X45Y127        LUT2 (Prop_lut2_I0_O)        0.098     1.882 r  u_jtag_top/u_jtag_driver/rx/recv_data[23]_i_1/O
                         net (fo=1, routed)           0.000     1.882    u_jtag_top/u_jtag_driver/rx/recv_data0_in[23]
    SLICE_X45Y127        FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_ex/mreg_wdata_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.128ns (34.996%)  route 0.238ns (65.004%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8576, routed)        0.634     1.518    u_tinyriscv/u_id_ex/reg1_rdata_ff/clk_IBUF_BUFG
    SLICE_X16Y126        FDRE                                         r  u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y126        FDRE (Prop_fdre_C_Q)         0.128     1.646 r  u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[21]/Q
                         net (fo=17, routed)          0.238     1.883    u_tinyriscv/u_ex/ie_reg1_rdata_o[21]
    SLICE_X8Y125         LDCE                                         r  u_tinyriscv/u_ex/mreg_wdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_ex/mreg_wdata_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.164ns (44.637%)  route 0.203ns (55.363%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8576, routed)        0.637     1.521    u_tinyriscv/u_id_ex/reg1_rdata_ff/clk_IBUF_BUFG
    SLICE_X10Y120        FDRE                                         r  u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y120        FDRE (Prop_fdre_C_Q)         0.164     1.685 r  u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[7]/Q
                         net (fo=16, routed)          0.203     1.888    u_tinyriscv/u_ex/ie_reg1_rdata_o[7]
    SLICE_X8Y120         LDCE                                         r  u_tinyriscv/u_ex/mreg_wdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.227ns (60.919%)  route 0.146ns (39.081%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8576, routed)        0.633     1.517    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X41Y127        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y127        FDCE (Prop_fdce_C_Q)         0.128     1.645 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[11]/Q
                         net (fo=1, routed)           0.146     1.790    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[9]
    SLICE_X41Y128        LUT2 (Prop_lut2_I0_O)        0.099     1.889 r  u_jtag_top/u_jtag_driver/rx/recv_data[11]_i_1/O
                         net (fo=1, routed)           0.000     1.889    u_jtag_top/u_jtag_driver/rx/recv_data0_in[11]
    SLICE_X41Y128        FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.186ns (49.184%)  route 0.192ns (50.816%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8576, routed)        0.633     1.517    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X41Y127        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y127        FDCE (Prop_fdce_C_Q)         0.141     1.658 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[4]/Q
                         net (fo=1, routed)           0.192     1.850    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[2]
    SLICE_X41Y128        LUT2 (Prop_lut2_I0_O)        0.045     1.895 r  u_jtag_top/u_jtag_driver/rx/recv_data[4]_i_1/O
                         net (fo=1, routed)           0.000     1.895    u_jtag_top/u_jtag_driver/rx/recv_data0_in[4]
    SLICE_X41Y128        FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay         49862 Endpoints
Min Delay         49862 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv/u_avg/acc[28]_i_1__0_psdsp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        26.217ns  (logic 5.236ns (19.972%)  route 20.981ns (80.028%))
  Logic Levels:           22  (CARRY4=7 IBUF=1 LUT2=3 LUT3=1 LUT4=1 LUT6=5 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        4.951ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 f  rst_IBUF_inst/O
                         net (fo=1223, routed)        6.210     7.662    timer_0/rst_IBUF
    SLICE_X31Y57         LUT2 (Prop_lut2_I1_O)        0.124     7.786 f  timer_0/_rom_reg_0_255_0_0_i_27/O
                         net (fo=16, routed)          2.972    10.758    u_tinyriscv/u_avg/m3_req_i
    SLICE_X37Y105        LUT6 (Prop_lut6_I3_O)        0.124    10.882 r  u_tinyriscv/u_avg/_rom_reg_0_255_0_0_i_11/O
                         net (fo=44, routed)          1.080    11.962    u_tinyriscv/u_avg/_rom_reg_0_255_0_0_i_11_n_2
    SLICE_X43Y99         LUT6 (Prop_lut6_I2_O)        0.124    12.086 r  u_tinyriscv/u_avg/_rom_reg_0_255_0_0_i_25/O
                         net (fo=11, routed)          1.675    13.760    u_uart_debug/_rom_reg_2048_2303_31_31_0
    SLICE_X55Y80         LUT3 (Prop_lut3_I0_O)        0.124    13.884 r  u_uart_debug/_rom_reg_0_255_3_3_i_8/O
                         net (fo=192, routed)         2.107    15.991    u_rom/_rom_reg_256_511_4_4/A1
    SLICE_X60Y57         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    16.115 r  u_rom/_rom_reg_256_511_4_4/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.115    u_rom/_rom_reg_256_511_4_4/OD
    SLICE_X60Y57         MUXF7 (Prop_muxf7_I0_O)      0.241    16.356 r  u_rom/_rom_reg_256_511_4_4/F7.B/O
                         net (fo=1, routed)           0.000    16.356    u_rom/_rom_reg_256_511_4_4/O0
    SLICE_X60Y57         MUXF8 (Prop_muxf8_I0_O)      0.098    16.454 r  u_rom/_rom_reg_256_511_4_4/F8/O
                         net (fo=1, routed)           1.432    17.886    u_rom/_rom_reg_256_511_4_4_n_2
    SLICE_X57Y76         LUT6 (Prop_lut6_I3_O)        0.319    18.205 r  u_rom/acc1_i_614/O
                         net (fo=1, routed)           0.000    18.205    u_rom/acc1_i_614_n_2
    SLICE_X57Y76         MUXF7 (Prop_muxf7_I0_O)      0.212    18.417 r  u_rom/acc1_i_497/O
                         net (fo=1, routed)           0.436    18.853    u_rom/acc1_i_497_n_2
    SLICE_X57Y76         LUT6 (Prop_lut6_I1_O)        0.299    19.152 r  u_rom/acc1_i_311/O
                         net (fo=4, routed)           1.480    20.633    u_tinyriscv/u_avg/s0_data_i[2]
    SLICE_X32Y101        LUT4 (Prop_lut4_I3_O)        0.124    20.757 r  u_tinyriscv/u_avg/acc1_i_138/O
                         net (fo=1, routed)           0.985    21.742    u_tinyriscv/u_avg/acc1_i_138_n_2
    SLICE_X32Y88         LUT6 (Prop_lut6_I2_O)        0.124    21.866 r  u_tinyriscv/u_avg/acc1_i_30/O
                         net (fo=8, routed)           1.280    23.146    u_tinyriscv/u_avg/m0_data_o[4]
    SLICE_X13Y108        LUT2 (Prop_lut2_I1_O)        0.124    23.270 r  u_tinyriscv/u_avg/acc[7]_i_6__0/O
                         net (fo=1, routed)           0.000    23.270    u_tinyriscv/u_avg/acc[7]_i_6__0_n_2
    SLICE_X13Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.802 r  u_tinyriscv/u_avg/acc_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    23.802    u_tinyriscv/u_avg/acc_reg[7]_i_2__0_n_2
    SLICE_X13Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.916 r  u_tinyriscv/u_avg/acc_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    23.916    u_tinyriscv/u_avg/acc_reg[11]_i_2__0_n_2
    SLICE_X13Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.030 r  u_tinyriscv/u_avg/acc_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    24.030    u_tinyriscv/u_avg/acc_reg[15]_i_2__0_n_2
    SLICE_X13Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.144 r  u_tinyriscv/u_avg/acc_reg[19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    24.144    u_tinyriscv/u_avg/acc_reg[19]_i_2__0_n_2
    SLICE_X13Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.258 r  u_tinyriscv/u_avg/acc_reg[23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    24.258    u_tinyriscv/u_avg/acc_reg[23]_i_2__0_n_2
    SLICE_X13Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.372 r  u_tinyriscv/u_avg/acc_reg[27]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    24.372    u_tinyriscv/u_avg/acc_reg[27]_i_2__0_n_2
    SLICE_X13Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.594 r  u_tinyriscv/u_avg/acc_reg[31]_i_3__0/O[0]
                         net (fo=1, routed)           0.700    25.294    u_tinyriscv/u_avg/in12[28]
    SLICE_X11Y113        LUT2 (Prop_lut2_I1_O)        0.299    25.593 r  u_tinyriscv/u_avg/acc[28]_i_1__0/O
                         net (fo=2, routed)           0.624    26.217    u_tinyriscv/u_avg/acc[28]_i_1__0_n_2
    SLICE_X11Y113        FDRE                                         r  u_tinyriscv/u_avg/acc[28]_i_1__0_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8576, routed)        1.610     4.951    u_tinyriscv/u_avg/clk_IBUF_BUFG
    SLICE_X11Y113        FDRE                                         r  u_tinyriscv/u_avg/acc[28]_i_1__0_psdsp/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv/u_avg/acc[29]_i_1__0_psdsp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        26.066ns  (logic 5.352ns (20.532%)  route 20.714ns (79.468%))
  Logic Levels:           22  (CARRY4=7 IBUF=1 LUT2=3 LUT3=1 LUT4=1 LUT6=5 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        4.951ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 f  rst_IBUF_inst/O
                         net (fo=1223, routed)        6.210     7.662    timer_0/rst_IBUF
    SLICE_X31Y57         LUT2 (Prop_lut2_I1_O)        0.124     7.786 f  timer_0/_rom_reg_0_255_0_0_i_27/O
                         net (fo=16, routed)          2.972    10.758    u_tinyriscv/u_avg/m3_req_i
    SLICE_X37Y105        LUT6 (Prop_lut6_I3_O)        0.124    10.882 r  u_tinyriscv/u_avg/_rom_reg_0_255_0_0_i_11/O
                         net (fo=44, routed)          1.080    11.962    u_tinyriscv/u_avg/_rom_reg_0_255_0_0_i_11_n_2
    SLICE_X43Y99         LUT6 (Prop_lut6_I2_O)        0.124    12.086 r  u_tinyriscv/u_avg/_rom_reg_0_255_0_0_i_25/O
                         net (fo=11, routed)          1.675    13.760    u_uart_debug/_rom_reg_2048_2303_31_31_0
    SLICE_X55Y80         LUT3 (Prop_lut3_I0_O)        0.124    13.884 r  u_uart_debug/_rom_reg_0_255_3_3_i_8/O
                         net (fo=192, routed)         2.107    15.991    u_rom/_rom_reg_256_511_4_4/A1
    SLICE_X60Y57         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    16.115 r  u_rom/_rom_reg_256_511_4_4/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.115    u_rom/_rom_reg_256_511_4_4/OD
    SLICE_X60Y57         MUXF7 (Prop_muxf7_I0_O)      0.241    16.356 r  u_rom/_rom_reg_256_511_4_4/F7.B/O
                         net (fo=1, routed)           0.000    16.356    u_rom/_rom_reg_256_511_4_4/O0
    SLICE_X60Y57         MUXF8 (Prop_muxf8_I0_O)      0.098    16.454 r  u_rom/_rom_reg_256_511_4_4/F8/O
                         net (fo=1, routed)           1.432    17.886    u_rom/_rom_reg_256_511_4_4_n_2
    SLICE_X57Y76         LUT6 (Prop_lut6_I3_O)        0.319    18.205 r  u_rom/acc1_i_614/O
                         net (fo=1, routed)           0.000    18.205    u_rom/acc1_i_614_n_2
    SLICE_X57Y76         MUXF7 (Prop_muxf7_I0_O)      0.212    18.417 r  u_rom/acc1_i_497/O
                         net (fo=1, routed)           0.436    18.853    u_rom/acc1_i_497_n_2
    SLICE_X57Y76         LUT6 (Prop_lut6_I1_O)        0.299    19.152 r  u_rom/acc1_i_311/O
                         net (fo=4, routed)           1.480    20.633    u_tinyriscv/u_avg/s0_data_i[2]
    SLICE_X32Y101        LUT4 (Prop_lut4_I3_O)        0.124    20.757 r  u_tinyriscv/u_avg/acc1_i_138/O
                         net (fo=1, routed)           0.985    21.742    u_tinyriscv/u_avg/acc1_i_138_n_2
    SLICE_X32Y88         LUT6 (Prop_lut6_I2_O)        0.124    21.866 r  u_tinyriscv/u_avg/acc1_i_30/O
                         net (fo=8, routed)           1.280    23.146    u_tinyriscv/u_avg/m0_data_o[4]
    SLICE_X13Y108        LUT2 (Prop_lut2_I1_O)        0.124    23.270 r  u_tinyriscv/u_avg/acc[7]_i_6__0/O
                         net (fo=1, routed)           0.000    23.270    u_tinyriscv/u_avg/acc[7]_i_6__0_n_2
    SLICE_X13Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.802 r  u_tinyriscv/u_avg/acc_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    23.802    u_tinyriscv/u_avg/acc_reg[7]_i_2__0_n_2
    SLICE_X13Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.916 r  u_tinyriscv/u_avg/acc_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    23.916    u_tinyriscv/u_avg/acc_reg[11]_i_2__0_n_2
    SLICE_X13Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.030 r  u_tinyriscv/u_avg/acc_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    24.030    u_tinyriscv/u_avg/acc_reg[15]_i_2__0_n_2
    SLICE_X13Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.144 r  u_tinyriscv/u_avg/acc_reg[19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    24.144    u_tinyriscv/u_avg/acc_reg[19]_i_2__0_n_2
    SLICE_X13Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.258 r  u_tinyriscv/u_avg/acc_reg[23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    24.258    u_tinyriscv/u_avg/acc_reg[23]_i_2__0_n_2
    SLICE_X13Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.372 r  u_tinyriscv/u_avg/acc_reg[27]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    24.372    u_tinyriscv/u_avg/acc_reg[27]_i_2__0_n_2
    SLICE_X13Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.706 r  u_tinyriscv/u_avg/acc_reg[31]_i_3__0/O[1]
                         net (fo=1, routed)           0.407    25.113    u_tinyriscv/u_avg/in12[29]
    SLICE_X13Y115        LUT2 (Prop_lut2_I1_O)        0.303    25.416 r  u_tinyriscv/u_avg/acc[29]_i_1__0/O
                         net (fo=2, routed)           0.650    26.066    u_tinyriscv/u_avg/acc[29]_i_1__0_n_2
    SLICE_X10Y114        FDRE                                         r  u_tinyriscv/u_avg/acc[29]_i_1__0_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8576, routed)        1.610     4.951    u_tinyriscv/u_avg/clk_IBUF_BUFG
    SLICE_X10Y114        FDRE                                         r  u_tinyriscv/u_avg/acc[29]_i_1__0_psdsp/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv/u_avg/acc[27]_i_1__0_psdsp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        26.048ns  (logic 5.220ns (20.040%)  route 20.828ns (79.960%))
  Logic Levels:           21  (CARRY4=6 IBUF=1 LUT2=3 LUT3=1 LUT4=1 LUT6=5 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        4.951ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 f  rst_IBUF_inst/O
                         net (fo=1223, routed)        6.210     7.662    timer_0/rst_IBUF
    SLICE_X31Y57         LUT2 (Prop_lut2_I1_O)        0.124     7.786 f  timer_0/_rom_reg_0_255_0_0_i_27/O
                         net (fo=16, routed)          2.972    10.758    u_tinyriscv/u_avg/m3_req_i
    SLICE_X37Y105        LUT6 (Prop_lut6_I3_O)        0.124    10.882 r  u_tinyriscv/u_avg/_rom_reg_0_255_0_0_i_11/O
                         net (fo=44, routed)          1.080    11.962    u_tinyriscv/u_avg/_rom_reg_0_255_0_0_i_11_n_2
    SLICE_X43Y99         LUT6 (Prop_lut6_I2_O)        0.124    12.086 r  u_tinyriscv/u_avg/_rom_reg_0_255_0_0_i_25/O
                         net (fo=11, routed)          1.675    13.760    u_uart_debug/_rom_reg_2048_2303_31_31_0
    SLICE_X55Y80         LUT3 (Prop_lut3_I0_O)        0.124    13.884 r  u_uart_debug/_rom_reg_0_255_3_3_i_8/O
                         net (fo=192, routed)         2.107    15.991    u_rom/_rom_reg_256_511_4_4/A1
    SLICE_X60Y57         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    16.115 r  u_rom/_rom_reg_256_511_4_4/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.115    u_rom/_rom_reg_256_511_4_4/OD
    SLICE_X60Y57         MUXF7 (Prop_muxf7_I0_O)      0.241    16.356 r  u_rom/_rom_reg_256_511_4_4/F7.B/O
                         net (fo=1, routed)           0.000    16.356    u_rom/_rom_reg_256_511_4_4/O0
    SLICE_X60Y57         MUXF8 (Prop_muxf8_I0_O)      0.098    16.454 r  u_rom/_rom_reg_256_511_4_4/F8/O
                         net (fo=1, routed)           1.432    17.886    u_rom/_rom_reg_256_511_4_4_n_2
    SLICE_X57Y76         LUT6 (Prop_lut6_I3_O)        0.319    18.205 r  u_rom/acc1_i_614/O
                         net (fo=1, routed)           0.000    18.205    u_rom/acc1_i_614_n_2
    SLICE_X57Y76         MUXF7 (Prop_muxf7_I0_O)      0.212    18.417 r  u_rom/acc1_i_497/O
                         net (fo=1, routed)           0.436    18.853    u_rom/acc1_i_497_n_2
    SLICE_X57Y76         LUT6 (Prop_lut6_I1_O)        0.299    19.152 r  u_rom/acc1_i_311/O
                         net (fo=4, routed)           1.480    20.633    u_tinyriscv/u_avg/s0_data_i[2]
    SLICE_X32Y101        LUT4 (Prop_lut4_I3_O)        0.124    20.757 r  u_tinyriscv/u_avg/acc1_i_138/O
                         net (fo=1, routed)           0.985    21.742    u_tinyriscv/u_avg/acc1_i_138_n_2
    SLICE_X32Y88         LUT6 (Prop_lut6_I2_O)        0.124    21.866 r  u_tinyriscv/u_avg/acc1_i_30/O
                         net (fo=8, routed)           1.280    23.146    u_tinyriscv/u_avg/m0_data_o[4]
    SLICE_X13Y108        LUT2 (Prop_lut2_I1_O)        0.124    23.270 r  u_tinyriscv/u_avg/acc[7]_i_6__0/O
                         net (fo=1, routed)           0.000    23.270    u_tinyriscv/u_avg/acc[7]_i_6__0_n_2
    SLICE_X13Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.802 r  u_tinyriscv/u_avg/acc_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    23.802    u_tinyriscv/u_avg/acc_reg[7]_i_2__0_n_2
    SLICE_X13Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.916 r  u_tinyriscv/u_avg/acc_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    23.916    u_tinyriscv/u_avg/acc_reg[11]_i_2__0_n_2
    SLICE_X13Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.030 r  u_tinyriscv/u_avg/acc_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    24.030    u_tinyriscv/u_avg/acc_reg[15]_i_2__0_n_2
    SLICE_X13Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.144 r  u_tinyriscv/u_avg/acc_reg[19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    24.144    u_tinyriscv/u_avg/acc_reg[19]_i_2__0_n_2
    SLICE_X13Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.258 r  u_tinyriscv/u_avg/acc_reg[23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    24.258    u_tinyriscv/u_avg/acc_reg[23]_i_2__0_n_2
    SLICE_X13Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.571 r  u_tinyriscv/u_avg/acc_reg[27]_i_2__0/O[3]
                         net (fo=1, routed)           0.639    25.209    u_tinyriscv/u_avg/in12[27]
    SLICE_X10Y113        LUT2 (Prop_lut2_I1_O)        0.306    25.515 r  u_tinyriscv/u_avg/acc[27]_i_1__0/O
                         net (fo=2, routed)           0.532    26.048    u_tinyriscv/u_avg/acc[27]_i_1__0_n_2
    SLICE_X10Y114        FDRE                                         r  u_tinyriscv/u_avg/acc[27]_i_1__0_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8576, routed)        1.610     4.951    u_tinyriscv/u_avg/clk_IBUF_BUFG
    SLICE_X10Y114        FDRE                                         r  u_tinyriscv/u_avg/acc[27]_i_1__0_psdsp/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv/u_avg/product0__0/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        26.001ns  (logic 4.826ns (18.560%)  route 21.175ns (81.440%))
  Logic Levels:           18  (CARRY4=3 IBUF=1 LUT2=3 LUT3=1 LUT4=1 LUT6=5 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        5.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 f  rst_IBUF_inst/O
                         net (fo=1223, routed)        6.210     7.662    timer_0/rst_IBUF
    SLICE_X31Y57         LUT2 (Prop_lut2_I1_O)        0.124     7.786 f  timer_0/_rom_reg_0_255_0_0_i_27/O
                         net (fo=16, routed)          2.972    10.758    u_tinyriscv/u_avg/m3_req_i
    SLICE_X37Y105        LUT6 (Prop_lut6_I3_O)        0.124    10.882 r  u_tinyriscv/u_avg/_rom_reg_0_255_0_0_i_11/O
                         net (fo=44, routed)          1.080    11.962    u_tinyriscv/u_avg/_rom_reg_0_255_0_0_i_11_n_2
    SLICE_X43Y99         LUT6 (Prop_lut6_I2_O)        0.124    12.086 r  u_tinyriscv/u_avg/_rom_reg_0_255_0_0_i_25/O
                         net (fo=11, routed)          1.675    13.760    u_uart_debug/_rom_reg_2048_2303_31_31_0
    SLICE_X55Y80         LUT3 (Prop_lut3_I0_O)        0.124    13.884 r  u_uart_debug/_rom_reg_0_255_3_3_i_8/O
                         net (fo=192, routed)         2.107    15.991    u_rom/_rom_reg_256_511_4_4/A1
    SLICE_X60Y57         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    16.115 r  u_rom/_rom_reg_256_511_4_4/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.115    u_rom/_rom_reg_256_511_4_4/OD
    SLICE_X60Y57         MUXF7 (Prop_muxf7_I0_O)      0.241    16.356 r  u_rom/_rom_reg_256_511_4_4/F7.B/O
                         net (fo=1, routed)           0.000    16.356    u_rom/_rom_reg_256_511_4_4/O0
    SLICE_X60Y57         MUXF8 (Prop_muxf8_I0_O)      0.098    16.454 r  u_rom/_rom_reg_256_511_4_4/F8/O
                         net (fo=1, routed)           1.432    17.886    u_rom/_rom_reg_256_511_4_4_n_2
    SLICE_X57Y76         LUT6 (Prop_lut6_I3_O)        0.319    18.205 r  u_rom/acc1_i_614/O
                         net (fo=1, routed)           0.000    18.205    u_rom/acc1_i_614_n_2
    SLICE_X57Y76         MUXF7 (Prop_muxf7_I0_O)      0.212    18.417 r  u_rom/acc1_i_497/O
                         net (fo=1, routed)           0.436    18.853    u_rom/acc1_i_497_n_2
    SLICE_X57Y76         LUT6 (Prop_lut6_I1_O)        0.299    19.152 r  u_rom/acc1_i_311/O
                         net (fo=4, routed)           1.480    20.633    u_tinyriscv/u_avg/s0_data_i[2]
    SLICE_X32Y101        LUT4 (Prop_lut4_I3_O)        0.124    20.757 r  u_tinyriscv/u_avg/acc1_i_138/O
                         net (fo=1, routed)           0.985    21.742    u_tinyriscv/u_avg/acc1_i_138_n_2
    SLICE_X32Y88         LUT6 (Prop_lut6_I2_O)        0.124    21.866 r  u_tinyriscv/u_avg/acc1_i_30/O
                         net (fo=8, routed)           1.280    23.146    u_tinyriscv/u_avg/m0_data_o[4]
    SLICE_X13Y108        LUT2 (Prop_lut2_I1_O)        0.124    23.270 r  u_tinyriscv/u_avg/acc[7]_i_6__0/O
                         net (fo=1, routed)           0.000    23.270    u_tinyriscv/u_avg/acc[7]_i_6__0_n_2
    SLICE_X13Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.802 r  u_tinyriscv/u_avg/acc_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    23.802    u_tinyriscv/u_avg/acc_reg[7]_i_2__0_n_2
    SLICE_X13Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.916 r  u_tinyriscv/u_avg/acc_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    23.916    u_tinyriscv/u_avg/acc_reg[11]_i_2__0_n_2
    SLICE_X13Y110        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.155 r  u_tinyriscv/u_avg/acc_reg[15]_i_2__0/O[2]
                         net (fo=1, routed)           0.761    24.916    u_tinyriscv/u_avg/in12[14]
    SLICE_X10Y111        LUT2 (Prop_lut2_I1_O)        0.328    25.244 r  u_tinyriscv/u_avg/acc[14]_i_1__0/O
                         net (fo=3, routed)           0.757    26.001    u_tinyriscv/u_avg/acc[14]_i_1__0_n_2
    DSP48_X0Y41          DSP48E1                                      r  u_tinyriscv/u_avg/product0__0/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8576, routed)        1.705     5.046    u_tinyriscv/u_avg/clk_IBUF_BUFG
    DSP48_X0Y41          DSP48E1                                      r  u_tinyriscv/u_avg/product0__0/CLK

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv/u_avg/acc_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.984ns  (logic 5.236ns (20.150%)  route 20.748ns (79.850%))
  Logic Levels:           22  (CARRY4=7 IBUF=1 LUT2=3 LUT3=1 LUT4=1 LUT6=5 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        4.951ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 f  rst_IBUF_inst/O
                         net (fo=1223, routed)        6.210     7.662    timer_0/rst_IBUF
    SLICE_X31Y57         LUT2 (Prop_lut2_I1_O)        0.124     7.786 f  timer_0/_rom_reg_0_255_0_0_i_27/O
                         net (fo=16, routed)          2.972    10.758    u_tinyriscv/u_avg/m3_req_i
    SLICE_X37Y105        LUT6 (Prop_lut6_I3_O)        0.124    10.882 r  u_tinyriscv/u_avg/_rom_reg_0_255_0_0_i_11/O
                         net (fo=44, routed)          1.080    11.962    u_tinyriscv/u_avg/_rom_reg_0_255_0_0_i_11_n_2
    SLICE_X43Y99         LUT6 (Prop_lut6_I2_O)        0.124    12.086 r  u_tinyriscv/u_avg/_rom_reg_0_255_0_0_i_25/O
                         net (fo=11, routed)          1.675    13.760    u_uart_debug/_rom_reg_2048_2303_31_31_0
    SLICE_X55Y80         LUT3 (Prop_lut3_I0_O)        0.124    13.884 r  u_uart_debug/_rom_reg_0_255_3_3_i_8/O
                         net (fo=192, routed)         2.107    15.991    u_rom/_rom_reg_256_511_4_4/A1
    SLICE_X60Y57         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    16.115 r  u_rom/_rom_reg_256_511_4_4/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.115    u_rom/_rom_reg_256_511_4_4/OD
    SLICE_X60Y57         MUXF7 (Prop_muxf7_I0_O)      0.241    16.356 r  u_rom/_rom_reg_256_511_4_4/F7.B/O
                         net (fo=1, routed)           0.000    16.356    u_rom/_rom_reg_256_511_4_4/O0
    SLICE_X60Y57         MUXF8 (Prop_muxf8_I0_O)      0.098    16.454 r  u_rom/_rom_reg_256_511_4_4/F8/O
                         net (fo=1, routed)           1.432    17.886    u_rom/_rom_reg_256_511_4_4_n_2
    SLICE_X57Y76         LUT6 (Prop_lut6_I3_O)        0.319    18.205 r  u_rom/acc1_i_614/O
                         net (fo=1, routed)           0.000    18.205    u_rom/acc1_i_614_n_2
    SLICE_X57Y76         MUXF7 (Prop_muxf7_I0_O)      0.212    18.417 r  u_rom/acc1_i_497/O
                         net (fo=1, routed)           0.436    18.853    u_rom/acc1_i_497_n_2
    SLICE_X57Y76         LUT6 (Prop_lut6_I1_O)        0.299    19.152 r  u_rom/acc1_i_311/O
                         net (fo=4, routed)           1.480    20.633    u_tinyriscv/u_avg/s0_data_i[2]
    SLICE_X32Y101        LUT4 (Prop_lut4_I3_O)        0.124    20.757 r  u_tinyriscv/u_avg/acc1_i_138/O
                         net (fo=1, routed)           0.985    21.742    u_tinyriscv/u_avg/acc1_i_138_n_2
    SLICE_X32Y88         LUT6 (Prop_lut6_I2_O)        0.124    21.866 r  u_tinyriscv/u_avg/acc1_i_30/O
                         net (fo=8, routed)           1.280    23.146    u_tinyriscv/u_avg/m0_data_o[4]
    SLICE_X13Y108        LUT2 (Prop_lut2_I1_O)        0.124    23.270 r  u_tinyriscv/u_avg/acc[7]_i_6__0/O
                         net (fo=1, routed)           0.000    23.270    u_tinyriscv/u_avg/acc[7]_i_6__0_n_2
    SLICE_X13Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.802 r  u_tinyriscv/u_avg/acc_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    23.802    u_tinyriscv/u_avg/acc_reg[7]_i_2__0_n_2
    SLICE_X13Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.916 r  u_tinyriscv/u_avg/acc_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    23.916    u_tinyriscv/u_avg/acc_reg[11]_i_2__0_n_2
    SLICE_X13Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.030 r  u_tinyriscv/u_avg/acc_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    24.030    u_tinyriscv/u_avg/acc_reg[15]_i_2__0_n_2
    SLICE_X13Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.144 r  u_tinyriscv/u_avg/acc_reg[19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    24.144    u_tinyriscv/u_avg/acc_reg[19]_i_2__0_n_2
    SLICE_X13Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.258 r  u_tinyriscv/u_avg/acc_reg[23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    24.258    u_tinyriscv/u_avg/acc_reg[23]_i_2__0_n_2
    SLICE_X13Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.372 r  u_tinyriscv/u_avg/acc_reg[27]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    24.372    u_tinyriscv/u_avg/acc_reg[27]_i_2__0_n_2
    SLICE_X13Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.594 r  u_tinyriscv/u_avg/acc_reg[31]_i_3__0/O[0]
                         net (fo=1, routed)           0.700    25.294    u_tinyriscv/u_avg/in12[28]
    SLICE_X11Y113        LUT2 (Prop_lut2_I1_O)        0.299    25.593 r  u_tinyriscv/u_avg/acc[28]_i_1__0/O
                         net (fo=2, routed)           0.391    25.984    u_tinyriscv/u_avg/acc[28]_i_1__0_n_2
    SLICE_X11Y113        FDRE                                         r  u_tinyriscv/u_avg/acc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8576, routed)        1.610     4.951    u_tinyriscv/u_avg/clk_IBUF_BUFG
    SLICE_X11Y113        FDRE                                         r  u_tinyriscv/u_avg/acc_reg[28]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv/u_avg/acc_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.972ns  (logic 5.238ns (20.168%)  route 20.734ns (79.832%))
  Logic Levels:           21  (CARRY4=6 IBUF=1 LUT2=3 LUT3=1 LUT4=1 LUT6=5 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        4.951ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 f  rst_IBUF_inst/O
                         net (fo=1223, routed)        6.210     7.662    timer_0/rst_IBUF
    SLICE_X31Y57         LUT2 (Prop_lut2_I1_O)        0.124     7.786 f  timer_0/_rom_reg_0_255_0_0_i_27/O
                         net (fo=16, routed)          2.972    10.758    u_tinyriscv/u_avg/m3_req_i
    SLICE_X37Y105        LUT6 (Prop_lut6_I3_O)        0.124    10.882 r  u_tinyriscv/u_avg/_rom_reg_0_255_0_0_i_11/O
                         net (fo=44, routed)          1.080    11.962    u_tinyriscv/u_avg/_rom_reg_0_255_0_0_i_11_n_2
    SLICE_X43Y99         LUT6 (Prop_lut6_I2_O)        0.124    12.086 r  u_tinyriscv/u_avg/_rom_reg_0_255_0_0_i_25/O
                         net (fo=11, routed)          1.675    13.760    u_uart_debug/_rom_reg_2048_2303_31_31_0
    SLICE_X55Y80         LUT3 (Prop_lut3_I0_O)        0.124    13.884 r  u_uart_debug/_rom_reg_0_255_3_3_i_8/O
                         net (fo=192, routed)         2.107    15.991    u_rom/_rom_reg_256_511_4_4/A1
    SLICE_X60Y57         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    16.115 r  u_rom/_rom_reg_256_511_4_4/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.115    u_rom/_rom_reg_256_511_4_4/OD
    SLICE_X60Y57         MUXF7 (Prop_muxf7_I0_O)      0.241    16.356 r  u_rom/_rom_reg_256_511_4_4/F7.B/O
                         net (fo=1, routed)           0.000    16.356    u_rom/_rom_reg_256_511_4_4/O0
    SLICE_X60Y57         MUXF8 (Prop_muxf8_I0_O)      0.098    16.454 r  u_rom/_rom_reg_256_511_4_4/F8/O
                         net (fo=1, routed)           1.432    17.886    u_rom/_rom_reg_256_511_4_4_n_2
    SLICE_X57Y76         LUT6 (Prop_lut6_I3_O)        0.319    18.205 r  u_rom/acc1_i_614/O
                         net (fo=1, routed)           0.000    18.205    u_rom/acc1_i_614_n_2
    SLICE_X57Y76         MUXF7 (Prop_muxf7_I0_O)      0.212    18.417 r  u_rom/acc1_i_497/O
                         net (fo=1, routed)           0.436    18.853    u_rom/acc1_i_497_n_2
    SLICE_X57Y76         LUT6 (Prop_lut6_I1_O)        0.299    19.152 r  u_rom/acc1_i_311/O
                         net (fo=4, routed)           1.480    20.633    u_tinyriscv/u_avg/s0_data_i[2]
    SLICE_X32Y101        LUT4 (Prop_lut4_I3_O)        0.124    20.757 r  u_tinyriscv/u_avg/acc1_i_138/O
                         net (fo=1, routed)           0.985    21.742    u_tinyriscv/u_avg/acc1_i_138_n_2
    SLICE_X32Y88         LUT6 (Prop_lut6_I2_O)        0.124    21.866 r  u_tinyriscv/u_avg/acc1_i_30/O
                         net (fo=8, routed)           1.280    23.146    u_tinyriscv/u_avg/m0_data_o[4]
    SLICE_X13Y108        LUT2 (Prop_lut2_I1_O)        0.124    23.270 r  u_tinyriscv/u_avg/acc[7]_i_6__0/O
                         net (fo=1, routed)           0.000    23.270    u_tinyriscv/u_avg/acc[7]_i_6__0_n_2
    SLICE_X13Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.802 r  u_tinyriscv/u_avg/acc_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    23.802    u_tinyriscv/u_avg/acc_reg[7]_i_2__0_n_2
    SLICE_X13Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.916 r  u_tinyriscv/u_avg/acc_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    23.916    u_tinyriscv/u_avg/acc_reg[11]_i_2__0_n_2
    SLICE_X13Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.030 r  u_tinyriscv/u_avg/acc_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    24.030    u_tinyriscv/u_avg/acc_reg[15]_i_2__0_n_2
    SLICE_X13Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.144 r  u_tinyriscv/u_avg/acc_reg[19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    24.144    u_tinyriscv/u_avg/acc_reg[19]_i_2__0_n_2
    SLICE_X13Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.258 r  u_tinyriscv/u_avg/acc_reg[23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    24.258    u_tinyriscv/u_avg/acc_reg[23]_i_2__0_n_2
    SLICE_X13Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.592 r  u_tinyriscv/u_avg/acc_reg[27]_i_2__0/O[1]
                         net (fo=1, routed)           0.454    25.046    u_tinyriscv/u_avg/in12[25]
    SLICE_X10Y113        LUT2 (Prop_lut2_I1_O)        0.303    25.349 r  u_tinyriscv/u_avg/acc[25]_i_1__0/O
                         net (fo=2, routed)           0.623    25.972    u_tinyriscv/u_avg/acc[25]_i_1__0_n_2
    SLICE_X10Y113        FDRE                                         r  u_tinyriscv/u_avg/acc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8576, routed)        1.610     4.951    u_tinyriscv/u_avg/clk_IBUF_BUFG
    SLICE_X10Y113        FDRE                                         r  u_tinyriscv/u_avg/acc_reg[25]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv/u_avg/product0__0/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.965ns  (logic 4.774ns (18.386%)  route 21.191ns (81.614%))
  Logic Levels:           17  (CARRY4=2 IBUF=1 LUT2=3 LUT3=1 LUT4=1 LUT6=5 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        5.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 f  rst_IBUF_inst/O
                         net (fo=1223, routed)        6.210     7.662    timer_0/rst_IBUF
    SLICE_X31Y57         LUT2 (Prop_lut2_I1_O)        0.124     7.786 f  timer_0/_rom_reg_0_255_0_0_i_27/O
                         net (fo=16, routed)          2.972    10.758    u_tinyriscv/u_avg/m3_req_i
    SLICE_X37Y105        LUT6 (Prop_lut6_I3_O)        0.124    10.882 r  u_tinyriscv/u_avg/_rom_reg_0_255_0_0_i_11/O
                         net (fo=44, routed)          1.080    11.962    u_tinyriscv/u_avg/_rom_reg_0_255_0_0_i_11_n_2
    SLICE_X43Y99         LUT6 (Prop_lut6_I2_O)        0.124    12.086 r  u_tinyriscv/u_avg/_rom_reg_0_255_0_0_i_25/O
                         net (fo=11, routed)          1.675    13.760    u_uart_debug/_rom_reg_2048_2303_31_31_0
    SLICE_X55Y80         LUT3 (Prop_lut3_I0_O)        0.124    13.884 r  u_uart_debug/_rom_reg_0_255_3_3_i_8/O
                         net (fo=192, routed)         2.107    15.991    u_rom/_rom_reg_256_511_4_4/A1
    SLICE_X60Y57         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    16.115 r  u_rom/_rom_reg_256_511_4_4/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.115    u_rom/_rom_reg_256_511_4_4/OD
    SLICE_X60Y57         MUXF7 (Prop_muxf7_I0_O)      0.241    16.356 r  u_rom/_rom_reg_256_511_4_4/F7.B/O
                         net (fo=1, routed)           0.000    16.356    u_rom/_rom_reg_256_511_4_4/O0
    SLICE_X60Y57         MUXF8 (Prop_muxf8_I0_O)      0.098    16.454 r  u_rom/_rom_reg_256_511_4_4/F8/O
                         net (fo=1, routed)           1.432    17.886    u_rom/_rom_reg_256_511_4_4_n_2
    SLICE_X57Y76         LUT6 (Prop_lut6_I3_O)        0.319    18.205 r  u_rom/acc1_i_614/O
                         net (fo=1, routed)           0.000    18.205    u_rom/acc1_i_614_n_2
    SLICE_X57Y76         MUXF7 (Prop_muxf7_I0_O)      0.212    18.417 r  u_rom/acc1_i_497/O
                         net (fo=1, routed)           0.436    18.853    u_rom/acc1_i_497_n_2
    SLICE_X57Y76         LUT6 (Prop_lut6_I1_O)        0.299    19.152 r  u_rom/acc1_i_311/O
                         net (fo=4, routed)           1.480    20.633    u_tinyriscv/u_avg/s0_data_i[2]
    SLICE_X32Y101        LUT4 (Prop_lut4_I3_O)        0.124    20.757 r  u_tinyriscv/u_avg/acc1_i_138/O
                         net (fo=1, routed)           0.985    21.742    u_tinyriscv/u_avg/acc1_i_138_n_2
    SLICE_X32Y88         LUT6 (Prop_lut6_I2_O)        0.124    21.866 r  u_tinyriscv/u_avg/acc1_i_30/O
                         net (fo=8, routed)           1.280    23.146    u_tinyriscv/u_avg/m0_data_o[4]
    SLICE_X13Y108        LUT2 (Prop_lut2_I1_O)        0.124    23.270 r  u_tinyriscv/u_avg/acc[7]_i_6__0/O
                         net (fo=1, routed)           0.000    23.270    u_tinyriscv/u_avg/acc[7]_i_6__0_n_2
    SLICE_X13Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.802 r  u_tinyriscv/u_avg/acc_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    23.802    u_tinyriscv/u_avg/acc_reg[7]_i_2__0_n_2
    SLICE_X13Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.136 r  u_tinyriscv/u_avg/acc_reg[11]_i_2__0/O[1]
                         net (fo=1, routed)           0.712    24.848    u_tinyriscv/u_avg/in12[9]
    SLICE_X10Y109        LUT2 (Prop_lut2_I1_O)        0.295    25.143 r  u_tinyriscv/u_avg/acc[9]_i_1__0/O
                         net (fo=3, routed)           0.821    25.965    u_tinyriscv/u_avg/acc[9]_i_1__0_n_2
    DSP48_X0Y41          DSP48E1                                      r  u_tinyriscv/u_avg/product0__0/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8576, routed)        1.705     5.046    u_tinyriscv/u_avg/clk_IBUF_BUFG
    DSP48_X0Y41          DSP48E1                                      r  u_tinyriscv/u_avg/product0__0/CLK

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv/u_avg/product0__0/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.951ns  (logic 4.806ns (18.519%)  route 21.145ns (81.481%))
  Logic Levels:           18  (CARRY4=3 IBUF=1 LUT2=3 LUT3=1 LUT4=1 LUT6=5 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        5.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 f  rst_IBUF_inst/O
                         net (fo=1223, routed)        6.210     7.662    timer_0/rst_IBUF
    SLICE_X31Y57         LUT2 (Prop_lut2_I1_O)        0.124     7.786 f  timer_0/_rom_reg_0_255_0_0_i_27/O
                         net (fo=16, routed)          2.972    10.758    u_tinyriscv/u_avg/m3_req_i
    SLICE_X37Y105        LUT6 (Prop_lut6_I3_O)        0.124    10.882 r  u_tinyriscv/u_avg/_rom_reg_0_255_0_0_i_11/O
                         net (fo=44, routed)          1.080    11.962    u_tinyriscv/u_avg/_rom_reg_0_255_0_0_i_11_n_2
    SLICE_X43Y99         LUT6 (Prop_lut6_I2_O)        0.124    12.086 r  u_tinyriscv/u_avg/_rom_reg_0_255_0_0_i_25/O
                         net (fo=11, routed)          1.675    13.760    u_uart_debug/_rom_reg_2048_2303_31_31_0
    SLICE_X55Y80         LUT3 (Prop_lut3_I0_O)        0.124    13.884 r  u_uart_debug/_rom_reg_0_255_3_3_i_8/O
                         net (fo=192, routed)         2.107    15.991    u_rom/_rom_reg_256_511_4_4/A1
    SLICE_X60Y57         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    16.115 r  u_rom/_rom_reg_256_511_4_4/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.115    u_rom/_rom_reg_256_511_4_4/OD
    SLICE_X60Y57         MUXF7 (Prop_muxf7_I0_O)      0.241    16.356 r  u_rom/_rom_reg_256_511_4_4/F7.B/O
                         net (fo=1, routed)           0.000    16.356    u_rom/_rom_reg_256_511_4_4/O0
    SLICE_X60Y57         MUXF8 (Prop_muxf8_I0_O)      0.098    16.454 r  u_rom/_rom_reg_256_511_4_4/F8/O
                         net (fo=1, routed)           1.432    17.886    u_rom/_rom_reg_256_511_4_4_n_2
    SLICE_X57Y76         LUT6 (Prop_lut6_I3_O)        0.319    18.205 r  u_rom/acc1_i_614/O
                         net (fo=1, routed)           0.000    18.205    u_rom/acc1_i_614_n_2
    SLICE_X57Y76         MUXF7 (Prop_muxf7_I0_O)      0.212    18.417 r  u_rom/acc1_i_497/O
                         net (fo=1, routed)           0.436    18.853    u_rom/acc1_i_497_n_2
    SLICE_X57Y76         LUT6 (Prop_lut6_I1_O)        0.299    19.152 r  u_rom/acc1_i_311/O
                         net (fo=4, routed)           1.480    20.633    u_tinyriscv/u_avg/s0_data_i[2]
    SLICE_X32Y101        LUT4 (Prop_lut4_I3_O)        0.124    20.757 r  u_tinyriscv/u_avg/acc1_i_138/O
                         net (fo=1, routed)           0.985    21.742    u_tinyriscv/u_avg/acc1_i_138_n_2
    SLICE_X32Y88         LUT6 (Prop_lut6_I2_O)        0.124    21.866 r  u_tinyriscv/u_avg/acc1_i_30/O
                         net (fo=8, routed)           1.280    23.146    u_tinyriscv/u_avg/m0_data_o[4]
    SLICE_X13Y108        LUT2 (Prop_lut2_I1_O)        0.124    23.270 r  u_tinyriscv/u_avg/acc[7]_i_6__0/O
                         net (fo=1, routed)           0.000    23.270    u_tinyriscv/u_avg/acc[7]_i_6__0_n_2
    SLICE_X13Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.802 r  u_tinyriscv/u_avg/acc_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    23.802    u_tinyriscv/u_avg/acc_reg[7]_i_2__0_n_2
    SLICE_X13Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.916 r  u_tinyriscv/u_avg/acc_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    23.916    u_tinyriscv/u_avg/acc_reg[11]_i_2__0_n_2
    SLICE_X13Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.138 r  u_tinyriscv/u_avg/acc_reg[15]_i_2__0/O[0]
                         net (fo=1, routed)           0.642    24.780    u_tinyriscv/u_avg/in12[12]
    SLICE_X12Y110        LUT2 (Prop_lut2_I1_O)        0.325    25.105 r  u_tinyriscv/u_avg/acc[12]_i_1__0/O
                         net (fo=3, routed)           0.846    25.951    u_tinyriscv/u_avg/acc[12]_i_1__0_n_2
    DSP48_X0Y41          DSP48E1                                      r  u_tinyriscv/u_avg/product0__0/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8576, routed)        1.705     5.046    u_tinyriscv/u_avg/clk_IBUF_BUFG
    DSP48_X0Y41          DSP48E1                                      r  u_tinyriscv/u_avg/product0__0/CLK

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv/u_avg/acc_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.936ns  (logic 5.352ns (20.635%)  route 20.584ns (79.365%))
  Logic Levels:           22  (CARRY4=7 IBUF=1 LUT2=3 LUT3=1 LUT4=1 LUT6=5 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        4.951ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 f  rst_IBUF_inst/O
                         net (fo=1223, routed)        6.210     7.662    timer_0/rst_IBUF
    SLICE_X31Y57         LUT2 (Prop_lut2_I1_O)        0.124     7.786 f  timer_0/_rom_reg_0_255_0_0_i_27/O
                         net (fo=16, routed)          2.972    10.758    u_tinyriscv/u_avg/m3_req_i
    SLICE_X37Y105        LUT6 (Prop_lut6_I3_O)        0.124    10.882 r  u_tinyriscv/u_avg/_rom_reg_0_255_0_0_i_11/O
                         net (fo=44, routed)          1.080    11.962    u_tinyriscv/u_avg/_rom_reg_0_255_0_0_i_11_n_2
    SLICE_X43Y99         LUT6 (Prop_lut6_I2_O)        0.124    12.086 r  u_tinyriscv/u_avg/_rom_reg_0_255_0_0_i_25/O
                         net (fo=11, routed)          1.675    13.760    u_uart_debug/_rom_reg_2048_2303_31_31_0
    SLICE_X55Y80         LUT3 (Prop_lut3_I0_O)        0.124    13.884 r  u_uart_debug/_rom_reg_0_255_3_3_i_8/O
                         net (fo=192, routed)         2.107    15.991    u_rom/_rom_reg_256_511_4_4/A1
    SLICE_X60Y57         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    16.115 r  u_rom/_rom_reg_256_511_4_4/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.115    u_rom/_rom_reg_256_511_4_4/OD
    SLICE_X60Y57         MUXF7 (Prop_muxf7_I0_O)      0.241    16.356 r  u_rom/_rom_reg_256_511_4_4/F7.B/O
                         net (fo=1, routed)           0.000    16.356    u_rom/_rom_reg_256_511_4_4/O0
    SLICE_X60Y57         MUXF8 (Prop_muxf8_I0_O)      0.098    16.454 r  u_rom/_rom_reg_256_511_4_4/F8/O
                         net (fo=1, routed)           1.432    17.886    u_rom/_rom_reg_256_511_4_4_n_2
    SLICE_X57Y76         LUT6 (Prop_lut6_I3_O)        0.319    18.205 r  u_rom/acc1_i_614/O
                         net (fo=1, routed)           0.000    18.205    u_rom/acc1_i_614_n_2
    SLICE_X57Y76         MUXF7 (Prop_muxf7_I0_O)      0.212    18.417 r  u_rom/acc1_i_497/O
                         net (fo=1, routed)           0.436    18.853    u_rom/acc1_i_497_n_2
    SLICE_X57Y76         LUT6 (Prop_lut6_I1_O)        0.299    19.152 r  u_rom/acc1_i_311/O
                         net (fo=4, routed)           1.480    20.633    u_tinyriscv/u_avg/s0_data_i[2]
    SLICE_X32Y101        LUT4 (Prop_lut4_I3_O)        0.124    20.757 r  u_tinyriscv/u_avg/acc1_i_138/O
                         net (fo=1, routed)           0.985    21.742    u_tinyriscv/u_avg/acc1_i_138_n_2
    SLICE_X32Y88         LUT6 (Prop_lut6_I2_O)        0.124    21.866 r  u_tinyriscv/u_avg/acc1_i_30/O
                         net (fo=8, routed)           1.280    23.146    u_tinyriscv/u_avg/m0_data_o[4]
    SLICE_X13Y108        LUT2 (Prop_lut2_I1_O)        0.124    23.270 r  u_tinyriscv/u_avg/acc[7]_i_6__0/O
                         net (fo=1, routed)           0.000    23.270    u_tinyriscv/u_avg/acc[7]_i_6__0_n_2
    SLICE_X13Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.802 r  u_tinyriscv/u_avg/acc_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    23.802    u_tinyriscv/u_avg/acc_reg[7]_i_2__0_n_2
    SLICE_X13Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.916 r  u_tinyriscv/u_avg/acc_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    23.916    u_tinyriscv/u_avg/acc_reg[11]_i_2__0_n_2
    SLICE_X13Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.030 r  u_tinyriscv/u_avg/acc_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    24.030    u_tinyriscv/u_avg/acc_reg[15]_i_2__0_n_2
    SLICE_X13Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.144 r  u_tinyriscv/u_avg/acc_reg[19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    24.144    u_tinyriscv/u_avg/acc_reg[19]_i_2__0_n_2
    SLICE_X13Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.258 r  u_tinyriscv/u_avg/acc_reg[23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    24.258    u_tinyriscv/u_avg/acc_reg[23]_i_2__0_n_2
    SLICE_X13Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.372 r  u_tinyriscv/u_avg/acc_reg[27]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    24.372    u_tinyriscv/u_avg/acc_reg[27]_i_2__0_n_2
    SLICE_X13Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.706 r  u_tinyriscv/u_avg/acc_reg[31]_i_3__0/O[1]
                         net (fo=1, routed)           0.407    25.113    u_tinyriscv/u_avg/in12[29]
    SLICE_X13Y115        LUT2 (Prop_lut2_I1_O)        0.303    25.416 r  u_tinyriscv/u_avg/acc[29]_i_1__0/O
                         net (fo=2, routed)           0.521    25.936    u_tinyriscv/u_avg/acc[29]_i_1__0_n_2
    SLICE_X11Y113        FDRE                                         r  u_tinyriscv/u_avg/acc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8576, routed)        1.610     4.951    u_tinyriscv/u_avg/clk_IBUF_BUFG
    SLICE_X11Y113        FDRE                                         r  u_tinyriscv/u_avg/acc_reg[29]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv/u_avg/product0__0/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.934ns  (logic 4.896ns (18.879%)  route 21.038ns (81.121%))
  Logic Levels:           18  (CARRY4=3 IBUF=1 LUT2=3 LUT3=1 LUT4=1 LUT6=5 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        5.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 f  rst_IBUF_inst/O
                         net (fo=1223, routed)        6.210     7.662    timer_0/rst_IBUF
    SLICE_X31Y57         LUT2 (Prop_lut2_I1_O)        0.124     7.786 f  timer_0/_rom_reg_0_255_0_0_i_27/O
                         net (fo=16, routed)          2.972    10.758    u_tinyriscv/u_avg/m3_req_i
    SLICE_X37Y105        LUT6 (Prop_lut6_I3_O)        0.124    10.882 r  u_tinyriscv/u_avg/_rom_reg_0_255_0_0_i_11/O
                         net (fo=44, routed)          1.080    11.962    u_tinyriscv/u_avg/_rom_reg_0_255_0_0_i_11_n_2
    SLICE_X43Y99         LUT6 (Prop_lut6_I2_O)        0.124    12.086 r  u_tinyriscv/u_avg/_rom_reg_0_255_0_0_i_25/O
                         net (fo=11, routed)          1.675    13.760    u_uart_debug/_rom_reg_2048_2303_31_31_0
    SLICE_X55Y80         LUT3 (Prop_lut3_I0_O)        0.124    13.884 r  u_uart_debug/_rom_reg_0_255_3_3_i_8/O
                         net (fo=192, routed)         2.107    15.991    u_rom/_rom_reg_256_511_4_4/A1
    SLICE_X60Y57         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    16.115 r  u_rom/_rom_reg_256_511_4_4/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.115    u_rom/_rom_reg_256_511_4_4/OD
    SLICE_X60Y57         MUXF7 (Prop_muxf7_I0_O)      0.241    16.356 r  u_rom/_rom_reg_256_511_4_4/F7.B/O
                         net (fo=1, routed)           0.000    16.356    u_rom/_rom_reg_256_511_4_4/O0
    SLICE_X60Y57         MUXF8 (Prop_muxf8_I0_O)      0.098    16.454 r  u_rom/_rom_reg_256_511_4_4/F8/O
                         net (fo=1, routed)           1.432    17.886    u_rom/_rom_reg_256_511_4_4_n_2
    SLICE_X57Y76         LUT6 (Prop_lut6_I3_O)        0.319    18.205 r  u_rom/acc1_i_614/O
                         net (fo=1, routed)           0.000    18.205    u_rom/acc1_i_614_n_2
    SLICE_X57Y76         MUXF7 (Prop_muxf7_I0_O)      0.212    18.417 r  u_rom/acc1_i_497/O
                         net (fo=1, routed)           0.436    18.853    u_rom/acc1_i_497_n_2
    SLICE_X57Y76         LUT6 (Prop_lut6_I1_O)        0.299    19.152 r  u_rom/acc1_i_311/O
                         net (fo=4, routed)           1.480    20.633    u_tinyriscv/u_avg/s0_data_i[2]
    SLICE_X32Y101        LUT4 (Prop_lut4_I3_O)        0.124    20.757 r  u_tinyriscv/u_avg/acc1_i_138/O
                         net (fo=1, routed)           0.985    21.742    u_tinyriscv/u_avg/acc1_i_138_n_2
    SLICE_X32Y88         LUT6 (Prop_lut6_I2_O)        0.124    21.866 r  u_tinyriscv/u_avg/acc1_i_30/O
                         net (fo=8, routed)           1.280    23.146    u_tinyriscv/u_avg/m0_data_o[4]
    SLICE_X13Y108        LUT2 (Prop_lut2_I1_O)        0.124    23.270 r  u_tinyriscv/u_avg/acc[7]_i_6__0/O
                         net (fo=1, routed)           0.000    23.270    u_tinyriscv/u_avg/acc[7]_i_6__0_n_2
    SLICE_X13Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.802 r  u_tinyriscv/u_avg/acc_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    23.802    u_tinyriscv/u_avg/acc_reg[7]_i_2__0_n_2
    SLICE_X13Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.916 r  u_tinyriscv/u_avg/acc_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    23.916    u_tinyriscv/u_avg/acc_reg[11]_i_2__0_n_2
    SLICE_X13Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.250 r  u_tinyriscv/u_avg/acc_reg[15]_i_2__0/O[1]
                         net (fo=1, routed)           0.468    24.718    u_tinyriscv/u_avg/in12[13]
    SLICE_X12Y111        LUT2 (Prop_lut2_I1_O)        0.303    25.021 r  u_tinyriscv/u_avg/acc[13]_i_1__0/O
                         net (fo=3, routed)           0.913    25.934    u_tinyriscv/u_avg/acc[13]_i_1__0_n_2
    DSP48_X0Y41          DSP48E1                                      r  u_tinyriscv/u_avg/product0__0/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8576, routed)        1.705     5.046    u_tinyriscv/u_avg/clk_IBUF_BUFG
    DSP48_X0Y41          DSP48E1                                      r  u_tinyriscv/u_avg/product0__0/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_tinyriscv/u_ex/mreg_wdata_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            u_tinyriscv/u_config/mac_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.212ns  (logic 0.158ns (74.492%)  route 0.054ns (25.508%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         LDCE                         0.000     0.000 r  u_tinyriscv/u_ex/mreg_wdata_reg[2]/G
    SLICE_X9Y121         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_tinyriscv/u_ex/mreg_wdata_reg[2]/Q
                         net (fo=1, routed)           0.054     0.212    u_tinyriscv/u_config/mac_count_reg[31]_0[2]
    SLICE_X8Y121         FDRE                                         r  u_tinyriscv/u_config/mac_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8576, routed)        0.909     2.037    u_tinyriscv/u_config/clk_IBUF_BUFG
    SLICE_X8Y121         FDRE                                         r  u_tinyriscv/u_config/mac_count_reg[2]/C

Slack:                    inf
  Source:                 u_tinyriscv/u_ex/mreg_wdata_reg[14]/G
                            (positive level-sensitive latch)
  Destination:            u_tinyriscv/u_config/mac_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.245ns  (logic 0.158ns (64.462%)  route 0.087ns (35.538%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         LDCE                         0.000     0.000 r  u_tinyriscv/u_ex/mreg_wdata_reg[14]/G
    SLICE_X3Y124         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_tinyriscv/u_ex/mreg_wdata_reg[14]/Q
                         net (fo=1, routed)           0.087     0.245    u_tinyriscv/u_config/mac_count_reg[31]_0[14]
    SLICE_X2Y124         FDRE                                         r  u_tinyriscv/u_config/mac_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8576, routed)        0.934     2.062    u_tinyriscv/u_config/clk_IBUF_BUFG
    SLICE_X2Y124         FDRE                                         r  u_tinyriscv/u_config/mac_count_reg[14]/C

Slack:                    inf
  Source:                 u_tinyriscv/u_ex/mreg_wdata_reg[23]/G
                            (positive level-sensitive latch)
  Destination:            u_tinyriscv/u_config/mac_count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.158ns (59.455%)  route 0.108ns (40.545%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y124         LDCE                         0.000     0.000 r  u_tinyriscv/u_ex/mreg_wdata_reg[23]/G
    SLICE_X4Y124         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_tinyriscv/u_ex/mreg_wdata_reg[23]/Q
                         net (fo=1, routed)           0.108     0.266    u_tinyriscv/u_config/mac_count_reg[31]_0[23]
    SLICE_X5Y124         FDRE                                         r  u_tinyriscv/u_config/mac_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8576, routed)        0.932     2.060    u_tinyriscv/u_config/clk_IBUF_BUFG
    SLICE_X5Y124         FDRE                                         r  u_tinyriscv/u_config/mac_count_reg[23]/C

Slack:                    inf
  Source:                 u_tinyriscv/u_ex/mreg_wdata_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            u_tinyriscv/u_config/mac_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.158ns (58.954%)  route 0.110ns (41.046%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         LDCE                         0.000     0.000 r  u_tinyriscv/u_ex/mreg_wdata_reg[9]/G
    SLICE_X3Y123         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_tinyriscv/u_ex/mreg_wdata_reg[9]/Q
                         net (fo=1, routed)           0.110     0.268    u_tinyriscv/u_config/mac_count_reg[31]_0[9]
    SLICE_X3Y122         FDRE                                         r  u_tinyriscv/u_config/mac_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8576, routed)        0.937     2.065    u_tinyriscv/u_config/clk_IBUF_BUFG
    SLICE_X3Y122         FDRE                                         r  u_tinyriscv/u_config/mac_count_reg[9]/C

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/tx/req_data_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_dm/rx/recv_data_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.190ns (70.343%)  route 0.080ns (29.657%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y127        FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[8]/C
    SLICE_X47Y127        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[8]/Q
                         net (fo=1, routed)           0.080     0.221    u_jtag_top/u_jtag_dm/rx/dtm_req_data_o[8]
    SLICE_X46Y127        LUT2 (Prop_lut2_I0_O)        0.049     0.270 r  u_jtag_top/u_jtag_dm/rx/recv_data[8]_i_1/O
                         net (fo=1, routed)           0.000     0.270    u_jtag_top/u_jtag_dm/rx/recv_data0_in[8]
    SLICE_X46Y127        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8576, routed)        0.904     2.032    u_jtag_top/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X46Y127        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[8]/C

Slack:                    inf
  Source:                 u_tinyriscv/u_ex/mreg_wdata_reg[29]/G
                            (positive level-sensitive latch)
  Destination:            u_tinyriscv/u_config/mac_count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.158ns (57.753%)  route 0.116ns (42.247%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y123         LDCE                         0.000     0.000 r  u_tinyriscv/u_ex/mreg_wdata_reg[29]/G
    SLICE_X4Y123         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_tinyriscv/u_ex/mreg_wdata_reg[29]/Q
                         net (fo=1, routed)           0.116     0.274    u_tinyriscv/u_config/mac_count_reg[31]_0[29]
    SLICE_X5Y124         FDRE                                         r  u_tinyriscv/u_config/mac_count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8576, routed)        0.932     2.060    u_tinyriscv/u_config/clk_IBUF_BUFG
    SLICE_X5Y124         FDRE                                         r  u_tinyriscv/u_config/mac_count_reg[29]/C

Slack:                    inf
  Source:                 u_tinyriscv/u_ex/mreg_wdata_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            u_tinyriscv/u_config/mac_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.275ns  (logic 0.158ns (57.399%)  route 0.117ns (42.601%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y121         LDCE                         0.000     0.000 r  u_tinyriscv/u_ex/mreg_wdata_reg[11]/G
    SLICE_X4Y121         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_tinyriscv/u_ex/mreg_wdata_reg[11]/Q
                         net (fo=1, routed)           0.117     0.275    u_tinyriscv/u_config/mac_count_reg[31]_0[11]
    SLICE_X3Y121         FDRE                                         r  u_tinyriscv/u_config/mac_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8576, routed)        0.938     2.066    u_tinyriscv/u_config/clk_IBUF_BUFG
    SLICE_X3Y121         FDRE                                         r  u_tinyriscv/u_config/mac_count_reg[11]/C

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/tx/req_data_reg[26]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_dm/rx/recv_data_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.190ns (66.003%)  route 0.098ns (33.997%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y123        FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[26]/C
    SLICE_X49Y123        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[26]/Q
                         net (fo=1, routed)           0.098     0.239    u_jtag_top/u_jtag_dm/rx/dtm_req_data_o[26]
    SLICE_X48Y123        LUT2 (Prop_lut2_I0_O)        0.049     0.288 r  u_jtag_top/u_jtag_dm/rx/recv_data[26]_i_1/O
                         net (fo=1, routed)           0.000     0.288    u_jtag_top/u_jtag_dm/rx/recv_data0_in[26]
    SLICE_X48Y123        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8576, routed)        0.904     2.032    u_jtag_top/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X48Y123        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[26]/C

Slack:                    inf
  Source:                 u_tinyriscv/u_ex/mreg_wdata_reg[25]/G
                            (positive level-sensitive latch)
  Destination:            u_tinyriscv/u_config/mac_count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.178ns (61.805%)  route 0.110ns (38.195%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y123         LDCE                         0.000     0.000 r  u_tinyriscv/u_ex/mreg_wdata_reg[25]/G
    SLICE_X2Y123         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  u_tinyriscv/u_ex/mreg_wdata_reg[25]/Q
                         net (fo=1, routed)           0.110     0.288    u_tinyriscv/u_config/mac_count_reg[31]_0[25]
    SLICE_X2Y124         FDRE                                         r  u_tinyriscv/u_config/mac_count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8576, routed)        0.934     2.062    u_tinyriscv/u_config/clk_IBUF_BUFG
    SLICE_X2Y124         FDRE                                         r  u_tinyriscv/u_config/mac_count_reg[25]/C

Slack:                    inf
  Source:                 u_tinyriscv/u_ex/mreg_wdata_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            u_tinyriscv/u_config/mac_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.178ns (61.805%)  route 0.110ns (38.195%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y122         LDCE                         0.000     0.000 r  u_tinyriscv/u_ex/mreg_wdata_reg[5]/G
    SLICE_X8Y122         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  u_tinyriscv/u_ex/mreg_wdata_reg[5]/Q
                         net (fo=1, routed)           0.110     0.288    u_tinyriscv/u_config/mac_count_reg[31]_0[5]
    SLICE_X8Y121         FDRE                                         r  u_tinyriscv/u_config/mac_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8576, routed)        0.909     2.037    u_tinyriscv/u_config/clk_IBUF_BUFG
    SLICE_X8Y121         FDRE                                         r  u_tinyriscv/u_config/mac_count_reg[5]/C





