#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Feb 24 17:50:09 2026
# Process ID: 2980
# Current directory: C:/Users/azati/OneDrive/Desktop/Own_IR_Standard/FPGA_Part/Own_IR_receiver
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16968 C:\Users\azati\OneDrive\Desktop\Own_IR_Standard\FPGA_Part\Own_IR_receiver\Own_IR_Receiver.xpr
# Log file: C:/Users/azati/OneDrive/Desktop/Own_IR_Standard/FPGA_Part/Own_IR_receiver/vivado.log
# Journal file: C:/Users/azati/OneDrive/Desktop/Own_IR_Standard/FPGA_Part/Own_IR_receiver\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/azati/OneDrive/Desktop/Own_IR_Standard/FPGA_Part/Own_IR_receiver/Own_IR_Receiver.xpr
open_project C:/Users/azati/OneDrive/Desktop/Own_IR_Standard/FPGA_Part/Own_IR_receiver/Own_IR_Receiver.xpr
update_compile_order -fileset sources_1
set_property board_part tul.com.tw:pynq-z2:part0:1.0 [current_project]
open_bd_design {C:/Users/azati/OneDrive/Desktop/Own_IR_Standard/FPGA_Part/Own_IR_receiver/Own_IR_Receiver.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_pins proc_sys_reset_0/ext_reset_in]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins proc_sys_reset_0/slowest_sync_clk]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_interconnect_0/ACLK]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_1
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {arduino_a0_a5 ( Arduino Pins A0 through A5 J1 ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {/axi_interconnect_0} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {arduino_a0_a5 ( Arduino Pins A0 through A5 J1 ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_1/GPIO]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_1/S_AXI} ddr_seg {Auto} intc_ip {/axi_interconnect_0} master_apm {0}}  [get_bd_intf_pins axi_gpio_1/S_AXI]
endgroup
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_intf_ports arduino_a0_a5]
delete_bd_objs [get_bd_intf_nets axi_gpio_1_GPIO] [get_bd_intf_ports arduino_a0_a5_0]
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.C_IS_DUAL {1}] [get_bd_cells axi_gpio_1]
endgroup
startgroup
set_property -dict [list CONFIG.C_IS_DUAL {1}] [get_bd_cells axi_gpio_0]
endgroup
connect_bd_net [get_bd_pins nec_ir_receiver_0/data_valid] [get_bd_pins axi_gpio_1/gpio_io_i]
startgroup
set_property -dict [list CONFIG.GPIO_BOARD_INTERFACE {Custom}] [get_bd_cells axi_gpio_1]
endgroup
startgroup
set_property -dict [list CONFIG.GPIO_BOARD_INTERFACE {Custom}] [get_bd_cells axi_gpio_0]
endgroup
delete_bd_objs [get_bd_nets nec_ir_receiver_0_data_valid]
set_property location {3.5 1194 463} [get_bd_cells nec_ir_receiver_0]
set_property location {4 1171 612} [get_bd_cells nec_ir_receiver_1]
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {8} CONFIG.C_GPIO2_WIDTH {8} CONFIG.C_ALL_INPUTS {1} CONFIG.C_ALL_INPUTS_2 {1}] [get_bd_cells axi_gpio_1]
endgroup
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {8} CONFIG.C_GPIO2_WIDTH {8} CONFIG.C_ALL_INPUTS {1} CONFIG.C_ALL_INPUTS_2 {1}] [get_bd_cells axi_gpio_0]
endgroup
set_property location {4.5 1498 164} [get_bd_cells axi_gpio_1]
set_property location {5 1545 392} [get_bd_cells axi_gpio_0]
connect_bd_net [get_bd_pins axi_gpio_1/gpio_io_i] [get_bd_pins nec_ir_receiver_0/address]
connect_bd_net [get_bd_pins axi_gpio_1/gpio2_io_i] [get_bd_pins nec_ir_receiver_0/command]
connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_i] [get_bd_pins nec_ir_receiver_0/command]
delete_bd_objs [get_bd_nets nec_ir_receiver_0_command]
connect_bd_net [get_bd_pins axi_gpio_1/gpio2_io_i] [get_bd_pins nec_ir_receiver_0/command]
connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_i] [get_bd_pins nec_ir_receiver_1/data_valid]
delete_bd_objs [get_bd_nets nec_ir_receiver_1_data_valid]
connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_i] [get_bd_pins nec_ir_receiver_0/address]
delete_bd_objs [get_bd_nets nec_ir_receiver_0_address]
connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_i] [get_bd_pins nec_ir_receiver_1/address]
connect_bd_net [get_bd_pins axi_gpio_0/gpio2_io_i] [get_bd_pins nec_ir_receiver_1/command]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {arduino_a0_a5 ( Arduino Pins A0 through A5 J1 ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_1/GPIO]
regenerate_bd_layout
connect_bd_net [get_bd_pins nec_ir_receiver_1/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins nec_ir_receiver_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins nec_ir_receiver_1/rst] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
connect_bd_net [get_bd_pins nec_ir_receiver_0/rst] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
delete_bd_objs [get_bd_nets nec_ir_receiver_1_address]
delete_bd_objs [get_bd_nets nec_ir_receiver_1_command]
delete_bd_objs [get_bd_nets nec_ir_receiver_0_command]
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {8} CONFIG.C_ALL_INPUTS {1} CONFIG.GPIO_BOARD_INTERFACE {Custom}] [get_bd_cells axi_gpio_1]
endgroup
delete_bd_objs [get_bd_intf_nets axi_gpio_1_GPIO] [get_bd_intf_ports arduino_a0_a5]
set_property location {3 821 514} [get_bd_cells nec_ir_receiver_1]
set_property location {3 903 646} [get_bd_cells nec_ir_receiver_0]
connect_bd_net [get_bd_pins axi_gpio_1/gpio_io_i] [get_bd_pins nec_ir_receiver_1/address]
connect_bd_net [get_bd_pins axi_gpio_1/gpio2_io_i] [get_bd_pins nec_ir_receiver_1/command]
connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_i] [get_bd_pins nec_ir_receiver_1/address]
delete_bd_objs [get_bd_nets nec_ir_receiver_1_address]
connect_bd_net [get_bd_pins axi_gpio_1/gpio_io_i] [get_bd_pins nec_ir_receiver_1/address]
connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_i] [get_bd_pins nec_ir_receiver_0/address]
connect_bd_net [get_bd_pins axi_gpio_0/gpio2_io_i] [get_bd_pins nec_ir_receiver_0/command]
regenerate_bd_layout
set_property location {3.5 1273 150} [get_bd_cells nec_ir_receiver_0]
set_property location {4 1288 320} [get_bd_cells nec_ir_receiver_0]
set_property location {4 1237 474} [get_bd_cells nec_ir_receiver_1]
validate_bd_design
startgroup
make_bd_pins_external  [get_bd_cells nec_ir_receiver_0]
make_bd_intf_pins_external  [get_bd_cells nec_ir_receiver_0]
endgroup
startgroup
make_bd_pins_external  [get_bd_cells nec_ir_receiver_1]
make_bd_intf_pins_external  [get_bd_cells nec_ir_receiver_1]
endgroup
validate_bd_design
report_ip_status
upgrade_ip [get_ips design_1_nec_ir_receiver_0_0]
upgrade_ip [get_ips design_1_nec_ir_receiver_1_0]
generate_target all [get_files  C:/Users/azati/OneDrive/Desktop/Own_IR_Standard/FPGA_Part/Own_IR_receiver/Own_IR_Receiver.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_proc_sys_reset_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_xbar_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_gpio_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_gpio_1_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/azati/OneDrive/Desktop/Own_IR_Standard/FPGA_Part/Own_IR_receiver/Own_IR_Receiver.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/azati/OneDrive/Desktop/Own_IR_Standard/FPGA_Part/Own_IR_receiver/Own_IR_Receiver.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_nec_ir_receiver_0_0_synth_1 design_1_nec_ir_receiver_1_0_synth_1 design_1_processing_system7_0_0_synth_1 design_1_proc_sys_reset_0_0_synth_1 design_1_xbar_0_synth_1 design_1_axi_gpio_0_0_synth_1 design_1_axi_gpio_1_0_synth_1 design_1_auto_pc_0_synth_1 -jobs 16
wait_on_run design_1_nec_ir_receiver_0_0_synth_1
wait_on_run design_1_nec_ir_receiver_1_0_synth_1
wait_on_run design_1_processing_system7_0_0_synth_1
wait_on_run design_1_proc_sys_reset_0_0_synth_1
wait_on_run design_1_xbar_0_synth_1
wait_on_run design_1_axi_gpio_0_0_synth_1
wait_on_run design_1_axi_gpio_1_0_synth_1
wait_on_run design_1_auto_pc_0_synth_1
export_simulation -of_objects [get_files C:/Users/azati/OneDrive/Desktop/Own_IR_Standard/FPGA_Part/Own_IR_receiver/Own_IR_Receiver.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/azati/OneDrive/Desktop/Own_IR_Standard/FPGA_Part/Own_IR_receiver/Own_IR_Receiver.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/azati/OneDrive/Desktop/Own_IR_Standard/FPGA_Part/Own_IR_receiver/Own_IR_Receiver.ip_user_files -ipstatic_source_dir C:/Users/azati/OneDrive/Desktop/Own_IR_Standard/FPGA_Part/Own_IR_receiver/Own_IR_Receiver.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/azati/OneDrive/Desktop/Own_IR_Standard/FPGA_Part/Own_IR_receiver/Own_IR_Receiver.cache/compile_simlib/modelsim} {questa=C:/Users/azati/OneDrive/Desktop/Own_IR_Standard/FPGA_Part/Own_IR_receiver/Own_IR_Receiver.cache/compile_simlib/questa} {riviera=C:/Users/azati/OneDrive/Desktop/Own_IR_Standard/FPGA_Part/Own_IR_receiver/Own_IR_Receiver.cache/compile_simlib/riviera} {activehdl=C:/Users/azati/OneDrive/Desktop/Own_IR_Standard/FPGA_Part/Own_IR_receiver/Own_IR_Receiver.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
