

================================================================
== Vivado HLS Report for 'obj_detector_FCL'
================================================================
* Date:           Wed Nov 30 03:19:25 2016

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        proj1_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.41|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  4326|  4326|  4326|  4326|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+------+------+----------+-----------+-----------+------+----------+
        |              |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+------+------+----------+-----------+-----------+------+----------+
        |- FCL_label8  |  4324|  4324|        10|          5|          1|   864|    yes   |
        +--------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 12
* Pipeline: 1
  Pipeline-0: II = 5, D = 10, States = { 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	12  / (exitcond)
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	2  / true
12 --> 
* FSM state operations: 

 <State 1>: 2.41ns
ST_1: stg_13 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecInterface([1728 x float]* %W, [5 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_1: W_offset_read [1/1] 1.04ns
:1  %W_offset_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %W_offset)

ST_1: tmp_16_cast [1/1] 1.37ns
:2  %tmp_16_cast = select i1 %W_offset_read, i11 864, i11 0

ST_1: stg_16 [1/1] 1.57ns
:3  br label %1


 <State 2>: 4.55ns
ST_2: out [1/1] 0.00ns
:0  %out = phi float [ 0.000000e+00, %0 ], [ %out_1, %2 ]

ST_2: i [1/1] 0.00ns
:1  %i = phi i10 [ 0, %0 ], [ %i_5, %2 ]

ST_2: exitcond [1/1] 2.07ns
:2  %exitcond = icmp eq i10 %i, -160

ST_2: i_5 [1/1] 1.84ns
:3  %i_5 = add i10 %i, 1

ST_2: stg_21 [1/1] 0.00ns
:4  br i1 %exitcond, label %3, label %2

ST_2: tmp [1/1] 0.00ns
:4  %tmp = zext i10 %i to i64

ST_2: inp_addr [1/1] 0.00ns
:5  %inp_addr = getelementptr [864 x float]* %inp, i64 0, i64 %tmp

ST_2: inp_load [2/2] 2.71ns
:6  %inp_load = load float* %inp_addr, align 4

ST_2: tmp_trn_cast [1/1] 0.00ns
:7  %tmp_trn_cast = zext i10 %i to i11

ST_2: p_addr1 [1/1] 1.84ns
:8  %p_addr1 = add i11 %tmp_trn_cast, %tmp_16_cast

ST_2: tmp_16 [1/1] 0.00ns
:9  %tmp_16 = zext i11 %p_addr1 to i64

ST_2: W_addr [1/1] 0.00ns
:10  %W_addr = getelementptr [1728 x float]* %W, i64 0, i64 %tmp_16

ST_2: W_load [2/2] 2.71ns
:11  %W_load = load float* %W_addr, align 4


 <State 3>: 8.41ns
ST_3: inp_load [1/2] 2.71ns
:6  %inp_load = load float* %inp_addr, align 4

ST_3: W_load [1/2] 2.71ns
:11  %W_load = load float* %W_addr, align 4

ST_3: tmp_s [4/4] 5.70ns
:12  %tmp_s = fmul float %inp_load, %W_load


 <State 4>: 5.70ns
ST_4: tmp_s [3/4] 5.70ns
:12  %tmp_s = fmul float %inp_load, %W_load


 <State 5>: 5.70ns
ST_5: tmp_s [2/4] 5.70ns
:12  %tmp_s = fmul float %inp_load, %W_load


 <State 6>: 5.70ns
ST_6: tmp_s [1/4] 5.70ns
:12  %tmp_s = fmul float %inp_load, %W_load


 <State 7>: 7.26ns
ST_7: out_1 [5/5] 7.26ns
:13  %out_1 = fadd float %out, %tmp_s


 <State 8>: 7.26ns
ST_8: out_1 [4/5] 7.26ns
:13  %out_1 = fadd float %out, %tmp_s


 <State 9>: 7.26ns
ST_9: out_1 [3/5] 7.26ns
:13  %out_1 = fadd float %out, %tmp_s


 <State 10>: 7.26ns
ST_10: out_1 [2/5] 7.26ns
:13  %out_1 = fadd float %out, %tmp_s


 <State 11>: 7.26ns
ST_11: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 864, i64 864, i64 864)

ST_11: stg_41 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str14) nounwind

ST_11: tmp_6 [1/1] 0.00ns
:2  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str14)

ST_11: stg_43 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_11: out_1 [1/5] 7.26ns
:13  %out_1 = fadd float %out, %tmp_s

ST_11: empty_11 [1/1] 0.00ns
:14  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str14, i32 %tmp_6)

ST_11: stg_46 [1/1] 0.00ns
:15  br label %1


 <State 12>: 0.00ns
ST_12: stg_47 [1/1] 0.00ns
:0  ret float %out



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
