{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1680151108446 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1680151108446 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 30 11:38:28 2023 " "Processing started: Thu Mar 30 11:38:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1680151108446 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1680151108446 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DEM_DONG_BO -c DEM_DONG_BO " "Command: quartus_map --read_settings_files=on --write_settings_files=off DEM_DONG_BO -c DEM_DONG_BO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1680151108446 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1680151109180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/myproject/lab04/lab04dt_prepare/lab04dt_prepare_1/mux2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /myproject/lab04/lab04dt_prepare/lab04dt_prepare_1/mux2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2 " "Found entity 1: MUX2" {  } { { "../../MyProject/LAB04/LAB04DT_PREPARE/LAB04DT_PREPARE_1/MUX2.bdf" "" { Schematic "E:/MyProject/LAB04/LAB04DT_PREPARE/LAB04DT_PREPARE_1/MUX2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680151109355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680151109355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ttkt.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ttkt.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TTKT " "Found entity 1: TTKT" {  } { { "TTKT.bdf" "" { Schematic "E:/THIET_KE_LUAN_LY_SO/lab1_DEM_DONG_BO/TTKT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680151109360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680151109360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_3bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux2_3bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_3bit " "Found entity 1: mux2_3bit" {  } { { "mux2_3bit.bdf" "" { Schematic "E:/THIET_KE_LUAN_LY_SO/lab1_DEM_DONG_BO/mux2_3bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680151109372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680151109372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dem_dong_bo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dem_dong_bo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DEM_DONG_BO " "Found entity 1: DEM_DONG_BO" {  } { { "DEM_DONG_BO.bdf" "" { Schematic "E:/THIET_KE_LUAN_LY_SO/lab1_DEM_DONG_BO/DEM_DONG_BO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680151109377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680151109377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decode.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DECODE " "Found entity 1: DECODE" {  } { { "DECODE.bdf" "" { Schematic "E:/THIET_KE_LUAN_LY_SO/lab1_DEM_DONG_BO/DECODE.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680151109378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680151109378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_load.bdf 1 1 " "Found 1 design units, including 1 entities, in source file module_load.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MODULE_LOAD " "Found entity 1: MODULE_LOAD" {  } { { "MODULE_LOAD.bdf" "" { Schematic "E:/THIET_KE_LUAN_LY_SO/lab1_DEM_DONG_BO/MODULE_LOAD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680151109384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680151109384 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DEM_DONG_BO " "Elaborating entity \"DEM_DONG_BO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1680151109483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODE DECODE:inst " "Elaborating entity \"DECODE\" for hierarchy \"DECODE:inst\"" {  } { { "DEM_DONG_BO.bdf" "inst" { Schematic "E:/THIET_KE_LUAN_LY_SO/lab1_DEM_DONG_BO/DEM_DONG_BO.bdf" { { 96 768 888 192 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680151109533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MODULE_LOAD MODULE_LOAD:inst5 " "Elaborating entity \"MODULE_LOAD\" for hierarchy \"MODULE_LOAD:inst5\"" {  } { { "DEM_DONG_BO.bdf" "inst5" { Schematic "E:/THIET_KE_LUAN_LY_SO/lab1_DEM_DONG_BO/DEM_DONG_BO.bdf" { { 200 360 528 296 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680151109553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TTKT TTKT:inst1 " "Elaborating entity \"TTKT\" for hierarchy \"TTKT:inst1\"" {  } { { "DEM_DONG_BO.bdf" "inst1" { Schematic "E:/THIET_KE_LUAN_LY_SO/lab1_DEM_DONG_BO/DEM_DONG_BO.bdf" { { 96 432 528 192 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680151109569 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst3 inst3~_emulated inst3~1 " "Register \"inst3\" is converted into an equivalent circuit using register \"inst3~_emulated\" and latch \"inst3~1\"" {  } { { "DEM_DONG_BO.bdf" "" { Schematic "E:/THIET_KE_LUAN_LY_SO/lab1_DEM_DONG_BO/DEM_DONG_BO.bdf" { { 200 656 720 280 "inst3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1680151110132 "|DEM_DONG_BO|inst3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst2 inst2~_emulated inst2~1 " "Register \"inst2\" is converted into an equivalent circuit using register \"inst2~_emulated\" and latch \"inst2~1\"" {  } { { "DEM_DONG_BO.bdf" "" { Schematic "E:/THIET_KE_LUAN_LY_SO/lab1_DEM_DONG_BO/DEM_DONG_BO.bdf" { { 104 656 720 184 "inst2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1680151110132 "|DEM_DONG_BO|inst2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst4 inst4~_emulated inst4~1 " "Register \"inst4\" is converted into an equivalent circuit using register \"inst4~_emulated\" and latch \"inst4~1\"" {  } { { "DEM_DONG_BO.bdf" "" { Schematic "E:/THIET_KE_LUAN_LY_SO/lab1_DEM_DONG_BO/DEM_DONG_BO.bdf" { { 296 656 720 376 "inst4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1680151110132 "|DEM_DONG_BO|inst4"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1680151110132 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[3\] GND " "Pin \"OUT\[3\]\" is stuck at GND" {  } { { "DEM_DONG_BO.bdf" "" { Schematic "E:/THIET_KE_LUAN_LY_SO/lab1_DEM_DONG_BO/DEM_DONG_BO.bdf" { { 120 928 1104 136 "OUT\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1680151110154 "|DEM_DONG_BO|OUT[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1680151110154 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1680151110654 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680151110654 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26 " "Implemented 26 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1680151110872 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1680151110872 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14 " "Implemented 14 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1680151110872 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1680151110872 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4598 " "Peak virtual memory: 4598 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1680151110888 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 30 11:38:30 2023 " "Processing ended: Thu Mar 30 11:38:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1680151110888 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1680151110888 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1680151110888 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1680151110888 ""}
