///Register `OR` reader
pub type R = crate::R<ORrs>;
///Register `OR` writer
pub type W = crate::W<ORrs>;
///Field `TS_Op0` reader - TS_Op0
pub type TS_OP0_R = crate::BitReader;
///Field `TS_Op0` writer - TS_Op0
pub type TS_OP0_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TS_Op1` reader - TS_Op1
pub type TS_OP1_R = crate::BitReader;
///Field `TS_Op1` writer - TS_Op1
pub type TS_OP1_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TS_Op2` reader - TS_Op2
pub type TS_OP2_R = crate::BitReader;
///Field `TS_Op2` writer - TS_Op2
pub type TS_OP2_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TS_Op3` reader - TS_Op3
pub type TS_OP3_R = crate::BitReader;
///Field `TS_Op3` writer - TS_Op3
pub type TS_OP3_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TS_Op4` reader - TS_Op4
pub type TS_OP4_R = crate::BitReader;
///Field `TS_Op4` writer - TS_Op4
pub type TS_OP4_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TS_Op5` reader - TS_Op5
pub type TS_OP5_R = crate::BitReader;
///Field `TS_Op5` writer - TS_Op5
pub type TS_OP5_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TS_Op6` reader - TS_Op6
pub type TS_OP6_R = crate::BitReader;
///Field `TS_Op6` writer - TS_Op6
pub type TS_OP6_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TS_Op7` reader - TS_Op7
pub type TS_OP7_R = crate::BitReader;
///Field `TS_Op7` writer - TS_Op7
pub type TS_OP7_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TS_Op8` reader - TS_Op8
pub type TS_OP8_R = crate::BitReader;
///Field `TS_Op8` writer - TS_Op8
pub type TS_OP8_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TS_Op9` reader - TS_Op9
pub type TS_OP9_R = crate::BitReader;
///Field `TS_Op9` writer - TS_Op9
pub type TS_OP9_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TS_Op10` reader - TS_Op10
pub type TS_OP10_R = crate::BitReader;
///Field `TS_Op10` writer - TS_Op10
pub type TS_OP10_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TS_Op11` reader - TS_Op11
pub type TS_OP11_R = crate::BitReader;
///Field `TS_Op11` writer - TS_Op11
pub type TS_OP11_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TS_Op12` reader - TS_Op12
pub type TS_OP12_R = crate::BitReader;
///Field `TS_Op12` writer - TS_Op12
pub type TS_OP12_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TS_Op13` reader - TS_Op13
pub type TS_OP13_R = crate::BitReader;
///Field `TS_Op13` writer - TS_Op13
pub type TS_OP13_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TS_Op14` reader - TS_Op14
pub type TS_OP14_R = crate::BitReader;
///Field `TS_Op14` writer - TS_Op14
pub type TS_OP14_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TS_Op15` reader - TS_Op15
pub type TS_OP15_R = crate::BitReader;
///Field `TS_Op15` writer - TS_Op15
pub type TS_OP15_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TS_Op16` reader - TS_Op16
pub type TS_OP16_R = crate::BitReader;
///Field `TS_Op16` writer - TS_Op16
pub type TS_OP16_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TS_Op17` reader - TS_Op17
pub type TS_OP17_R = crate::BitReader;
///Field `TS_Op17` writer - TS_Op17
pub type TS_OP17_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TS_Op18` reader - TS_Op18
pub type TS_OP18_R = crate::BitReader;
///Field `TS_Op18` writer - TS_Op18
pub type TS_OP18_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TS_Op19` reader - TS_Op19
pub type TS_OP19_R = crate::BitReader;
///Field `TS_Op19` writer - TS_Op19
pub type TS_OP19_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TS_Op20` reader - TS_Op20
pub type TS_OP20_R = crate::BitReader;
///Field `TS_Op20` writer - TS_Op20
pub type TS_OP20_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TS_Op21` reader - TS_Op21
pub type TS_OP21_R = crate::BitReader;
///Field `TS_Op21` writer - TS_Op21
pub type TS_OP21_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TS_Op22` reader - TS_Op22
pub type TS_OP22_R = crate::BitReader;
///Field `TS_Op22` writer - TS_Op22
pub type TS_OP22_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TS_Op23` reader - TS_Op23
pub type TS_OP23_R = crate::BitReader;
///Field `TS_Op23` writer - TS_Op23
pub type TS_OP23_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TS_Op24` reader - TS_Op24
pub type TS_OP24_R = crate::BitReader;
///Field `TS_Op24` writer - TS_Op24
pub type TS_OP24_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TS_Op25` reader - TS_Op25
pub type TS_OP25_R = crate::BitReader;
///Field `TS_Op25` writer - TS_Op25
pub type TS_OP25_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TS_Op26` reader - TS_Op26
pub type TS_OP26_R = crate::BitReader;
///Field `TS_Op26` writer - TS_Op26
pub type TS_OP26_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TS_Op27` reader - TS_Op27
pub type TS_OP27_R = crate::BitReader;
///Field `TS_Op27` writer - TS_Op27
pub type TS_OP27_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TS_Op28` reader - TS_Op28
pub type TS_OP28_R = crate::BitReader;
///Field `TS_Op28` writer - TS_Op28
pub type TS_OP28_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TS_Op29` reader - TS_Op29
pub type TS_OP29_R = crate::BitReader;
///Field `TS_Op29` writer - TS_Op29
pub type TS_OP29_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TS_Op30` reader - TS_Op30
pub type TS_OP30_R = crate::BitReader;
///Field `TS_Op30` writer - TS_Op30
pub type TS_OP30_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TS_Op31` reader - TS_Op31
pub type TS_OP31_R = crate::BitReader;
///Field `TS_Op31` writer - TS_Op31
pub type TS_OP31_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    ///Bit 0 - TS_Op0
    #[inline(always)]
    pub fn ts_op0(&self) -> TS_OP0_R {
        TS_OP0_R::new((self.bits & 1) != 0)
    }
    ///Bit 1 - TS_Op1
    #[inline(always)]
    pub fn ts_op1(&self) -> TS_OP1_R {
        TS_OP1_R::new(((self.bits >> 1) & 1) != 0)
    }
    ///Bit 2 - TS_Op2
    #[inline(always)]
    pub fn ts_op2(&self) -> TS_OP2_R {
        TS_OP2_R::new(((self.bits >> 2) & 1) != 0)
    }
    ///Bit 3 - TS_Op3
    #[inline(always)]
    pub fn ts_op3(&self) -> TS_OP3_R {
        TS_OP3_R::new(((self.bits >> 3) & 1) != 0)
    }
    ///Bit 4 - TS_Op4
    #[inline(always)]
    pub fn ts_op4(&self) -> TS_OP4_R {
        TS_OP4_R::new(((self.bits >> 4) & 1) != 0)
    }
    ///Bit 5 - TS_Op5
    #[inline(always)]
    pub fn ts_op5(&self) -> TS_OP5_R {
        TS_OP5_R::new(((self.bits >> 5) & 1) != 0)
    }
    ///Bit 6 - TS_Op6
    #[inline(always)]
    pub fn ts_op6(&self) -> TS_OP6_R {
        TS_OP6_R::new(((self.bits >> 6) & 1) != 0)
    }
    ///Bit 7 - TS_Op7
    #[inline(always)]
    pub fn ts_op7(&self) -> TS_OP7_R {
        TS_OP7_R::new(((self.bits >> 7) & 1) != 0)
    }
    ///Bit 8 - TS_Op8
    #[inline(always)]
    pub fn ts_op8(&self) -> TS_OP8_R {
        TS_OP8_R::new(((self.bits >> 8) & 1) != 0)
    }
    ///Bit 9 - TS_Op9
    #[inline(always)]
    pub fn ts_op9(&self) -> TS_OP9_R {
        TS_OP9_R::new(((self.bits >> 9) & 1) != 0)
    }
    ///Bit 10 - TS_Op10
    #[inline(always)]
    pub fn ts_op10(&self) -> TS_OP10_R {
        TS_OP10_R::new(((self.bits >> 10) & 1) != 0)
    }
    ///Bit 11 - TS_Op11
    #[inline(always)]
    pub fn ts_op11(&self) -> TS_OP11_R {
        TS_OP11_R::new(((self.bits >> 11) & 1) != 0)
    }
    ///Bit 12 - TS_Op12
    #[inline(always)]
    pub fn ts_op12(&self) -> TS_OP12_R {
        TS_OP12_R::new(((self.bits >> 12) & 1) != 0)
    }
    ///Bit 13 - TS_Op13
    #[inline(always)]
    pub fn ts_op13(&self) -> TS_OP13_R {
        TS_OP13_R::new(((self.bits >> 13) & 1) != 0)
    }
    ///Bit 14 - TS_Op14
    #[inline(always)]
    pub fn ts_op14(&self) -> TS_OP14_R {
        TS_OP14_R::new(((self.bits >> 14) & 1) != 0)
    }
    ///Bit 15 - TS_Op15
    #[inline(always)]
    pub fn ts_op15(&self) -> TS_OP15_R {
        TS_OP15_R::new(((self.bits >> 15) & 1) != 0)
    }
    ///Bit 16 - TS_Op16
    #[inline(always)]
    pub fn ts_op16(&self) -> TS_OP16_R {
        TS_OP16_R::new(((self.bits >> 16) & 1) != 0)
    }
    ///Bit 17 - TS_Op17
    #[inline(always)]
    pub fn ts_op17(&self) -> TS_OP17_R {
        TS_OP17_R::new(((self.bits >> 17) & 1) != 0)
    }
    ///Bit 18 - TS_Op18
    #[inline(always)]
    pub fn ts_op18(&self) -> TS_OP18_R {
        TS_OP18_R::new(((self.bits >> 18) & 1) != 0)
    }
    ///Bit 19 - TS_Op19
    #[inline(always)]
    pub fn ts_op19(&self) -> TS_OP19_R {
        TS_OP19_R::new(((self.bits >> 19) & 1) != 0)
    }
    ///Bit 20 - TS_Op20
    #[inline(always)]
    pub fn ts_op20(&self) -> TS_OP20_R {
        TS_OP20_R::new(((self.bits >> 20) & 1) != 0)
    }
    ///Bit 21 - TS_Op21
    #[inline(always)]
    pub fn ts_op21(&self) -> TS_OP21_R {
        TS_OP21_R::new(((self.bits >> 21) & 1) != 0)
    }
    ///Bit 22 - TS_Op22
    #[inline(always)]
    pub fn ts_op22(&self) -> TS_OP22_R {
        TS_OP22_R::new(((self.bits >> 22) & 1) != 0)
    }
    ///Bit 23 - TS_Op23
    #[inline(always)]
    pub fn ts_op23(&self) -> TS_OP23_R {
        TS_OP23_R::new(((self.bits >> 23) & 1) != 0)
    }
    ///Bit 24 - TS_Op24
    #[inline(always)]
    pub fn ts_op24(&self) -> TS_OP24_R {
        TS_OP24_R::new(((self.bits >> 24) & 1) != 0)
    }
    ///Bit 25 - TS_Op25
    #[inline(always)]
    pub fn ts_op25(&self) -> TS_OP25_R {
        TS_OP25_R::new(((self.bits >> 25) & 1) != 0)
    }
    ///Bit 26 - TS_Op26
    #[inline(always)]
    pub fn ts_op26(&self) -> TS_OP26_R {
        TS_OP26_R::new(((self.bits >> 26) & 1) != 0)
    }
    ///Bit 27 - TS_Op27
    #[inline(always)]
    pub fn ts_op27(&self) -> TS_OP27_R {
        TS_OP27_R::new(((self.bits >> 27) & 1) != 0)
    }
    ///Bit 28 - TS_Op28
    #[inline(always)]
    pub fn ts_op28(&self) -> TS_OP28_R {
        TS_OP28_R::new(((self.bits >> 28) & 1) != 0)
    }
    ///Bit 29 - TS_Op29
    #[inline(always)]
    pub fn ts_op29(&self) -> TS_OP29_R {
        TS_OP29_R::new(((self.bits >> 29) & 1) != 0)
    }
    ///Bit 30 - TS_Op30
    #[inline(always)]
    pub fn ts_op30(&self) -> TS_OP30_R {
        TS_OP30_R::new(((self.bits >> 30) & 1) != 0)
    }
    ///Bit 31 - TS_Op31
    #[inline(always)]
    pub fn ts_op31(&self) -> TS_OP31_R {
        TS_OP31_R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("OR")
            .field("ts_op0", &self.ts_op0())
            .field("ts_op1", &self.ts_op1())
            .field("ts_op2", &self.ts_op2())
            .field("ts_op3", &self.ts_op3())
            .field("ts_op4", &self.ts_op4())
            .field("ts_op5", &self.ts_op5())
            .field("ts_op6", &self.ts_op6())
            .field("ts_op7", &self.ts_op7())
            .field("ts_op8", &self.ts_op8())
            .field("ts_op9", &self.ts_op9())
            .field("ts_op10", &self.ts_op10())
            .field("ts_op11", &self.ts_op11())
            .field("ts_op12", &self.ts_op12())
            .field("ts_op13", &self.ts_op13())
            .field("ts_op14", &self.ts_op14())
            .field("ts_op15", &self.ts_op15())
            .field("ts_op16", &self.ts_op16())
            .field("ts_op17", &self.ts_op17())
            .field("ts_op18", &self.ts_op18())
            .field("ts_op19", &self.ts_op19())
            .field("ts_op20", &self.ts_op20())
            .field("ts_op21", &self.ts_op21())
            .field("ts_op22", &self.ts_op22())
            .field("ts_op23", &self.ts_op23())
            .field("ts_op24", &self.ts_op24())
            .field("ts_op25", &self.ts_op25())
            .field("ts_op26", &self.ts_op26())
            .field("ts_op27", &self.ts_op27())
            .field("ts_op28", &self.ts_op28())
            .field("ts_op29", &self.ts_op29())
            .field("ts_op30", &self.ts_op30())
            .field("ts_op31", &self.ts_op31())
            .finish()
    }
}
impl W {
    ///Bit 0 - TS_Op0
    #[inline(always)]
    pub fn ts_op0(&mut self) -> TS_OP0_W<'_, ORrs> {
        TS_OP0_W::new(self, 0)
    }
    ///Bit 1 - TS_Op1
    #[inline(always)]
    pub fn ts_op1(&mut self) -> TS_OP1_W<'_, ORrs> {
        TS_OP1_W::new(self, 1)
    }
    ///Bit 2 - TS_Op2
    #[inline(always)]
    pub fn ts_op2(&mut self) -> TS_OP2_W<'_, ORrs> {
        TS_OP2_W::new(self, 2)
    }
    ///Bit 3 - TS_Op3
    #[inline(always)]
    pub fn ts_op3(&mut self) -> TS_OP3_W<'_, ORrs> {
        TS_OP3_W::new(self, 3)
    }
    ///Bit 4 - TS_Op4
    #[inline(always)]
    pub fn ts_op4(&mut self) -> TS_OP4_W<'_, ORrs> {
        TS_OP4_W::new(self, 4)
    }
    ///Bit 5 - TS_Op5
    #[inline(always)]
    pub fn ts_op5(&mut self) -> TS_OP5_W<'_, ORrs> {
        TS_OP5_W::new(self, 5)
    }
    ///Bit 6 - TS_Op6
    #[inline(always)]
    pub fn ts_op6(&mut self) -> TS_OP6_W<'_, ORrs> {
        TS_OP6_W::new(self, 6)
    }
    ///Bit 7 - TS_Op7
    #[inline(always)]
    pub fn ts_op7(&mut self) -> TS_OP7_W<'_, ORrs> {
        TS_OP7_W::new(self, 7)
    }
    ///Bit 8 - TS_Op8
    #[inline(always)]
    pub fn ts_op8(&mut self) -> TS_OP8_W<'_, ORrs> {
        TS_OP8_W::new(self, 8)
    }
    ///Bit 9 - TS_Op9
    #[inline(always)]
    pub fn ts_op9(&mut self) -> TS_OP9_W<'_, ORrs> {
        TS_OP9_W::new(self, 9)
    }
    ///Bit 10 - TS_Op10
    #[inline(always)]
    pub fn ts_op10(&mut self) -> TS_OP10_W<'_, ORrs> {
        TS_OP10_W::new(self, 10)
    }
    ///Bit 11 - TS_Op11
    #[inline(always)]
    pub fn ts_op11(&mut self) -> TS_OP11_W<'_, ORrs> {
        TS_OP11_W::new(self, 11)
    }
    ///Bit 12 - TS_Op12
    #[inline(always)]
    pub fn ts_op12(&mut self) -> TS_OP12_W<'_, ORrs> {
        TS_OP12_W::new(self, 12)
    }
    ///Bit 13 - TS_Op13
    #[inline(always)]
    pub fn ts_op13(&mut self) -> TS_OP13_W<'_, ORrs> {
        TS_OP13_W::new(self, 13)
    }
    ///Bit 14 - TS_Op14
    #[inline(always)]
    pub fn ts_op14(&mut self) -> TS_OP14_W<'_, ORrs> {
        TS_OP14_W::new(self, 14)
    }
    ///Bit 15 - TS_Op15
    #[inline(always)]
    pub fn ts_op15(&mut self) -> TS_OP15_W<'_, ORrs> {
        TS_OP15_W::new(self, 15)
    }
    ///Bit 16 - TS_Op16
    #[inline(always)]
    pub fn ts_op16(&mut self) -> TS_OP16_W<'_, ORrs> {
        TS_OP16_W::new(self, 16)
    }
    ///Bit 17 - TS_Op17
    #[inline(always)]
    pub fn ts_op17(&mut self) -> TS_OP17_W<'_, ORrs> {
        TS_OP17_W::new(self, 17)
    }
    ///Bit 18 - TS_Op18
    #[inline(always)]
    pub fn ts_op18(&mut self) -> TS_OP18_W<'_, ORrs> {
        TS_OP18_W::new(self, 18)
    }
    ///Bit 19 - TS_Op19
    #[inline(always)]
    pub fn ts_op19(&mut self) -> TS_OP19_W<'_, ORrs> {
        TS_OP19_W::new(self, 19)
    }
    ///Bit 20 - TS_Op20
    #[inline(always)]
    pub fn ts_op20(&mut self) -> TS_OP20_W<'_, ORrs> {
        TS_OP20_W::new(self, 20)
    }
    ///Bit 21 - TS_Op21
    #[inline(always)]
    pub fn ts_op21(&mut self) -> TS_OP21_W<'_, ORrs> {
        TS_OP21_W::new(self, 21)
    }
    ///Bit 22 - TS_Op22
    #[inline(always)]
    pub fn ts_op22(&mut self) -> TS_OP22_W<'_, ORrs> {
        TS_OP22_W::new(self, 22)
    }
    ///Bit 23 - TS_Op23
    #[inline(always)]
    pub fn ts_op23(&mut self) -> TS_OP23_W<'_, ORrs> {
        TS_OP23_W::new(self, 23)
    }
    ///Bit 24 - TS_Op24
    #[inline(always)]
    pub fn ts_op24(&mut self) -> TS_OP24_W<'_, ORrs> {
        TS_OP24_W::new(self, 24)
    }
    ///Bit 25 - TS_Op25
    #[inline(always)]
    pub fn ts_op25(&mut self) -> TS_OP25_W<'_, ORrs> {
        TS_OP25_W::new(self, 25)
    }
    ///Bit 26 - TS_Op26
    #[inline(always)]
    pub fn ts_op26(&mut self) -> TS_OP26_W<'_, ORrs> {
        TS_OP26_W::new(self, 26)
    }
    ///Bit 27 - TS_Op27
    #[inline(always)]
    pub fn ts_op27(&mut self) -> TS_OP27_W<'_, ORrs> {
        TS_OP27_W::new(self, 27)
    }
    ///Bit 28 - TS_Op28
    #[inline(always)]
    pub fn ts_op28(&mut self) -> TS_OP28_W<'_, ORrs> {
        TS_OP28_W::new(self, 28)
    }
    ///Bit 29 - TS_Op29
    #[inline(always)]
    pub fn ts_op29(&mut self) -> TS_OP29_W<'_, ORrs> {
        TS_OP29_W::new(self, 29)
    }
    ///Bit 30 - TS_Op30
    #[inline(always)]
    pub fn ts_op30(&mut self) -> TS_OP30_W<'_, ORrs> {
        TS_OP30_W::new(self, 30)
    }
    ///Bit 31 - TS_Op31
    #[inline(always)]
    pub fn ts_op31(&mut self) -> TS_OP31_W<'_, ORrs> {
        TS_OP31_W::new(self, 31)
    }
}
/**The DTS_OR contains general-purpose option bits.

You can [`read`](crate::Reg::read) this register and get [`or::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`or::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32MP157.html#DTS:OR)*/
pub struct ORrs;
impl crate::RegisterSpec for ORrs {
    type Ux = u32;
}
///`read()` method returns [`or::R`](R) reader structure
impl crate::Readable for ORrs {}
///`write(|w| ..)` method takes [`or::W`](W) writer structure
impl crate::Writable for ORrs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets OR to value 0
impl crate::Resettable for ORrs {}
