TRACE::2024-11-07.15:54:30::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:54:30::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:54:30::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:54:30::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.15:54:30::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:54:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.15:54:30::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-11-07.15:54:40::SCWPlatform::Opened new HwDB with name DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:54:40::SCWWriter::formatted JSON is {
	"platformName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"platHandOff":	"D:/Vivado/_DATN/FFT/FFT_final/DDS_FFT_noise_ethernet_final_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2024-11-07.15:54:40::SCWWriter::formatted JSON is {
	"platformName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"platHandOff":	"D:/Vivado/_DATN/FFT/FFT_final/DDS_FFT_noise_ethernet_final_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"systems":	[{
			"systemName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"systemDesc":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"2_DDS_FFT_noise_ethernet_final_wrapper"
		}]
}
TRACE::2024-11-07.15:54:40::SCWPlatform::Boot application domains not present, creating them
TRACE::2024-11-07.15:54:40::SCWDomain::checking for install qemu data   : 
TRACE::2024-11-07.15:54:40::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-11-07.15:54:40::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-11-07.15:54:40::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:54:40::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:54:40::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:54:40::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.15:54:40::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:54:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.15:54:40::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:54:40::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:54:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:54:40::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:54:40::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:54:40::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:54:40::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.15:54:40::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:54:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.15:54:40::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:54:40::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:54:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:54:40::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:54:40::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:54:40::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:54:40::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.15:54:40::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:54:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.15:54:40::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:54:40::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:54:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:54:40::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2024-11-07.15:54:40::SCWPlatform::Generating the sources  .
TRACE::2024-11-07.15:54:40::SCWBDomain::Generating boot domain sources.
TRACE::2024-11-07.15:54:40::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2024-11-07.15:54:40::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:54:40::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:54:40::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:54:40::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.15:54:40::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:54:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.15:54:40::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:54:40::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:54:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:54:40::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:54:40::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-07.15:54:40::SCWMssOS::No sw design opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:54:40::SCWMssOS::mss does not exists at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:54:40::SCWMssOS::Creating sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:54:40::SCWMssOS::Adding the swdes entry, created swdb D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:54:40::SCWMssOS::updating the scw layer changes to swdes at   D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:54:40::SCWMssOS::Writing mss at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:54:40::SCWMssOS::Completed writing the mss file at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2024-11-07.15:54:40::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2024-11-07.15:54:40::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2024-11-07.15:54:40::SCWBDomain::Completed writing the mss file at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2024-11-07.15:54:56::SCWPlatform::Generating sources Done.
TRACE::2024-11-07.15:54:56::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:54:56::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:54:56::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:54:56::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.15:54:56::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:54:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.15:54:56::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:54:56::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:54:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:54:56::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:54:56::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-07.15:54:56::SCWMssOS::No sw design opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:54:56::SCWMssOS::mss exists loading the mss file  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:54:56::SCWMssOS::Opened the sw design from mss  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:54:56::SCWMssOS::Adding the swdes entry D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system_0
TRACE::2024-11-07.15:54:56::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-07.15:54:56::SCWMssOS::Opened the sw design.  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:54:56::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:54:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-07.15:54:56::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-07.15:54:56::SCWMssOS::Commit changes completed.
TRACE::2024-11-07.15:54:56::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:54:56::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:54:56::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:54:56::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.15:54:56::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:54:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.15:54:56::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:54:56::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:54:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:54:56::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:54:56::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-11-07.15:54:56::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:54:56::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:54:56::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:54:56::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:54:56::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.15:54:56::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:54:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.15:54:56::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:54:56::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:54:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:54:56::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:54:56::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-11-07.15:54:56::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:54:56::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:54:56::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:54:56::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:54:56::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.15:54:56::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:54:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.15:54:56::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:54:56::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:54:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:54:56::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:54:56::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-11-07.15:54:56::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:54:56::SCWWriter::formatted JSON is {
	"platformName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"platHandOff":	"D:/Vivado/_DATN/FFT/FFT_final/DDS_FFT_noise_ethernet_final_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"systems":	[{
			"systemName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"systemDesc":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"93a24ad07889577044fa3b70be9e67b2",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.8", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-11-07.15:54:56::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:54:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-07.15:54:56::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-07.15:54:56::SCWMssOS::Commit changes completed.
TRACE::2024-11-07.15:54:56::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:54:56::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:54:56::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:54:56::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.15:54:56::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:54:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.15:54:56::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:54:56::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:54:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:54:56::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:54:56::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-11-07.15:54:56::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:54:56::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:54:56::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:54:56::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:54:56::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.15:54:56::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:54:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.15:54:56::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:54:56::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:54:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:54:56::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:54:56::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-11-07.15:54:56::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:54:56::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:54:56::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:54:56::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:54:56::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.15:54:56::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:54:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.15:54:56::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:54:56::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:54:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:54:56::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:54:56::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-11-07.15:54:56::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:54:56::SCWWriter::formatted JSON is {
	"platformName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"platHandOff":	"D:/Vivado/_DATN/FFT/FFT_final/DDS_FFT_noise_ethernet_final_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"systems":	[{
			"systemName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"systemDesc":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"93a24ad07889577044fa3b70be9e67b2",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.8", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-11-07.15:54:56::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:54:56::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:54:56::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:54:56::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.15:54:56::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:54:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.15:54:56::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:54:56::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:54:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:54:56::SCWDomain::checking for install qemu data   : 
TRACE::2024-11-07.15:54:56::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-11-07.15:54:56::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-11-07.15:54:56::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:54:56::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:54:56::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:54:56::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.15:54:56::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:54:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.15:54:56::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:54:56::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:54:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:54:56::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:54:56::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:54:56::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:54:56::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.15:54:56::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:54:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.15:54:56::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:54:56::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:54:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:54:56::SCWDomain::Qemu Directory name is changed from "" to "qemu"
TRACE::2024-11-07.15:54:56::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:54:56::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:54:56::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:54:56::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.15:54:56::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:54:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.15:54:56::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:54:56::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:54:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:54:56::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.15:54:56::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-11-07.15:54:56::SCWMssOS::No sw design opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.15:54:56::SCWMssOS::mss does not exists at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.15:54:56::SCWMssOS::Creating sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.15:54:56::SCWMssOS::Adding the swdes entry, created swdb D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss with des name D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.15:54:56::SCWMssOS::updating the scw layer changes to swdes at   D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.15:54:56::SCWMssOS::Writing mss at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.15:54:56::SCWMssOS::Completed writing the mss file at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp
TRACE::2024-11-07.15:54:56::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2024-11-07.15:54:56::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2024-11-07.15:54:56::SCWMssOS::Completed writing the mss file at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp
TRACE::2024-11-07.15:54:56::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2024-11-07.15:54:59::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:54:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-07.15:54:59::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-07.15:54:59::SCWMssOS::Commit changes completed.
TRACE::2024-11-07.15:54:59::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.15:54:59::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss with des name system_1
TRACE::2024-11-07.15:54:59::SCWMssOS::Writing the mss file completed D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.15:54:59::SCWMssOS::Commit changes completed.
TRACE::2024-11-07.15:54:59::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:54:59::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:54:59::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:54:59::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.15:54:59::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:54:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.15:54:59::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:54:59::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:54:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:54:59::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:54:59::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-11-07.15:54:59::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:54:59::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:54:59::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:54:59::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:00::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.15:55:00::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.15:55:00::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:55:00::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:55:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:55:00::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:55:00::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-11-07.15:55:00::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:55:00::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:00::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:00::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:00::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.15:55:00::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.15:55:00::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:55:00::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:55:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:55:00::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:55:00::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-11-07.15:55:00::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:55:00::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:00::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:00::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:00::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.15:55:00::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.15:55:00::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:55:00::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:55:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:55:00::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.15:55:00::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-11-07.15:55:00::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.15:55:00::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:00::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:00::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:00::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.15:55:00::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.15:55:00::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:55:00::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:55:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:55:00::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.15:55:00::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-11-07.15:55:00::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.15:55:00::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:00::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:00::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:00::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.15:55:00::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.15:55:00::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:55:00::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:55:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:55:00::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.15:55:00::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-11-07.15:55:00::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.15:55:00::SCWWriter::formatted JSON is {
	"platformName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"platHandOff":	"D:/Vivado/_DATN/FFT/FFT_final/DDS_FFT_noise_ethernet_final_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"systems":	[{
			"systemName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"systemDesc":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"sysActiveDom":	"freertos10_xilinx_ps7_cortexa9_0",
			"sysDefaultDom":	"freertos10_xilinx_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"93a24ad07889577044fa3b70be9e67b2",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.8", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDispName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDesc":	"freertos10_xilinx_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"<platformDir>/resources/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.12",
					"mssFile":	"",
					"md5Digest":	"df115d07355de6ab894fbbff1b722c2a",
					"compatibleApp":	"freertos_lwip_tcp_perf_server",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.8"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"262140",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-11-07.15:55:00::SCWPlatform::Started generating the artifacts platform 2_DDS_FFT_noise_ethernet_final_wrapper
TRACE::2024-11-07.15:55:00::SCWPlatform::Sanity checking of platform is completed
LOG::2024-11-07.15:55:00::SCWPlatform::Started generating the artifacts for system configuration 2_DDS_FFT_noise_ethernet_final_wrapper
LOG::2024-11-07.15:55:00::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-11-07.15:55:00::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-11-07.15:55:00::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-11-07.15:55:00::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-11-07.15:55:00::SCWSystem::Checking the domain freertos10_xilinx_ps7_cortexa9_0
LOG::2024-11-07.15:55:00::SCWSystem::Not a boot domain 
LOG::2024-11-07.15:55:00::SCWSystem::Started Processing the domain freertos10_xilinx_ps7_cortexa9_0
TRACE::2024-11-07.15:55:00::SCWDomain::Generating domain artifcats
TRACE::2024-11-07.15:55:00::SCWMssOS::Generating standalone artifcats
TRACE::2024-11-07.15:55:00::SCWMssOS::Copying the qemu file from  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/resources/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt To D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/export/2_DDS_FFT_noise_ethernet_final_wrapper/sw/2_DDS_FFT_noise_ethernet_final_wrapper/qemu/
TRACE::2024-11-07.15:55:00::SCWMssOS::Copying the qemu file from  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/resources/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt To D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/export/2_DDS_FFT_noise_ethernet_final_wrapper/sw/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu/
TRACE::2024-11-07.15:55:00::SCWMssOS:: Copying the user libraries. 
TRACE::2024-11-07.15:55:00::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:00::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:00::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:00::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.15:55:00::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.15:55:00::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:55:00::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:55:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:55:00::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.15:55:00::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-11-07.15:55:00::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.15:55:00::SCWMssOS::Completed writing the mss file at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp
TRACE::2024-11-07.15:55:00::SCWMssOS::Mss edits present, copying mssfile into export location D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.15:55:00::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-11-07.15:55:00::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-11-07.15:55:00::SCWDomain::Skipping the build for domain :  freertos10_xilinx_ps7_cortexa9_0
TRACE::2024-11-07.15:55:00::SCWMssOS::skipping the bsp build ... 
TRACE::2024-11-07.15:55:00::SCWMssOS::Copying to export directory.
TRACE::2024-11-07.15:55:00::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-11-07.15:55:00::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2024-11-07.15:55:00::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2024-11-07.15:55:00::SCWSystem::Completed Processing the domain freertos10_xilinx_ps7_cortexa9_0
LOG::2024-11-07.15:55:00::SCWSystem::Completed Processing the sysconfig 2_DDS_FFT_noise_ethernet_final_wrapper
LOG::2024-11-07.15:55:00::SCWPlatform::Completed generating the artifacts for system configuration 2_DDS_FFT_noise_ethernet_final_wrapper
TRACE::2024-11-07.15:55:00::SCWPlatform::Started preparing the platform 
TRACE::2024-11-07.15:55:00::SCWSystem::Writing the bif file for system config 2_DDS_FFT_noise_ethernet_final_wrapper
TRACE::2024-11-07.15:55:00::SCWSystem::dir created 
TRACE::2024-11-07.15:55:00::SCWSystem::Writing the bif 
TRACE::2024-11-07.15:55:00::SCWPlatform::Started writing the spfm file 
TRACE::2024-11-07.15:55:00::SCWPlatform::Started writing the xpfm file 
TRACE::2024-11-07.15:55:00::SCWPlatform::Completed generating the platform
TRACE::2024-11-07.15:55:00::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:55:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-07.15:55:00::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-07.15:55:00::SCWMssOS::Commit changes completed.
TRACE::2024-11-07.15:55:00::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.15:55:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-07.15:55:00::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-07.15:55:00::SCWMssOS::Commit changes completed.
TRACE::2024-11-07.15:55:00::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:00::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:00::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:00::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.15:55:00::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.15:55:00::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:55:00::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:55:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:55:00::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:55:00::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-11-07.15:55:00::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:55:00::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:00::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:00::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:00::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.15:55:00::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.15:55:00::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:55:00::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:55:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:55:00::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:55:00::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-11-07.15:55:00::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:55:00::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:00::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:00::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:00::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.15:55:00::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.15:55:00::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:55:00::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:55:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:55:00::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:55:00::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-11-07.15:55:00::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:55:00::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:00::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:00::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:00::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.15:55:00::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.15:55:00::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:55:00::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:55:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:55:00::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.15:55:00::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-11-07.15:55:00::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.15:55:00::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:00::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:00::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:00::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.15:55:00::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.15:55:00::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:55:00::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:55:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:55:00::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.15:55:00::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-11-07.15:55:00::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.15:55:00::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:00::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:00::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:00::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.15:55:00::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.15:55:00::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:55:00::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:55:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:55:00::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.15:55:00::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-11-07.15:55:00::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.15:55:00::SCWWriter::formatted JSON is {
	"platformName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"platHandOff":	"D:/Vivado/_DATN/FFT/FFT_final/DDS_FFT_noise_ethernet_final_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"systems":	[{
			"systemName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"systemDesc":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"sysActiveDom":	"freertos10_xilinx_ps7_cortexa9_0",
			"sysDefaultDom":	"freertos10_xilinx_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"93a24ad07889577044fa3b70be9e67b2",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.8", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDispName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDesc":	"freertos10_xilinx_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"<platformDir>/resources/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.12",
					"mssFile":	"",
					"md5Digest":	"df115d07355de6ab894fbbff1b722c2a",
					"compatibleApp":	"freertos_lwip_tcp_perf_server",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.8"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"262140",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-11-07.15:55:00::SCWPlatform::updated the xpfm file.
TRACE::2024-11-07.15:55:01::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.15:55:01::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.15:55:01::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:55:01::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:55:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:55:01::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.15:55:01::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-11-07.15:55:01::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.15:55:01::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:55:01::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-07.15:55:01::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-07.15:55:01::SCWMssOS::Commit changes completed.
TRACE::2024-11-07.15:55:01::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.15:55:01::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-07.15:55:01::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-07.15:55:01::SCWMssOS::Commit changes completed.
TRACE::2024-11-07.15:55:01::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.15:55:01::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.15:55:01::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:55:01::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:55:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:55:01::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:55:01::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-11-07.15:55:01::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:55:01::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.15:55:01::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.15:55:01::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:55:01::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:55:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:55:01::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:55:01::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-11-07.15:55:01::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:55:01::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.15:55:01::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.15:55:01::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:55:01::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:55:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:55:01::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:55:01::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-11-07.15:55:01::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:55:01::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.15:55:01::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.15:55:01::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:55:01::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:55:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:55:01::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.15:55:01::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-11-07.15:55:01::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.15:55:01::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.15:55:01::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.15:55:01::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:55:01::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:55:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:55:01::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.15:55:01::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-11-07.15:55:01::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.15:55:01::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.15:55:01::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.15:55:01::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:55:01::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:55:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:55:01::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.15:55:01::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-11-07.15:55:01::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.15:55:01::SCWWriter::formatted JSON is {
	"platformName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"platHandOff":	"D:/Vivado/_DATN/FFT/FFT_final/DDS_FFT_noise_ethernet_final_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"systems":	[{
			"systemName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"systemDesc":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"sysActiveDom":	"freertos10_xilinx_ps7_cortexa9_0",
			"sysDefaultDom":	"freertos10_xilinx_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"93a24ad07889577044fa3b70be9e67b2",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.8", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDispName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDesc":	"freertos10_xilinx_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"<platformDir>/resources/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.12",
					"mssFile":	"",
					"md5Digest":	"df115d07355de6ab894fbbff1b722c2a",
					"compatibleApp":	"freertos_lwip_tcp_perf_server",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.8"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"262140",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-11-07.15:55:01::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.15:55:01::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.15:55:01::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:55:01::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:55:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:55:01::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.15:55:01::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-11-07.15:55:01::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.15:55:01::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.15:55:01::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.15:55:01::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:55:01::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:55:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:55:01::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.15:55:01::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-11-07.15:55:01::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.15:55:01::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:55:01::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-07.15:55:01::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-07.15:55:01::SCWMssOS::Commit changes completed.
TRACE::2024-11-07.15:55:01::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.15:55:01::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-07.15:55:01::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-07.15:55:01::SCWMssOS::Commit changes completed.
TRACE::2024-11-07.15:55:01::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.15:55:01::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.15:55:01::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:55:01::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:55:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:55:01::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:55:01::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-11-07.15:55:01::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:55:01::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.15:55:01::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.15:55:01::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:55:01::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:55:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:55:01::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:55:01::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-11-07.15:55:01::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:55:01::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.15:55:01::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.15:55:01::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:55:01::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:55:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:55:01::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:55:01::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-11-07.15:55:01::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:55:01::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.15:55:01::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.15:55:01::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:55:01::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:55:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:55:01::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.15:55:01::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-11-07.15:55:01::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.15:55:01::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.15:55:01::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.15:55:01::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:55:01::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:55:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:55:01::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.15:55:01::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-11-07.15:55:01::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.15:55:01::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.15:55:01::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.15:55:01::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:55:01::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:55:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:55:01::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.15:55:01::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-11-07.15:55:01::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.15:55:01::SCWWriter::formatted JSON is {
	"platformName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"platHandOff":	"D:/Vivado/_DATN/FFT/FFT_final/DDS_FFT_noise_ethernet_final_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"systems":	[{
			"systemName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"systemDesc":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"sysActiveDom":	"freertos10_xilinx_ps7_cortexa9_0",
			"sysDefaultDom":	"freertos10_xilinx_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"93a24ad07889577044fa3b70be9e67b2",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.8", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDispName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDesc":	"freertos10_xilinx_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"<platformDir>/resources/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.12",
					"mssFile":	"",
					"md5Digest":	"df115d07355de6ab894fbbff1b722c2a",
					"compatibleApp":	"freertos_lwip_tcp_perf_server",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.8"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"262140",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-11-07.15:55:01::SCWPlatform::Started generating the artifacts platform 2_DDS_FFT_noise_ethernet_final_wrapper
TRACE::2024-11-07.15:55:01::SCWPlatform::Sanity checking of platform is completed
LOG::2024-11-07.15:55:01::SCWPlatform::Started generating the artifacts for system configuration 2_DDS_FFT_noise_ethernet_final_wrapper
LOG::2024-11-07.15:55:01::SCWSystem::Started Processing the domain freertos10_xilinx_ps7_cortexa9_0
TRACE::2024-11-07.15:55:01::SCWDomain::Generating domain artifcats
TRACE::2024-11-07.15:55:01::SCWMssOS::Generating standalone artifcats
TRACE::2024-11-07.15:55:01::SCWMssOS::Copying the qemu file from  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/resources/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt To D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/export/2_DDS_FFT_noise_ethernet_final_wrapper/sw/2_DDS_FFT_noise_ethernet_final_wrapper/qemu/
TRACE::2024-11-07.15:55:01::SCWMssOS::Copying the qemu file from  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/resources/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt To D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/export/2_DDS_FFT_noise_ethernet_final_wrapper/sw/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu/
TRACE::2024-11-07.15:55:01::SCWMssOS:: Copying the user libraries. 
TRACE::2024-11-07.15:55:01::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.15:55:01::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.15:55:01::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:55:01::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:55:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:55:01::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.15:55:01::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-11-07.15:55:01::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.15:55:01::SCWMssOS::Completed writing the mss file at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp
TRACE::2024-11-07.15:55:01::SCWMssOS::Mss edits present, copying mssfile into export location D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.15:55:01::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-11-07.15:55:01::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-11-07.15:55:01::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_ps7_cortexa9_0
TRACE::2024-11-07.15:55:01::SCWMssOS::skipping the bsp build ... 
TRACE::2024-11-07.15:55:01::SCWMssOS::Copying to export directory.
TRACE::2024-11-07.15:55:01::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-11-07.15:55:01::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2024-11-07.15:55:01::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2024-11-07.15:55:01::SCWSystem::Completed Processing the domain freertos10_xilinx_ps7_cortexa9_0
LOG::2024-11-07.15:55:01::SCWSystem::Completed Processing the sysconfig 2_DDS_FFT_noise_ethernet_final_wrapper
LOG::2024-11-07.15:55:01::SCWPlatform::Completed generating the artifacts for system configuration 2_DDS_FFT_noise_ethernet_final_wrapper
TRACE::2024-11-07.15:55:01::SCWPlatform::Started preparing the platform 
TRACE::2024-11-07.15:55:01::SCWSystem::Writing the bif file for system config 2_DDS_FFT_noise_ethernet_final_wrapper
TRACE::2024-11-07.15:55:01::SCWSystem::dir created 
TRACE::2024-11-07.15:55:01::SCWSystem::Writing the bif 
TRACE::2024-11-07.15:55:01::SCWPlatform::Started writing the spfm file 
TRACE::2024-11-07.15:55:01::SCWPlatform::Started writing the xpfm file 
TRACE::2024-11-07.15:55:01::SCWPlatform::Completed generating the platform
TRACE::2024-11-07.15:55:01::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:55:01::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-07.15:55:01::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-07.15:55:01::SCWMssOS::Commit changes completed.
TRACE::2024-11-07.15:55:01::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.15:55:01::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-07.15:55:01::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-07.15:55:01::SCWMssOS::Commit changes completed.
TRACE::2024-11-07.15:55:01::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.15:55:01::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.15:55:01::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:55:01::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:55:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:55:01::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:55:01::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-11-07.15:55:01::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:55:01::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.15:55:01::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.15:55:01::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:55:01::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:55:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:55:01::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:55:01::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-11-07.15:55:01::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:55:01::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.15:55:01::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.15:55:01::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:55:01::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:55:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:55:01::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:55:01::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-11-07.15:55:01::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:55:01::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.15:55:01::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.15:55:01::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:55:01::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:55:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:55:01::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.15:55:01::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-11-07.15:55:01::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.15:55:01::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.15:55:01::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.15:55:01::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:55:01::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:55:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:55:01::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.15:55:01::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-11-07.15:55:01::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.15:55:01::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.15:55:01::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.15:55:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.15:55:01::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:55:01::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-11-07.15:55:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:55:01::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.15:55:01::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-11-07.15:55:01::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.15:55:01::SCWWriter::formatted JSON is {
	"platformName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"platHandOff":	"D:/Vivado/_DATN/FFT/FFT_final/DDS_FFT_noise_ethernet_final_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"systems":	[{
			"systemName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"systemDesc":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"sysActiveDom":	"freertos10_xilinx_ps7_cortexa9_0",
			"sysDefaultDom":	"freertos10_xilinx_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"93a24ad07889577044fa3b70be9e67b2",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.8", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDispName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDesc":	"freertos10_xilinx_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"<platformDir>/resources/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.12",
					"mssFile":	"",
					"md5Digest":	"df115d07355de6ab894fbbff1b722c2a",
					"compatibleApp":	"freertos_lwip_tcp_perf_server",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.8"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"262140",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-11-07.15:55:01::SCWPlatform::updated the xpfm file.
TRACE::2024-11-07.16:00:13::SCWPlatform::Clearing the existing platform
TRACE::2024-11-07.16:00:13::SCWSystem::Clearing the existing sysconfig
TRACE::2024-11-07.16:00:13::SCWBDomain::clearing the fsbl build
TRACE::2024-11-07.16:00:13::SCWMssOS::Removing the swdes entry for  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.16:00:13::SCWMssOS::Removing the swdes entry for  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:00:13::SCWSystem::Clearing the domains completed.
TRACE::2024-11-07.16:00:13::SCWPlatform::Clearing the opened hw db.
TRACE::2024-11-07.16:00:13::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:13::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:13::SCWPlatform:: Platform location is D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:00:13::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:00:13::SCWPlatform::Removing the HwDB with name D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:13::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:13::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:13::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:13::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:00:13::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:00:13::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-11-07.16:00:22::SCWPlatform::Opened new HwDB with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:00:22::SCWReader::Active system found as  2_DDS_FFT_noise_ethernet_final_wrapper
TRACE::2024-11-07.16:00:22::SCWReader::Handling sysconfig 2_DDS_FFT_noise_ethernet_final_wrapper
TRACE::2024-11-07.16:00:22::SCWDomain::checking for install qemu data   : 
TRACE::2024-11-07.16:00:22::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-11-07.16:00:22::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-11-07.16:00:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:00:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:00:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:00:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:00:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.16:00:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:00:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:00:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:00:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:00:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.16:00:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:00:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:00:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:00:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:00:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.16:00:22::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-11-07.16:00:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:00:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:00:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:00:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:00:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.16:00:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.16:00:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-07.16:00:22::SCWMssOS::No sw design opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.16:00:22::SCWMssOS::mss exists loading the mss file  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.16:00:22::SCWMssOS::Opened the sw design from mss  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.16:00:22::SCWMssOS::Adding the swdes entry D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system_0
TRACE::2024-11-07.16:00:22::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-07.16:00:22::SCWMssOS::Opened the sw design.  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.16:00:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:00:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:00:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:00:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:00:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.16:00:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.16:00:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-11-07.16:00:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.16:00:22::SCWMssOS:: library already available in sw design:  xilffs:4.8
TRACE::2024-11-07.16:00:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:00:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:00:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:00:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:00:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.16:00:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.16:00:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-11-07.16:00:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.16:00:22::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-11-07.16:00:22::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.16:00:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-07.16:00:22::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-07.16:00:22::SCWMssOS::Commit changes completed.
TRACE::2024-11-07.16:00:22::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-11-07.16:00:22::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-11-07.16:00:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:00:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:00:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:00:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:00:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.16:00:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.16:00:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-11-07.16:00:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.16:00:22::SCWReader::No isolation master present  
TRACE::2024-11-07.16:00:22::SCWDomain::checking for install qemu data   : 
TRACE::2024-11-07.16:00:22::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-11-07.16:00:22::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-11-07.16:00:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:00:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:00:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:00:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:00:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.16:00:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:00:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:00:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:00:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:00:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.16:00:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:00:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:00:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:00:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:00:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.16:00:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:00:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-11-07.16:00:22::SCWMssOS::No sw design opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:00:22::SCWMssOS::mss exists loading the mss file  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:00:22::SCWMssOS::Opened the sw design from mss  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:00:22::SCWMssOS::Adding the swdes entry D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss with des name system_1
TRACE::2024-11-07.16:00:22::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-07.16:00:22::SCWMssOS::Opened the sw design.  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:00:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:00:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:00:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:00:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:00:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.16:00:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:00:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-11-07.16:00:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:00:22::SCWMssOS:: library already available in sw design:  lwip211:1.8
TRACE::2024-11-07.16:00:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:00:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:00:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:00:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:00:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.16:00:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:00:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-11-07.16:00:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:00:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:00:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:00:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:00:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:00:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.16:00:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:00:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-11-07.16:00:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:00:22::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:00:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-07.16:00:22::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-07.16:00:22::SCWMssOS::Commit changes completed.
TRACE::2024-11-07.16:00:22::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-11-07.16:00:22::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-11-07.16:00:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:00:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:00:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:00:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:00:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.16:00:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:00:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-11-07.16:00:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:00:22::SCWReader::No isolation master present  
TRACE::2024-11-07.16:00:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:00:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:00:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:00:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:00:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.16:00:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.16:00:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-11-07.16:00:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.16:00:23::SCWMssOS::In reload Mss file.
TRACE::2024-11-07.16:00:23::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:23::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:23::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:23::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:00:23::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:00:23::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:00:23::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:00:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.16:00:23::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.16:00:23::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-11-07.16:00:23::SCWMssOS::No sw design opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.16:00:23::SCWMssOS::mss exists loading the mss file  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.16:00:23::SCWMssOS::Opened the sw design from mss  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.16:00:23::SCWMssOS::Adding the swdes entry D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system_0
TRACE::2024-11-07.16:00:23::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-07.16:00:23::SCWMssOS::Opened the sw design.  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.16:00:23::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:23::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:23::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:23::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:00:23::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:00:23::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:00:23::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:00:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.16:00:23::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.16:00:23::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-11-07.16:00:23::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.16:00:23::SCWMssOS:: library already available in sw design:  xilffs:4.8
TRACE::2024-11-07.16:00:23::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:23::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:23::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:23::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:00:23::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:00:23::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:00:23::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:00:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.16:00:23::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.16:00:23::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-11-07.16:00:23::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.16:00:23::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-11-07.16:00:23::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.16:00:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-07.16:00:23::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-07.16:00:23::SCWMssOS::Commit changes completed.
TRACE::2024-11-07.16:00:23::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:23::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:23::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:23::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:00:23::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:00:23::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:00:23::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:00:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.16:00:23::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.16:00:23::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-11-07.16:00:23::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.16:00:23::SCWMssOS::Removing the swdes entry for  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.16:00:25::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:25::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:25::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:25::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:00:25::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:00:25::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:00:25::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:00:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.16:00:25::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.16:00:25::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-11-07.16:00:25::SCWMssOS::No sw design opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.16:00:25::SCWMssOS::mss exists loading the mss file  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.16:00:25::SCWMssOS::Opened the sw design from mss  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.16:00:25::SCWMssOS::Adding the swdes entry D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system_0
TRACE::2024-11-07.16:00:25::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-07.16:00:25::SCWMssOS::Opened the sw design.  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.16:00:39::SCWMssOS::In reload Mss file.
TRACE::2024-11-07.16:00:39::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:39::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:39::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:39::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:00:39::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:00:39::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:00:39::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:00:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.16:00:39::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.16:00:39::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-11-07.16:00:39::SCWMssOS::No sw design opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.16:00:39::SCWMssOS::mss exists loading the mss file  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.16:00:39::SCWMssOS::Opened the sw design from mss  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.16:00:39::SCWMssOS::Adding the swdes entry D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system_0
TRACE::2024-11-07.16:00:39::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-07.16:00:39::SCWMssOS::Opened the sw design.  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.16:00:39::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:39::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:39::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:39::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:00:39::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:00:39::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:00:39::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:00:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.16:00:39::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.16:00:39::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-11-07.16:00:39::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.16:00:39::SCWMssOS:: library already available in sw design:  xilffs:4.8
TRACE::2024-11-07.16:00:39::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:39::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:39::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:39::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:00:39::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:00:39::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:00:39::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:00:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.16:00:39::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.16:00:39::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-11-07.16:00:39::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.16:00:39::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-11-07.16:00:39::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.16:00:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-07.16:00:39::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-07.16:00:39::SCWMssOS::Commit changes completed.
TRACE::2024-11-07.16:00:39::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:39::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:39::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:39::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:00:39::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:00:39::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:00:39::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:00:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.16:00:39::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.16:00:39::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-11-07.16:00:39::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.16:00:39::SCWMssOS::Removing the swdes entry for  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.16:00:40::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:40::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:40::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:40::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:00:40::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:00:40::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:00:40::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:00:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.16:00:40::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:00:40::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-11-07.16:00:40::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:00:41::SCWMssOS::In reload Mss file.
TRACE::2024-11-07.16:00:41::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:41::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:41::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:41::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:00:41::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:00:41::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:00:41::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:00:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.16:00:41::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:00:41::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-07.16:00:41::SCWMssOS::No sw design opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:00:41::SCWMssOS::mss exists loading the mss file  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:00:41::SCWMssOS::Opened the sw design from mss  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:00:41::SCWMssOS::Adding the swdes entry D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-11-07.16:00:41::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-07.16:00:41::SCWMssOS::Opened the sw design.  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:00:41::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:41::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:41::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:41::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:00:41::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:00:41::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:00:41::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:00:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.16:00:41::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:00:41::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||

TRACE::2024-11-07.16:00:41::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:00:41::SCWMssOS:: library already available in sw design:  lwip211:1.8
TRACE::2024-11-07.16:00:41::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:41::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:41::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:41::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:00:41::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:00:41::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:00:41::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:00:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.16:00:41::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:00:41::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||

TRACE::2024-11-07.16:00:41::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:00:41::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:41::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:41::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:41::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:00:41::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:00:41::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:00:41::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:00:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.16:00:41::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:00:41::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||

TRACE::2024-11-07.16:00:41::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:00:41::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:00:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-07.16:00:41::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-07.16:00:41::SCWMssOS::Commit changes completed.
TRACE::2024-11-07.16:00:41::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:41::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:41::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:41::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:00:41::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:00:41::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:00:41::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:00:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.16:00:41::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:00:41::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||

TRACE::2024-11-07.16:00:41::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:00:41::SCWMssOS::Removing the swdes entry for  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:00:43::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:43::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:43::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:43::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:00:43::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:00:43::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:00:43::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:00:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.16:00:43::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:00:43::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-07.16:00:43::SCWMssOS::No sw design opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:00:43::SCWMssOS::mss exists loading the mss file  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:00:43::SCWMssOS::Opened the sw design from mss  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:00:43::SCWMssOS::Adding the swdes entry D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-11-07.16:00:43::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-07.16:00:43::SCWMssOS::Opened the sw design.  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:00:56::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:56::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:56::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:56::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:00:56::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:00:56::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:00:56::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:00:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.16:00:56::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:00:56::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||

TRACE::2024-11-07.16:00:56::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:00:56::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:56::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:56::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:56::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:00:56::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:00:56::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:00:56::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:00:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.16:00:56::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:00:56::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||

TRACE::2024-11-07.16:00:56::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:00:56::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:56::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:56::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:56::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:00:56::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:00:56::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:00:56::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:00:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.16:00:56::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:00:56::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||

TRACE::2024-11-07.16:00:56::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:00:56::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:56::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:56::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:56::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:00:56::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:00:56::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:00:56::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:00:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.16:00:56::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:00:56::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||

TRACE::2024-11-07.16:00:56::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:00:56::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:56::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:56::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:56::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:00:56::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:00:56::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:00:56::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:00:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.16:00:56::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:00:56::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||

TRACE::2024-11-07.16:00:56::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:00:56::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:56::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:56::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:56::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:00:56::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:00:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:00:56::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:00:56::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:00:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.16:00:56::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:00:56::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||

TRACE::2024-11-07.16:00:56::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:02::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:02::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:02::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:02::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:01:02::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:01:02::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:02::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.16:01:02::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:02::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||

TRACE::2024-11-07.16:01:02::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:02::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:02::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:02::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:02::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:01:02::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:01:02::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:02::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.16:01:02::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:02::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||

TRACE::2024-11-07.16:01:02::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:02::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:02::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:02::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:02::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:01:02::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:01:02::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:02::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.16:01:02::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:02::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||

TRACE::2024-11-07.16:01:02::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:02::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:02::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:02::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:02::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:01:02::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:01:02::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:02::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.16:01:02::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:02::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||

TRACE::2024-11-07.16:01:02::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:02::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:02::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:02::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:02::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:01:02::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:01:02::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:02::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.16:01:02::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:02::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||

TRACE::2024-11-07.16:01:02::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:02::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:02::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:02::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:02::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:01:02::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:01:02::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:02::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.16:01:02::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:02::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||

TRACE::2024-11-07.16:01:02::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:07::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.16:01:07::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system_1
TRACE::2024-11-07.16:01:07::SCWMssOS::Writing the mss file completed D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.16:01:07::SCWMssOS::Commit changes completed.
TRACE::2024-11-07.16:01:07::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-07.16:01:07::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-07.16:01:07::SCWMssOS::Commit changes completed.
TRACE::2024-11-07.16:01:07::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:07::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:07::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:07::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:01:07::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:01:07::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:07::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.16:01:07::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.16:01:07::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-11-07.16:01:07::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.16:01:07::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:07::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:07::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:07::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:01:07::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:01:07::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:07::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.16:01:07::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:07::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-11-07.16:01:07::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:07::SCWWriter::formatted JSON is {
	"platformName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"platHandOff":	"D:/Vivado/_DATN/FFT/FFT_final/DDS_FFT_noise_ethernet_final_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"systems":	[{
			"systemName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"systemDesc":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"sysActiveDom":	"freertos10_xilinx_ps7_cortexa9_0",
			"sysDefaultDom":	"freertos10_xilinx_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"93a24ad07889577044fa3b70be9e67b2",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.8", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDispName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDesc":	"freertos10_xilinx_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"<platformDir>/resources/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.12",
					"mssFile":	"",
					"md5Digest":	"df115d07355de6ab894fbbff1b722c2a",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.8"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"262140",
							"libOptionNames":	["total_heap_size"]
						},
						"lwip211":	{
							"api_mode":	"SOCKET_API",
							"default_tcp_recvmbox_size":	"4096",
							"dhcp_does_arp_check":	"false",
							"lwip_dhcp":	"false",
							"lwip_tcpip_core_locking_input":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"memp_n_tcp_seg":	"1024",
							"memp_num_netbuf":	"4096",
							"n_rx_descriptors":	"512",
							"n_tx_descriptors":	"512",
							"pbuf_pool_size":	"16384",
							"tcp_snd_buf":	"65535",
							"tcp_wnd":	"65535",
							"tcpip_mbox_size":	"4096",
							"libOptionNames":	["api_mode", "default_tcp_recvmbox_size", "dhcp_does_arp_check", "lwip_dhcp", "lwip_tcpip_core_locking_input", "mem_size", "memp_n_pbuf", "memp_n_tcp_seg", "memp_num_netbuf", "n_rx_descriptors", "n_tx_descriptors", "pbuf_pool_size", "tcp_snd_buf", "tcp_wnd", "tcpip_mbox_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx", "lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-11-07.16:01:07::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-07.16:01:07::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-07.16:01:07::SCWMssOS::Commit changes completed.
TRACE::2024-11-07.16:01:07::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:07::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:07::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:07::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:01:07::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:01:07::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:07::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.16:01:07::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:07::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-11-07.16:01:07::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:07::SCWMssOS::Removing the swdes entry for  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:08::SCWMssOS::In reload Mss file.
TRACE::2024-11-07.16:01:08::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:01:08::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:01:08::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:08::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.16:01:08::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:08::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-11-07.16:01:08::SCWMssOS::No sw design opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:08::SCWMssOS::mss exists loading the mss file  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:08::SCWMssOS::Opened the sw design from mss  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:08::SCWMssOS::Adding the swdes entry D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-11-07.16:01:08::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-07.16:01:08::SCWMssOS::Opened the sw design.  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:08::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:01:08::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:01:08::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:08::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.16:01:08::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:08::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-11-07.16:01:08::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:08::SCWMssOS:: library already available in sw design:  lwip211:1.8
TRACE::2024-11-07.16:01:08::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:01:08::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:01:08::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:08::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.16:01:08::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:08::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-11-07.16:01:08::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:08::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:01:08::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:01:08::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:08::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.16:01:08::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:08::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-11-07.16:01:08::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:08::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:01:08::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:01:08::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:08::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.16:01:08::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:08::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-11-07.16:01:08::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:08::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:01:08::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:01:08::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:08::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.16:01:08::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:08::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-11-07.16:01:08::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:08::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:01:08::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:01:08::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:08::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.16:01:08::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:08::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-11-07.16:01:08::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:08::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:01:08::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:01:08::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:08::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.16:01:08::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:08::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-11-07.16:01:08::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:08::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:01:08::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:01:08::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:08::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.16:01:08::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:08::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-11-07.16:01:08::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:08::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:01:08::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:01:08::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:08::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.16:01:08::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:08::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-11-07.16:01:08::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:08::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:01:08::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:01:08::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:08::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.16:01:08::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:08::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-11-07.16:01:08::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:08::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:01:08::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:01:08::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:08::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.16:01:08::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:08::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-11-07.16:01:08::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:08::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:01:08::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:01:08::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:08::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.16:01:08::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:08::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-11-07.16:01:08::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:08::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:01:08::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:01:08::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:08::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.16:01:08::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:08::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-11-07.16:01:08::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:08::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:01:08::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:01:08::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:08::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.16:01:08::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:08::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-11-07.16:01:08::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:08::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:01:08::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:01:08::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:08::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.16:01:08::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:08::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-11-07.16:01:08::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:08::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:01:08::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:01:08::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:08::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.16:01:08::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:08::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-11-07.16:01:08::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:08::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:01:08::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:01:08::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:08::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.16:01:08::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:08::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-11-07.16:01:08::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:08::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:01:08::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:01:08::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:08::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.16:01:08::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:08::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-11-07.16:01:08::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:08::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:01:08::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:01:08::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:08::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.16:01:08::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:08::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-11-07.16:01:08::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:08::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:01:08::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:01:08::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:08::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.16:01:08::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:08::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-11-07.16:01:08::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:08::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:01:08::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:01:08::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:08::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.16:01:08::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:08::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-11-07.16:01:08::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:08::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:01:08::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:01:08::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:08::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.16:01:08::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:08::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-11-07.16:01:08::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:08::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:01:08::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:01:08::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:08::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.16:01:08::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:08::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-11-07.16:01:08::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:08::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:01:08::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:01:08::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:08::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.16:01:08::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:08::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-11-07.16:01:08::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:08::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:01:08::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:01:08::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:08::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.16:01:08::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:08::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-11-07.16:01:08::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:08::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:01:08::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:01:08::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:08::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.16:01:08::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:08::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-11-07.16:01:08::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:08::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:01:08::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:01:08::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:08::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.16:01:08::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:08::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-11-07.16:01:08::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:08::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:01:08::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:01:08::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:08::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.16:01:08::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:08::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-11-07.16:01:08::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:08::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:01:08::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:01:08::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:08::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.16:01:08::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:08::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-11-07.16:01:08::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:08::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:01:08::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:01:08::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:08::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.16:01:08::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:08::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-11-07.16:01:08::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:08::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:01:08::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:01:08::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:08::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.16:01:08::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:08::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-11-07.16:01:08::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:08::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:01:08::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:01:08::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:08::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.16:01:08::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:08::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-11-07.16:01:08::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:08::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:01:08::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:01:08::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:08::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.16:01:08::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:08::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-11-07.16:01:08::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:08::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-07.16:01:08::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-07.16:01:08::SCWMssOS::Commit changes completed.
TRACE::2024-11-07.16:01:08::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:01:08::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:01:08::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:08::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.16:01:08::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:08::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-11-07.16:01:08::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:08::SCWMssOS::Removing the swdes entry for  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:08::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:01:08::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:01:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:01:08::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:08::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:01:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.16:01:08::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:08::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-11-07.16:01:08::SCWMssOS::No sw design opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:08::SCWMssOS::mss exists loading the mss file  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:08::SCWMssOS::Opened the sw design from mss  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:08::SCWMssOS::Adding the swdes entry D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-11-07.16:01:08::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-07.16:01:08::SCWMssOS::Opened the sw design.  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:01:08::SCWMssOS::Completed writing the mss file at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp
TRACE::2024-11-07.16:01:08::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2024-11-07.16:01:12::SCWMssOS::Removing file D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp\system_0.mss
LOG::2024-11-07.16:02:50::SCWPlatform::Started generating the artifacts platform 2_DDS_FFT_noise_ethernet_final_wrapper
TRACE::2024-11-07.16:02:50::SCWPlatform::Sanity checking of platform is completed
LOG::2024-11-07.16:02:50::SCWPlatform::Started generating the artifacts for system configuration 2_DDS_FFT_noise_ethernet_final_wrapper
LOG::2024-11-07.16:02:50::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-11-07.16:02:50::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-11-07.16:02:50::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-11-07.16:02:50::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2024-11-07.16:02:50::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:02:50::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:02:50::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:02:50::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:02:50::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:02:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:02:50::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:02:50::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:02:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.16:02:50::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.16:02:50::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-11-07.16:02:50::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.16:02:50::SCWBDomain::Completed writing the mss file at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2024-11-07.16:02:50::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-11-07.16:02:50::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-11-07.16:02:50::SCWBDomain::System Command Ran  D:&  cd  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl& make -C  zynq_fsbl_bsp & make 
TRACE::2024-11-07.16:02:50::SCWBDomain::make: Entering directory 'D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2024-11-07.16:02:50::SCWBDomain::make --no-print-directory seq_libs

TRACE::2024-11-07.16:02:50::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-11-07.16:02:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-11-07.16:02:50::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-11-07.16:02:50::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:02:51::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2024-11-07.16:02:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-11-07.16:02:51::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-11-07.16:02:51::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:02:51::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-11-07.16:02:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-07.16:02:51::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-07.16:02:51::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:02:51::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-11-07.16:02:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-07.16:02:51::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-07.16:02:51::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:02:51::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2024-11-07.16:02:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-07.16:02:51::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-07.16:02:51::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:02:51::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_17/src"

TRACE::2024-11-07.16:02:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_17/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-07.16:02:51::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-07.16:02:51::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:02:52::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_10/src"

TRACE::2024-11-07.16:02:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-07.16:02:52::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-07.16:02:52::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:02:52::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/myFFT_v1_0/src"

TRACE::2024-11-07.16:02:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/myFFT_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-07.16:02:52::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-07.16:02:52::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:02:52::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_10/src"

TRACE::2024-11-07.16:02:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-07.16:02:52::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-07.16:02:52::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:02:52::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_0/src"

TRACE::2024-11-07.16:02:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-07.16:02:52::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-07.16:02:52::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:02:52::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2024-11-07.16:02:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-11-07.16:02:52::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-11-07.16:02:52::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:02:52::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2024-11-07.16:02:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-07.16:02:52::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-07.16:02:52::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:02:53::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v8_0/src"

TRACE::2024-11-07.16:02:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-11-07.16:02:53::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-11-07.16:02:53::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:02:54::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2024-11-07.16:02:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-07.16:02:54::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-07.16:02:54::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:02:55::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2024-11-07.16:02:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-07.16:02:55::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-07.16:02:55::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:02:55::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_8/src"

TRACE::2024-11-07.16:02:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-07.16:02:55::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-07.16:02:55::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:02:55::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2024-11-07.16:02:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-07.16:02:55::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-07.16:02:55::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:02:55::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/myFFT_v1_0/src"

TRACE::2024-11-07.16:02:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/myFFT_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-11-07.16:02:55::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-11-07.16:02:55::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:02:55::SCWBDomain::"Compiling FFTip..."

TRACE::2024-11-07.16:02:57::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2024-11-07.16:02:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-07.16:02:57::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-07.16:02:57::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:02:57::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2024-11-07.16:02:57::SCWBDomain::make -j 6 --no-print-directory par_libs

TRACE::2024-11-07.16:02:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-11-07.16:02:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-11-07.16:02:57::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-11-07.16:02:57::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:02:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2024-11-07.16:02:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-11-07.16:02:57::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-11-07.16:02:57::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:02:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-11-07.16:02:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-07.16:02:57::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-07.16:02:57::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:02:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-11-07.16:02:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-07.16:02:57::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-07.16:02:57::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:02:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2024-11-07.16:02:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-07.16:02:57::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-07.16:02:57::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:02:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_17/src"

TRACE::2024-11-07.16:02:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_17/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-07.16:02:58::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-07.16:02:58::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:02:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_10/src"

TRACE::2024-11-07.16:02:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-07.16:02:58::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-07.16:02:58::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:02:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/myFFT_v1_0/src"

TRACE::2024-11-07.16:02:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/myFFT_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-07.16:02:58::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-07.16:02:58::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:02:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_10/src"

TRACE::2024-11-07.16:02:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-07.16:02:58::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-07.16:02:58::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:02:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_0/src"

TRACE::2024-11-07.16:02:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2024-11-07.16:02:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-07.16:02:58::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-07.16:02:58::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:02:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-11-07.16:02:58::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-11-07.16:02:58::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:02:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2024-11-07.16:02:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-07.16:02:58::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-07.16:02:58::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:02:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v8_0/src"

TRACE::2024-11-07.16:02:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-11-07.16:02:58::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-11-07.16:02:58::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:02:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2024-11-07.16:02:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-07.16:02:58::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-07.16:02:58::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:02:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2024-11-07.16:02:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-07.16:02:58::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-07.16:02:58::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:02:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_8/src"

TRACE::2024-11-07.16:02:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-07.16:02:58::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-07.16:02:58::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:02:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2024-11-07.16:02:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-07.16:02:58::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-07.16:02:58::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:02:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-11-07.16:02:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-11-07.16:02:58::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-11-07.16:02:58::SCWBDomain:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:02:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2024-11-07.16:02:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-11-07.16:02:58::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-11-07.16:02:58::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:02:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-11-07.16:02:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-11-07.16:02:58::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-11-07.16:02:58::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:02:59::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-11-07.16:02:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-07.16:02:59::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-07.16:02:59::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:02:59::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2024-11-07.16:02:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-11-07.16:02:59::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-11-07.16:02:59::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:02:59::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_17/src"

TRACE::2024-11-07.16:02:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_17/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-11-07.16:02:59::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-11-07.16:02:59::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:02:59::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_10/src"

TRACE::2024-11-07.16:02:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-11-07.16:02:59::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-11-07.16:02:59::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:03:00::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_10/src"

TRACE::2024-11-07.16:03:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-11-07.16:03:00::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-11-07.16:03:00::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:03:01::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_0/src"

TRACE::2024-11-07.16:03:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-07.16:03:01::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-07.16:03:01::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:03:03::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2024-11-07.16:03:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-07.16:03:03::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-07.16:03:03::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:03:04::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2024-11-07.16:03:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-07.16:03:04::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-07.16:03:04::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:03:04::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v8_0/src"

TRACE::2024-11-07.16:03:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-07.16:03:04::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-07.16:03:04::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:03:04::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2024-11-07.16:03:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-11-07.16:03:04::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-11-07.16:03:04::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:03:05::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2024-11-07.16:03:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-07.16:03:05::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-07.16:03:05::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:03:05::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_8/src"

TRACE::2024-11-07.16:03:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-07.16:03:05::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-07.16:03:05::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:03:10::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2024-11-07.16:03:11::SCWBDomain::make --no-print-directory archive

TRACE::2024-11-07.16:03:11::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2024-11-07.16:03:11::SCWBDomain::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa
TRACE::2024-11-07.16:03:11::SCWBDomain::9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2024-11-07.16:03:11::SCWBDomain::fstat.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/kill.o ps7_corte
TRACE::2024-11-07.16:03:11::SCWBDomain::xa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/putnum.o
TRACE::2024-11-07.16:03:11::SCWBDomain:: ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/tr
TRACE::2024-11-07.16:03:11::SCWBDomain::anslation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/write
TRACE::2024-11-07.16:03:11::SCWBDomain::.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xadcps_selftes
TRACE::2024-11-07.16:03:11::SCWBDomain::t.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xdev
TRACE::2024-11-07.16:03:11::SCWBDomain::cfg_g.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/
TRACE::2024-11-07.16:03:11::SCWBDomain::lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib
TRACE::2024-11-07.16:03:11::SCWBDomain::/xdmaps_selftest.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_corte
TRACE::2024-11-07.16:03:11::SCWBDomain::xa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/xemacps_intr.o ps
TRACE::2024-11-07.16:03:11::SCWBDomain::7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xgpiops_hw.o ps
TRACE::2024-11-07.16:03:11::SCWBDomain::7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_cortexa9_0/lib/xil
TRACE::2024-11-07.16:03:11::SCWBDomain::-crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil
TRACE::2024-11-07.16:03:11::SCWBDomain::_exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0
TRACE::2024-11-07.16:03:11::SCWBDomain::/lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xil_spinlock.o ps
TRACE::2024-11-07.16:03:11::SCWBDomain::7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_util.o
TRACE::2024-11-07.16:03:11::SCWBDomain:: ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib
TRACE::2024-11-07.16:03:11::SCWBDomain::/xpm_counter.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/x
TRACE::2024-11-07.16:03:11::SCWBDomain::qspips_options.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xscugic.o ps7_cort
TRACE::2024-11-07.16:03:11::SCWBDomain::exa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o 
TRACE::2024-11-07.16:03:11::SCWBDomain::ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer
TRACE::2024-11-07.16:03:11::SCWBDomain::_selftest.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib
TRACE::2024-11-07.16:03:11::SCWBDomain::/xscuwdt_selftest.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0
TRACE::2024-11-07.16:03:11::SCWBDomain::/lib/xuartps_g.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cor
TRACE::2024-11-07.16:03:11::SCWBDomain::texa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_sinit.o

TRACE::2024-11-07.16:03:11::SCWBDomain::'Finished building libraries'

TRACE::2024-11-07.16:03:11::SCWBDomain::make: Leaving directory 'D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2024-11-07.16:03:11::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2024-11-07.16:03:11::SCWBDomain::exa9_0/include -I.

TRACE::2024-11-07.16:03:11::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-11-07.16:03:11::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-11-07.16:03:11::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2024-11-07.16:03:11::SCWBDomain::rtexa9_0/include -I.

TRACE::2024-11-07.16:03:12::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c image_mover.c -o image_mover.o -Izynq
TRACE::2024-11-07.16:03:12::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2024-11-07.16:03:12::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2024-11-07.16:03:12::SCWBDomain::rtexa9_0/include -I.

TRACE::2024-11-07.16:03:12::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2024-11-07.16:03:12::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2024-11-07.16:03:12::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-11-07.16:03:12::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-11-07.16:03:13::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2024-11-07.16:03:13::SCWBDomain::rtexa9_0/include -I.

TRACE::2024-11-07.16:03:13::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-11-07.16:03:13::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-11-07.16:03:13::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2024-11-07.16:03:13::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2024-11-07.16:03:13::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-11-07.16:03:13::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-11-07.16:03:14::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2024-11-07.16:03:14::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2024-11-07.16:03:14::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf fsbl_handoff.o fsbl_hooks.o image_mover.o main.o md5.o nand.o nor.o pcap.o ps7_init.o qspi.o rsa.
TRACE::2024-11-07.16:03:14::SCWBDomain::o sd.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id
TRACE::2024-11-07.16:03:14::SCWBDomain::=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-
TRACE::2024-11-07.16:03:14::SCWBDomain::group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                  -Wl,--gc-sections -Lzynq_fsbl_bsp/ps
TRACE::2024-11-07.16:03:14::SCWBDomain::7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2024-11-07.16:03:14::SCWSystem::Checking the domain freertos10_xilinx_ps7_cortexa9_0
LOG::2024-11-07.16:03:14::SCWSystem::Not a boot domain 
LOG::2024-11-07.16:03:14::SCWSystem::Started Processing the domain freertos10_xilinx_ps7_cortexa9_0
TRACE::2024-11-07.16:03:14::SCWDomain::Generating domain artifcats
TRACE::2024-11-07.16:03:14::SCWMssOS::Generating standalone artifcats
TRACE::2024-11-07.16:03:14::SCWMssOS::Copying the qemu file from  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/resources/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt To D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/export/2_DDS_FFT_noise_ethernet_final_wrapper/sw/2_DDS_FFT_noise_ethernet_final_wrapper/qemu/
TRACE::2024-11-07.16:03:14::SCWMssOS::Copying the qemu file from  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/resources/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt To D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/export/2_DDS_FFT_noise_ethernet_final_wrapper/sw/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu/
TRACE::2024-11-07.16:03:14::SCWMssOS:: Copying the user libraries. 
TRACE::2024-11-07.16:03:14::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:03:14::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:03:14::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:03:14::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:03:14::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:03:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:03:14::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:03:14::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:03:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.16:03:14::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:03:14::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-11-07.16:03:14::SCWMssOS::No sw design opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:03:14::SCWMssOS::mss exists loading the mss file  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:03:14::SCWMssOS::Opened the sw design from mss  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:03:15::SCWMssOS::Adding the swdes entry D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-11-07.16:03:15::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-07.16:03:15::SCWMssOS::Opened the sw design.  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:03:15::SCWMssOS::Completed writing the mss file at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp
TRACE::2024-11-07.16:03:15::SCWMssOS::Mss edits present, copying mssfile into export location D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:03:15::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-11-07.16:03:15::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-11-07.16:03:15::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_ps7_cortexa9_0
TRACE::2024-11-07.16:03:15::SCWMssOS::doing bsp build ... 
TRACE::2024-11-07.16:03:15::SCWMssOS::System Command Ran  D: & cd  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp & make 
TRACE::2024-11-07.16:03:15::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-11-07.16:03:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-11-07.16:03:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-11-07.16:03:15::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-11-07.16:03:15::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:03:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2024-11-07.16:03:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-11-07.16:03:15::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-11-07.16:03:15::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:03:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-11-07.16:03:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-07.16:03:15::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-07.16:03:15::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:03:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-11-07.16:03:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-07.16:03:15::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-07.16:03:15::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:03:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2024-11-07.16:03:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-07.16:03:15::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-07.16:03:15::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:03:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_17/src"

TRACE::2024-11-07.16:03:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_17/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-07.16:03:15::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-07.16:03:15::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:03:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_12/src"

TRACE::2024-11-07.16:03:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-n
TRACE::2024-11-07.16:03:16::SCWMssOS::one-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-ab
TRACE::2024-11-07.16:03:16::SCWMssOS::i=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:03:17::SCWMssOS::"includes"

TRACE::2024-11-07.16:03:19::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_10/src"

TRACE::2024-11-07.16:03:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-07.16:03:19::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-07.16:03:19::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:03:19::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/lwip211_v1_8/src"

TRACE::2024-11-07.16:03:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-07.16:03:19::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-07.16:03:19::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:03:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/myFFT_v1_0/src"

TRACE::2024-11-07.16:03:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/myFFT_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-07.16:03:21::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-07.16:03:21::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:03:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_10/src"

TRACE::2024-11-07.16:03:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-07.16:03:22::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-07.16:03:22::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:03:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_0/src"

TRACE::2024-11-07.16:03:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-07.16:03:22::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-07.16:03:22::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:03:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2024-11-07.16:03:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-11-07.16:03:22::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-11-07.16:03:22::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:03:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2024-11-07.16:03:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-07.16:03:22::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-07.16:03:22::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:03:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2024-11-07.16:03:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-07.16:03:22::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-07.16:03:22::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:03:23::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2024-11-07.16:03:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-07.16:03:23::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-07.16:03:23::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:03:23::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/lwip211_v1_8/src"

TRACE::2024-11-07.16:03:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-11-07.16:03:23::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-11-07.16:03:23::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:03:23::SCWMssOS::"Compiling lwip src and adapter files"

TRACE::2024-11-07.16:03:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/myFFT_v1_0/src"

TRACE::2024-11-07.16:03:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/myFFT_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-11-07.16:03:40::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-11-07.16:03:40::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:03:40::SCWMssOS::"Compiling FFTip..."

TRACE::2024-11-07.16:03:41::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-11-07.16:03:41::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2024-11-07.16:03:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-11-07.16:03:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-11-07.16:03:41::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-11-07.16:03:41::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:03:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2024-11-07.16:03:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-11-07.16:03:41::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-11-07.16:03:41::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:03:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-11-07.16:03:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-07.16:03:41::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-07.16:03:41::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:03:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-11-07.16:03:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-07.16:03:41::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-07.16:03:41::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:03:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2024-11-07.16:03:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-07.16:03:41::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-07.16:03:41::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:03:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_17/src"

TRACE::2024-11-07.16:03:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_17/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-07.16:03:41::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-07.16:03:41::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:03:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_12/src"

TRACE::2024-11-07.16:03:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-n
TRACE::2024-11-07.16:03:41::SCWMssOS::one-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-ab
TRACE::2024-11-07.16:03:41::SCWMssOS::i=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:03:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_10/src"

TRACE::2024-11-07.16:03:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-07.16:03:41::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-07.16:03:41::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:03:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/lwip211_v1_8/src"

TRACE::2024-11-07.16:03:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/myFFT_v1_0/src"

TRACE::2024-11-07.16:03:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-07.16:03:41::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-07.16:03:41::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:03:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_10/src"

TRACE::2024-11-07.16:03:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/myFFT_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-07.16:03:41::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-07.16:03:41::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:03:41::SCWMssOS::"includes"

TRACE::2024-11-07.16:03:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_0/src"

TRACE::2024-11-07.16:03:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-07.16:03:41::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-07.16:03:41::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:03:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-07.16:03:41::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-07.16:03:41::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:03:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2024-11-07.16:03:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-11-07.16:03:41::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-11-07.16:03:41::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:03:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2024-11-07.16:03:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-07.16:03:41::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-07.16:03:41::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:03:42::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2024-11-07.16:03:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-07.16:03:42::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-07.16:03:42::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:03:42::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2024-11-07.16:03:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-07.16:03:42::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-07.16:03:42::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:03:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-11-07.16:03:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-11-07.16:03:42::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-11-07.16:03:42::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:03:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2024-11-07.16:03:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-11-07.16:03:42::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-11-07.16:03:42::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:03:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-11-07.16:03:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-11-07.16:03:42::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-11-07.16:03:42::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:03:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-11-07.16:03:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-07.16:03:42::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-07.16:03:42::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:03:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2024-11-07.16:03:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-11-07.16:03:42::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-11-07.16:03:42::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:03:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_17/src"

TRACE::2024-11-07.16:03:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_17/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-11-07.16:03:42::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-11-07.16:03:42::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:03:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_12/src"

TRACE::2024-11-07.16:03:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-11-07.16:03:43::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-11-07.16:03:43::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:03:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_10/src"

TRACE::2024-11-07.16:03:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-11-07.16:03:44::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-11-07.16:03:44::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:03:45::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_10/src"

TRACE::2024-11-07.16:03:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-11-07.16:03:45::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-11-07.16:03:45::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:03:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_0/src"

TRACE::2024-11-07.16:03:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-07.16:03:46::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-07.16:03:46::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:03:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2024-11-07.16:03:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-07.16:03:46::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-07.16:03:46::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:03:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2024-11-07.16:03:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-07.16:03:47::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-07.16:03:47::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:03:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2024-11-07.16:03:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-11-07.16:03:48::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-11-07.16:03:48::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:03:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2024-11-07.16:03:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-07.16:03:49::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-07.16:03:49::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-07.16:03:54::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-11-07.16:03:54::SCWMssOS::make --no-print-directory archive

TRACE::2024-11-07.16:03:54::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2024-11-07.16:03:54::SCWMssOS::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/cpputest_time.o ps7_corte
TRACE::2024-11-07.16:03:54::SCWMssOS::xa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/getpid
TRACE::2024-11-07.16:03:54::SCWMssOS::.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/
TRACE::2024-11-07.16:03:54::SCWMssOS::lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/read.o ps7_co
TRACE::2024-11-07.16:03:54::SCWMssOS::rtexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/
TRACE::2024-11-07.16:03:54::SCWMssOS::lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xadcps.o ps
TRACE::2024-11-07.16:03:54::SCWMssOS::7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sin
TRACE::2024-11-07.16:03:54::SCWMssOS::it.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xdevcf
TRACE::2024-11-07.16:03:54::SCWMssOS::g_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_
TRACE::2024-11-07.16:03:54::SCWMssOS::0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0
TRACE::2024-11-07.16:03:54::SCWMssOS::/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/xemacps_control.o ps7_c
TRACE::2024-11-07.16:03:54::SCWMssOS::ortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xemacps_sinit.o 
TRACE::2024-11-07.16:03:54::SCWMssOS::ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xgpiops_intr.o p
TRACE::2024-11-07.16:03:54::SCWMssOS::s7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_as
TRACE::2024-11-07.16:03:54::SCWMssOS::sert.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/x
TRACE::2024-11-07.16:03:54::SCWMssOS::il_mem.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/
TRACE::2024-11-07.16:03:54::SCWMssOS::lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o 
TRACE::2024-11-07.16:03:54::SCWMssOS::ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wr
TRACE::2024-11-07.16:03:54::SCWMssOS::ap.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib
TRACE::2024-11-07.16:03:54::SCWMssOS::/xqspips.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/l
TRACE::2024-11-07.16:03:54::SCWMssOS::ib/xqspips_selftest.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortex
TRACE::2024-11-07.16:03:54::SCWMssOS::a9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xscugic_sinit.
TRACE::2024-11-07.16:03:54::SCWMssOS::o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/xs
TRACE::2024-11-07.16:03:54::SCWMssOS::cutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_
TRACE::2024-11-07.16:03:54::SCWMssOS::0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/l
TRACE::2024-11-07.16:03:54::SCWMssOS::ib/xuartps_hw.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_selftest.o ps
TRACE::2024-11-07.16:03:54::SCWMssOS::7_cortexa9_0/lib/xuartps_sinit.o

TRACE::2024-11-07.16:03:55::SCWMssOS::'Finished building libraries'

TRACE::2024-11-07.16:03:55::SCWMssOS::Copying to export directory.
TRACE::2024-11-07.16:03:56::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-11-07.16:03:56::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-11-07.16:03:56::SCWSystem::Completed Processing the domain freertos10_xilinx_ps7_cortexa9_0
LOG::2024-11-07.16:03:56::SCWSystem::Completed Processing the sysconfig 2_DDS_FFT_noise_ethernet_final_wrapper
LOG::2024-11-07.16:03:56::SCWPlatform::Completed generating the artifacts for system configuration 2_DDS_FFT_noise_ethernet_final_wrapper
TRACE::2024-11-07.16:03:56::SCWPlatform::Started preparing the platform 
TRACE::2024-11-07.16:03:56::SCWSystem::Writing the bif file for system config 2_DDS_FFT_noise_ethernet_final_wrapper
TRACE::2024-11-07.16:03:56::SCWSystem::dir created 
TRACE::2024-11-07.16:03:56::SCWSystem::Writing the bif 
TRACE::2024-11-07.16:03:56::SCWPlatform::Started writing the spfm file 
TRACE::2024-11-07.16:03:56::SCWPlatform::Started writing the xpfm file 
TRACE::2024-11-07.16:03:56::SCWPlatform::Completed generating the platform
TRACE::2024-11-07.16:03:56::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.16:03:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-07.16:03:56::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-07.16:03:56::SCWMssOS::Commit changes completed.
TRACE::2024-11-07.16:03:56::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:03:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-07.16:03:56::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-07.16:03:56::SCWMssOS::Commit changes completed.
TRACE::2024-11-07.16:03:56::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:03:56::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:03:56::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:03:56::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:03:56::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:03:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:03:56::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:03:56::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:03:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.16:03:56::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.16:03:56::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-11-07.16:03:56::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.16:03:56::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:03:56::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:03:56::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:03:56::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:03:56::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:03:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:03:56::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:03:56::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:03:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.16:03:56::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:03:56::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-11-07.16:03:56::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:03:56::SCWWriter::formatted JSON is {
	"platformName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"platHandOff":	"D:/Vivado/_DATN/FFT/FFT_final/DDS_FFT_noise_ethernet_final_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"systems":	[{
			"systemName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"systemDesc":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"sysActiveDom":	"freertos10_xilinx_ps7_cortexa9_0",
			"sysDefaultDom":	"freertos10_xilinx_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"93a24ad07889577044fa3b70be9e67b2",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.8", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDispName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDesc":	"freertos10_xilinx_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"<platformDir>/resources/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.12",
					"mssFile":	"",
					"md5Digest":	"41aa9a86ec129a732efb10f4e5f38b62",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.8"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"262140",
							"libOptionNames":	["total_heap_size"]
						},
						"lwip211":	{
							"api_mode":	"SOCKET_API",
							"default_tcp_recvmbox_size":	"4096",
							"lwip_tcpip_core_locking_input":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"memp_n_tcp_seg":	"1024",
							"memp_num_netbuf":	"4096",
							"n_rx_descriptors":	"512",
							"n_tx_descriptors":	"512",
							"pbuf_pool_size":	"16384",
							"tcp_snd_buf":	"65535",
							"tcp_wnd":	"65535",
							"tcpip_mbox_size":	"4096",
							"libOptionNames":	["api_mode", "default_tcp_recvmbox_size", "lwip_tcpip_core_locking_input", "mem_size", "memp_n_pbuf", "memp_n_tcp_seg", "memp_num_netbuf", "n_rx_descriptors", "n_tx_descriptors", "pbuf_pool_size", "tcp_snd_buf", "tcp_wnd", "tcpip_mbox_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx", "lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-11-07.16:03:56::SCWPlatform::updated the xpfm file.
TRACE::2024-11-07.16:03:57::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:03:57::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:03:57::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:03:57::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-07.16:03:57::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-07.16:03:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.16:03:57::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:03:57::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-07.16:03:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.16:03:57::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.16:03:57::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-11-07.16:03:57::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-18.11:17:32::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:32::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:32::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:32::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-18.11:17:32::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-18.11:17:32::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-11-18.11:17:37::SCWPlatform::Opened new HwDB with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:17:37::SCWReader::Active system found as  2_DDS_FFT_noise_ethernet_final_wrapper
TRACE::2024-11-18.11:17:37::SCWReader::Handling sysconfig 2_DDS_FFT_noise_ethernet_final_wrapper
TRACE::2024-11-18.11:17:37::SCWDomain::checking for install qemu data   : 
TRACE::2024-11-18.11:17:37::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-11-18.11:17:37::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-11-18.11:17:37::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:37::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:37::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:37::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-18.11:17:37::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-18.11:17:37::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:17:37::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:17:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-18.11:17:37::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:37::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:37::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:37::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-18.11:17:37::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-18.11:17:37::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:17:37::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:17:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-18.11:17:37::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:37::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:37::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:37::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-18.11:17:37::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-18.11:17:37::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:17:37::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:17:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-18.11:17:37::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-11-18.11:17:38::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-18.11:17:38::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-18.11:17:38::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:17:38::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:17:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-18.11:17:38::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-18.11:17:38::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-11-18.11:17:38::SCWMssOS::No sw design opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-18.11:17:38::SCWMssOS::mss exists loading the mss file  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-18.11:17:38::SCWMssOS::Opened the sw design from mss  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-18.11:17:38::SCWMssOS::Adding the swdes entry D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-11-18.11:17:38::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-18.11:17:38::SCWMssOS::Opened the sw design.  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-18.11:17:38::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-18.11:17:38::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-18.11:17:38::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:17:38::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:17:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-18.11:17:38::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-18.11:17:38::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-18.11:17:38::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-18.11:17:38::SCWMssOS:: library already available in sw design:  xilffs:4.8
TRACE::2024-11-18.11:17:38::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-18.11:17:38::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-18.11:17:38::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:17:38::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:17:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-18.11:17:38::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-18.11:17:38::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-18.11:17:38::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-18.11:17:38::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-11-18.11:17:38::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-18.11:17:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-18.11:17:38::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-18.11:17:38::SCWMssOS::Commit changes completed.
TRACE::2024-11-18.11:17:38::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-11-18.11:17:38::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-11-18.11:17:38::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-18.11:17:38::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-18.11:17:38::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:17:38::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:17:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-18.11:17:38::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-18.11:17:38::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-18.11:17:38::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-18.11:17:38::SCWReader::No isolation master present  
TRACE::2024-11-18.11:17:38::SCWDomain::checking for install qemu data   : 
TRACE::2024-11-18.11:17:38::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-11-18.11:17:38::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-11-18.11:17:38::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-18.11:17:38::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-18.11:17:38::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:17:38::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:17:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-18.11:17:38::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-18.11:17:38::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-18.11:17:38::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:17:38::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:17:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-18.11:17:38::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-18.11:17:38::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-18.11:17:38::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:17:38::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:17:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-18.11:17:38::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-18.11:17:38::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-18.11:17:38::SCWMssOS::No sw design opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-18.11:17:38::SCWMssOS::mss exists loading the mss file  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-18.11:17:38::SCWMssOS::Opened the sw design from mss  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-18.11:17:38::SCWMssOS::Adding the swdes entry D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-11-18.11:17:38::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-18.11:17:38::SCWMssOS::Opened the sw design.  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-18.11:17:38::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-18.11:17:38::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-18.11:17:38::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:17:38::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:17:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-18.11:17:38::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-18.11:17:38::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-18.11:17:38::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-18.11:17:38::SCWMssOS:: library already available in sw design:  lwip211:1.8
TRACE::2024-11-18.11:17:38::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-18.11:17:38::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-18.11:17:38::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:17:38::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:17:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-18.11:17:38::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-18.11:17:38::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-18.11:17:38::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-18.11:17:38::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-18.11:17:38::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-18.11:17:38::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:17:38::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:17:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-18.11:17:38::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-18.11:17:38::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-18.11:17:38::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-18.11:17:38::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-18.11:17:38::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-18.11:17:38::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:17:38::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:17:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-18.11:17:38::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-18.11:17:38::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-18.11:17:38::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-18.11:17:38::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-18.11:17:38::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-18.11:17:38::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:17:38::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:17:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-18.11:17:38::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-18.11:17:38::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-18.11:17:38::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-18.11:17:38::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-18.11:17:38::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-18.11:17:38::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:17:38::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:17:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-18.11:17:38::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-18.11:17:38::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-18.11:17:38::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-18.11:17:38::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-18.11:17:38::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-18.11:17:38::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:17:38::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:17:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-18.11:17:38::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-18.11:17:38::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-18.11:17:38::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-18.11:17:38::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-18.11:17:38::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-18.11:17:38::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:17:38::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:17:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-18.11:17:38::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-18.11:17:38::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-18.11:17:38::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-18.11:17:38::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-18.11:17:38::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-18.11:17:38::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:17:38::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:17:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-18.11:17:38::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-18.11:17:38::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-18.11:17:38::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-18.11:17:38::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-18.11:17:38::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-18.11:17:38::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:17:38::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:17:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-18.11:17:38::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-18.11:17:38::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-18.11:17:38::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-18.11:17:38::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-18.11:17:38::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-18.11:17:38::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:17:38::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:17:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-18.11:17:38::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-18.11:17:38::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-18.11:17:38::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-18.11:17:38::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-18.11:17:38::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-18.11:17:38::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:17:38::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:17:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-18.11:17:38::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-18.11:17:38::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-18.11:17:38::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-18.11:17:38::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-18.11:17:38::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-18.11:17:38::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:17:38::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:17:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-18.11:17:38::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-18.11:17:38::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-18.11:17:38::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-18.11:17:38::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-18.11:17:38::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-18.11:17:38::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:17:38::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:17:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-18.11:17:38::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-18.11:17:38::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-18.11:17:38::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-18.11:17:38::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-18.11:17:38::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-18.11:17:38::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:17:38::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:17:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-18.11:17:38::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-18.11:17:38::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-18.11:17:38::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-18.11:17:38::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-18.11:17:38::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-18.11:17:38::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:17:38::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:17:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-18.11:17:38::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-18.11:17:38::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-18.11:17:38::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-18.11:17:38::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-18.11:17:38::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-18.11:17:38::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:17:38::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:17:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-18.11:17:38::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-18.11:17:38::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-18.11:17:38::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-18.11:17:38::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-18.11:17:38::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-18.11:17:38::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:17:38::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:17:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-18.11:17:38::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-18.11:17:38::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-18.11:17:38::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-18.11:17:38::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-18.11:17:38::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-18.11:17:38::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:17:38::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:17:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-18.11:17:38::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-18.11:17:38::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-18.11:17:38::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-18.11:17:38::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-18.11:17:38::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-18.11:17:38::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:17:38::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:17:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-18.11:17:38::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-18.11:17:38::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-18.11:17:38::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-18.11:17:38::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-18.11:17:38::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-18.11:17:38::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:17:38::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:17:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-18.11:17:38::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-18.11:17:38::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-18.11:17:38::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-18.11:17:38::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-18.11:17:38::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-18.11:17:38::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:17:38::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:17:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-18.11:17:38::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-18.11:17:38::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-18.11:17:38::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-18.11:17:38::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-18.11:17:38::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-18.11:17:38::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:17:38::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:17:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-18.11:17:38::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-18.11:17:38::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-18.11:17:38::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-18.11:17:38::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-18.11:17:38::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-18.11:17:38::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:17:38::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:17:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-18.11:17:38::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-18.11:17:38::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-18.11:17:38::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-18.11:17:38::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-18.11:17:38::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-18.11:17:38::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:17:38::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:17:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-18.11:17:38::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-18.11:17:38::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-18.11:17:38::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-18.11:17:38::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-18.11:17:38::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-18.11:17:38::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:17:38::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:17:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-18.11:17:38::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-18.11:17:38::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-18.11:17:38::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-18.11:17:38::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-18.11:17:38::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-18.11:17:38::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:17:38::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:17:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-18.11:17:38::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-18.11:17:38::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-18.11:17:38::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-18.11:17:38::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-18.11:17:38::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-18.11:17:38::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:17:38::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:17:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-18.11:17:38::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-18.11:17:38::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-18.11:17:38::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-18.11:17:38::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-18.11:17:38::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-18.11:17:38::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:17:38::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:17:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-18.11:17:38::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-18.11:17:38::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-18.11:17:38::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-18.11:17:38::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-18.11:17:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-18.11:17:38::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-18.11:17:38::SCWMssOS::Commit changes completed.
TRACE::2024-11-18.11:17:38::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-11-18.11:17:38::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-11-18.11:17:38::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-18.11:17:38::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-18.11:17:38::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:17:38::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:17:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-18.11:17:38::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-18.11:17:38::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-18.11:17:38::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-18.11:17:38::SCWReader::No isolation master present  
LOG::2024-11-18.11:17:38::SCWPlatform::Started generating the artifacts platform 2_DDS_FFT_noise_ethernet_final_wrapper
TRACE::2024-11-18.11:17:38::SCWPlatform::Sanity checking of platform is completed
LOG::2024-11-18.11:17:38::SCWPlatform::Started generating the artifacts for system configuration 2_DDS_FFT_noise_ethernet_final_wrapper
LOG::2024-11-18.11:17:38::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-11-18.11:17:38::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-11-18.11:17:38::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-11-18.11:17:38::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2024-11-18.11:17:38::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-18.11:17:38::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-18.11:17:38::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:17:38::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:17:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-18.11:17:38::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-18.11:17:38::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-18.11:17:38::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-18.11:17:38::SCWBDomain::Completed writing the mss file at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2024-11-18.11:17:38::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-11-18.11:17:38::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-11-18.11:17:38::SCWBDomain::System Command Ran  D:&  cd  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl& make -C  zynq_fsbl_bsp & make 
TRACE::2024-11-18.11:17:38::SCWBDomain::make: Entering directory 'D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2024-11-18.11:17:38::SCWBDomain::make --no-print-directory seq_libs

TRACE::2024-11-18.11:17:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-11-18.11:17:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-11-18.11:17:38::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-11-18.11:17:38::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:17:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2024-11-18.11:17:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-11-18.11:17:38::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-11-18.11:17:38::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:17:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-11-18.11:17:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-18.11:17:39::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-18.11:17:39::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:17:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-11-18.11:17:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-18.11:17:39::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-18.11:17:39::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:17:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2024-11-18.11:17:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-18.11:17:39::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-18.11:17:39::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:17:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_17/src"

TRACE::2024-11-18.11:17:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_17/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-18.11:17:39::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-18.11:17:39::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:17:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_10/src"

TRACE::2024-11-18.11:17:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-18.11:17:39::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-18.11:17:39::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:17:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/myFFT_v1_0/src"

TRACE::2024-11-18.11:17:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/myFFT_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-18.11:17:39::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-18.11:17:39::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:17:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_10/src"

TRACE::2024-11-18.11:17:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-18.11:17:39::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-18.11:17:39::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:17:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_0/src"

TRACE::2024-11-18.11:17:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-18.11:17:40::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-18.11:17:40::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:17:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2024-11-18.11:17:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-11-18.11:17:40::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-11-18.11:17:40::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:17:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2024-11-18.11:17:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-18.11:17:40::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-18.11:17:40::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:17:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v8_0/src"

TRACE::2024-11-18.11:17:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-11-18.11:17:40::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-11-18.11:17:40::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:17:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2024-11-18.11:17:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-18.11:17:41::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-18.11:17:41::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:17:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2024-11-18.11:17:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-18.11:17:41::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-18.11:17:41::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:17:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_8/src"

TRACE::2024-11-18.11:17:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-18.11:17:41::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-18.11:17:41::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:17:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2024-11-18.11:17:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-18.11:17:42::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-18.11:17:42::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:17:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/myFFT_v1_0/src"

TRACE::2024-11-18.11:17:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/myFFT_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-11-18.11:17:42::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-11-18.11:17:42::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:17:43::SCWBDomain::"Compiling FFTip..."

TRACE::2024-11-18.11:17:46::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2024-11-18.11:17:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-18.11:17:46::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-18.11:17:46::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:17:46::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2024-11-18.11:17:46::SCWBDomain::make -j 6 --no-print-directory par_libs

TRACE::2024-11-18.11:17:46::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-11-18.11:17:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-11-18.11:17:46::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-11-18.11:17:46::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:17:46::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2024-11-18.11:17:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-11-18.11:17:46::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-11-18.11:17:46::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:17:46::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-11-18.11:17:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-18.11:17:46::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-18.11:17:46::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:17:46::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-11-18.11:17:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-18.11:17:46::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-18.11:17:46::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:17:46::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2024-11-18.11:17:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-18.11:17:46::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-18.11:17:46::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:17:46::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_17/src"

TRACE::2024-11-18.11:17:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_17/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-18.11:17:46::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-18.11:17:46::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:17:46::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_10/src"

TRACE::2024-11-18.11:17:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-18.11:17:46::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-18.11:17:46::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:17:46::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/myFFT_v1_0/src"

TRACE::2024-11-18.11:17:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/myFFT_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-18.11:17:46::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-18.11:17:46::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:17:46::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_10/src"

TRACE::2024-11-18.11:17:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-18.11:17:47::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-18.11:17:47::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:17:47::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_0/src"

TRACE::2024-11-18.11:17:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-18.11:17:47::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-18.11:17:47::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:17:47::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2024-11-18.11:17:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-11-18.11:17:47::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-11-18.11:17:47::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:17:47::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2024-11-18.11:17:47::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v8_0/src"

TRACE::2024-11-18.11:17:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-18.11:17:47::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-18.11:17:47::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:17:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-11-18.11:17:47::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-11-18.11:17:47::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:17:47::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2024-11-18.11:17:47::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2024-11-18.11:17:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-18.11:17:47::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-18.11:17:47::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:17:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-18.11:17:47::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-18.11:17:47::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:17:47::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_8/src"

TRACE::2024-11-18.11:17:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-18.11:17:47::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-18.11:17:47::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:17:47::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2024-11-18.11:17:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-18.11:17:47::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-18.11:17:47::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:17:48::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-11-18.11:17:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-11-18.11:17:48::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-11-18.11:17:48::SCWBDomain:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:17:48::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2024-11-18.11:17:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-11-18.11:17:48::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-11-18.11:17:48::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:17:48::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-11-18.11:17:48::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-11-18.11:17:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-11-18.11:17:48::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-11-18.11:17:48::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:17:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-18.11:17:48::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-18.11:17:48::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:17:48::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2024-11-18.11:17:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-11-18.11:17:48::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-11-18.11:17:48::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:17:48::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_17/src"

TRACE::2024-11-18.11:17:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_17/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-11-18.11:17:48::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-11-18.11:17:48::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:17:48::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_10/src"

TRACE::2024-11-18.11:17:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-11-18.11:17:48::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-11-18.11:17:48::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:17:48::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_10/src"

TRACE::2024-11-18.11:17:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-11-18.11:17:48::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-11-18.11:17:48::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:17:48::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_0/src"

TRACE::2024-11-18.11:17:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-18.11:17:48::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-18.11:17:48::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:17:48::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2024-11-18.11:17:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-18.11:17:48::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-18.11:17:48::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:17:48::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2024-11-18.11:17:48::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v8_0/src"

TRACE::2024-11-18.11:17:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-18.11:17:48::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-18.11:17:48::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:17:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-18.11:17:48::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-18.11:17:48::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:17:48::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2024-11-18.11:17:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-11-18.11:17:48::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-11-18.11:17:48::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:17:48::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2024-11-18.11:17:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-18.11:17:48::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-18.11:17:48::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:17:48::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_8/src"

TRACE::2024-11-18.11:17:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-18.11:17:48::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-18.11:17:48::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:17:49::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2024-11-18.11:17:49::SCWBDomain::make --no-print-directory archive

TRACE::2024-11-18.11:17:49::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2024-11-18.11:17:49::SCWBDomain::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa
TRACE::2024-11-18.11:17:49::SCWBDomain::9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2024-11-18.11:17:49::SCWBDomain::fstat.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/kill.o ps7_corte
TRACE::2024-11-18.11:17:49::SCWBDomain::xa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/putnum.o
TRACE::2024-11-18.11:17:49::SCWBDomain:: ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/tr
TRACE::2024-11-18.11:17:49::SCWBDomain::anslation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/write
TRACE::2024-11-18.11:17:49::SCWBDomain::.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xadcps_selftes
TRACE::2024-11-18.11:17:49::SCWBDomain::t.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xdev
TRACE::2024-11-18.11:17:49::SCWBDomain::cfg_g.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/
TRACE::2024-11-18.11:17:49::SCWBDomain::lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib
TRACE::2024-11-18.11:17:49::SCWBDomain::/xdmaps_selftest.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_corte
TRACE::2024-11-18.11:17:49::SCWBDomain::xa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/xemacps_intr.o ps
TRACE::2024-11-18.11:17:49::SCWBDomain::7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xgpiops_hw.o ps
TRACE::2024-11-18.11:17:49::SCWBDomain::7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_cortexa9_0/lib/xil
TRACE::2024-11-18.11:17:49::SCWBDomain::-crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil
TRACE::2024-11-18.11:17:49::SCWBDomain::_exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0
TRACE::2024-11-18.11:17:49::SCWBDomain::/lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xil_spinlock.o ps
TRACE::2024-11-18.11:17:49::SCWBDomain::7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_util.o
TRACE::2024-11-18.11:17:49::SCWBDomain:: ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib
TRACE::2024-11-18.11:17:49::SCWBDomain::/xpm_counter.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/x
TRACE::2024-11-18.11:17:49::SCWBDomain::qspips_options.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xscugic.o ps7_cort
TRACE::2024-11-18.11:17:49::SCWBDomain::exa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o 
TRACE::2024-11-18.11:17:49::SCWBDomain::ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer
TRACE::2024-11-18.11:17:49::SCWBDomain::_selftest.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib
TRACE::2024-11-18.11:17:49::SCWBDomain::/xscuwdt_selftest.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0
TRACE::2024-11-18.11:17:49::SCWBDomain::/lib/xuartps_g.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cor
TRACE::2024-11-18.11:17:49::SCWBDomain::texa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_sinit.o

TRACE::2024-11-18.11:17:50::SCWBDomain::'Finished building libraries'

TRACE::2024-11-18.11:17:50::SCWBDomain::make: Leaving directory 'D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2024-11-18.11:17:50::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf fsbl_handoff.o fsbl_hooks.o image_mover.o main.o md5.o nand.o nor.o pcap.o ps7_init.o qspi.o rsa.
TRACE::2024-11-18.11:17:50::SCWBDomain::o sd.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id
TRACE::2024-11-18.11:17:50::SCWBDomain::=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-
TRACE::2024-11-18.11:17:50::SCWBDomain::group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                  -Wl,--gc-sections -Lzynq_fsbl_bsp/ps
TRACE::2024-11-18.11:17:50::SCWBDomain::7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2024-11-18.11:17:51::SCWSystem::Checking the domain freertos10_xilinx_ps7_cortexa9_0
LOG::2024-11-18.11:17:51::SCWSystem::Not a boot domain 
LOG::2024-11-18.11:17:51::SCWSystem::Started Processing the domain freertos10_xilinx_ps7_cortexa9_0
TRACE::2024-11-18.11:17:51::SCWDomain::Generating domain artifcats
TRACE::2024-11-18.11:17:51::SCWMssOS::Generating standalone artifcats
TRACE::2024-11-18.11:17:51::SCWMssOS::Copying the qemu file from  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/resources/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt To D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/export/2_DDS_FFT_noise_ethernet_final_wrapper/sw/2_DDS_FFT_noise_ethernet_final_wrapper/qemu/
TRACE::2024-11-18.11:17:51::SCWMssOS::Copying the qemu file from  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/resources/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt To D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/export/2_DDS_FFT_noise_ethernet_final_wrapper/sw/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu/
TRACE::2024-11-18.11:17:51::SCWMssOS:: Copying the user libraries. 
TRACE::2024-11-18.11:17:51::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:51::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:51::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:51::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-18.11:17:51::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:17:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-18.11:17:51::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:17:51::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:17:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-18.11:17:51::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-18.11:17:51::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-18.11:17:51::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-18.11:17:51::SCWMssOS::Completed writing the mss file at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp
TRACE::2024-11-18.11:17:51::SCWMssOS::Mss edits present, copying mssfile into export location D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-18.11:17:51::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-11-18.11:17:51::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-11-18.11:17:51::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_ps7_cortexa9_0
TRACE::2024-11-18.11:17:51::SCWMssOS::doing bsp build ... 
TRACE::2024-11-18.11:17:51::SCWMssOS::System Command Ran  D: & cd  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp & make 
TRACE::2024-11-18.11:17:51::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-11-18.11:17:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-11-18.11:17:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-11-18.11:17:51::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-11-18.11:17:51::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:17:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2024-11-18.11:17:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-11-18.11:17:52::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-11-18.11:17:52::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:17:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-11-18.11:17:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-18.11:17:52::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-18.11:17:52::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:17:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-11-18.11:17:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-18.11:17:52::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-18.11:17:52::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:17:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2024-11-18.11:17:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-18.11:17:52::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-18.11:17:52::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:17:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_17/src"

TRACE::2024-11-18.11:17:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_17/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-18.11:17:52::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-18.11:17:52::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:17:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_12/src"

TRACE::2024-11-18.11:17:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-n
TRACE::2024-11-18.11:17:52::SCWMssOS::one-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-ab
TRACE::2024-11-18.11:17:52::SCWMssOS::i=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:17:53::SCWMssOS::"includes"

TRACE::2024-11-18.11:17:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_10/src"

TRACE::2024-11-18.11:17:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-18.11:17:53::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-18.11:17:53::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:17:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/lwip211_v1_8/src"

TRACE::2024-11-18.11:17:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-18.11:17:54::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-18.11:17:54::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:18:02::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/myFFT_v1_0/src"

TRACE::2024-11-18.11:18:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/myFFT_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-18.11:18:02::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-18.11:18:02::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:18:02::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_10/src"

TRACE::2024-11-18.11:18:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-18.11:18:02::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-18.11:18:02::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:18:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_0/src"

TRACE::2024-11-18.11:18:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-18.11:18:03::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-18.11:18:03::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:18:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2024-11-18.11:18:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-11-18.11:18:03::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-11-18.11:18:03::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:18:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2024-11-18.11:18:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-18.11:18:03::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-18.11:18:03::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:18:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2024-11-18.11:18:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-18.11:18:04::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-18.11:18:04::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:18:04::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2024-11-18.11:18:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-18.11:18:04::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-18.11:18:04::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:18:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/lwip211_v1_8/src"

TRACE::2024-11-18.11:18:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-11-18.11:18:04::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-11-18.11:18:04::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:18:05::SCWMssOS::"Compiling lwip src and adapter files"

TRACE::2024-11-18.11:18:06::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/myFFT_v1_0/src"

TRACE::2024-11-18.11:18:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/myFFT_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-11-18.11:18:06::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-11-18.11:18:06::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:18:06::SCWMssOS::"Compiling FFTip..."

TRACE::2024-11-18.11:18:07::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-11-18.11:18:07::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2024-11-18.11:18:07::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-11-18.11:18:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-11-18.11:18:07::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-11-18.11:18:07::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:18:07::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2024-11-18.11:18:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-11-18.11:18:07::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-11-18.11:18:07::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:18:07::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-11-18.11:18:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-18.11:18:07::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-18.11:18:07::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:18:07::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-11-18.11:18:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-18.11:18:07::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-18.11:18:07::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:18:07::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2024-11-18.11:18:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-18.11:18:07::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-18.11:18:07::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:18:07::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_17/src"

TRACE::2024-11-18.11:18:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_17/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-18.11:18:07::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-18.11:18:07::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:18:07::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_12/src"

TRACE::2024-11-18.11:18:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-n
TRACE::2024-11-18.11:18:07::SCWMssOS::one-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-ab
TRACE::2024-11-18.11:18:07::SCWMssOS::i=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:18:07::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_10/src"

TRACE::2024-11-18.11:18:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-18.11:18:07::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-18.11:18:07::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:18:07::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/lwip211_v1_8/src"

TRACE::2024-11-18.11:18:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-18.11:18:07::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-18.11:18:07::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:18:08::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/myFFT_v1_0/src"

TRACE::2024-11-18.11:18:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/myFFT_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-18.11:18:08::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-18.11:18:08::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:18:08::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_10/src"

TRACE::2024-11-18.11:18:08::SCWMssOS::"includes"

TRACE::2024-11-18.11:18:08::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_0/src"

TRACE::2024-11-18.11:18:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-18.11:18:08::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-18.11:18:08::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:18:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-18.11:18:08::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-18.11:18:08::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:18:08::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2024-11-18.11:18:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-11-18.11:18:08::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-11-18.11:18:08::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:18:08::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2024-11-18.11:18:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-18.11:18:08::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-18.11:18:08::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:18:08::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2024-11-18.11:18:08::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2024-11-18.11:18:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-18.11:18:08::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-18.11:18:08::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:18:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-18.11:18:08::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-18.11:18:08::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:18:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-11-18.11:18:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-11-18.11:18:09::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-11-18.11:18:09::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:18:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2024-11-18.11:18:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-11-18.11:18:09::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-11-18.11:18:09::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:18:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-11-18.11:18:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-11-18.11:18:09::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-11-18.11:18:09::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:18:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-11-18.11:18:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-18.11:18:09::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-18.11:18:09::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:18:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2024-11-18.11:18:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-11-18.11:18:09::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-11-18.11:18:09::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:18:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_17/src"

TRACE::2024-11-18.11:18:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_17/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-11-18.11:18:09::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-11-18.11:18:09::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:18:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_12/src"

TRACE::2024-11-18.11:18:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-11-18.11:18:09::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-11-18.11:18:09::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:18:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_10/src"

TRACE::2024-11-18.11:18:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_10/src"

TRACE::2024-11-18.11:18:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-11-18.11:18:09::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-11-18.11:18:09::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:18:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-11-18.11:18:09::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-11-18.11:18:09::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:18:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_0/src"

TRACE::2024-11-18.11:18:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2024-11-18.11:18:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2024-11-18.11:18:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-18.11:18:10::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-18.11:18:10::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:18:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-18.11:18:10::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-18.11:18:10::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:18:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-18.11:18:10::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-18.11:18:10::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:18:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2024-11-18.11:18:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-11-18.11:18:10::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-11-18.11:18:10::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:18:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2024-11-18.11:18:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-18.11:18:10::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-18.11:18:10::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-18.11:18:10::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-11-18.11:18:10::SCWMssOS::make --no-print-directory archive

TRACE::2024-11-18.11:18:11::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2024-11-18.11:18:11::SCWMssOS::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/cpputest_time.o ps7_corte
TRACE::2024-11-18.11:18:11::SCWMssOS::xa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/getpid
TRACE::2024-11-18.11:18:11::SCWMssOS::.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/
TRACE::2024-11-18.11:18:11::SCWMssOS::lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/read.o ps7_co
TRACE::2024-11-18.11:18:11::SCWMssOS::rtexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/
TRACE::2024-11-18.11:18:11::SCWMssOS::lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xadcps.o ps
TRACE::2024-11-18.11:18:11::SCWMssOS::7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sin
TRACE::2024-11-18.11:18:11::SCWMssOS::it.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xdevcf
TRACE::2024-11-18.11:18:11::SCWMssOS::g_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_
TRACE::2024-11-18.11:18:11::SCWMssOS::0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0
TRACE::2024-11-18.11:18:11::SCWMssOS::/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/xemacps_control.o ps7_c
TRACE::2024-11-18.11:18:11::SCWMssOS::ortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xemacps_sinit.o 
TRACE::2024-11-18.11:18:11::SCWMssOS::ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xgpiops_intr.o p
TRACE::2024-11-18.11:18:11::SCWMssOS::s7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_as
TRACE::2024-11-18.11:18:11::SCWMssOS::sert.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/x
TRACE::2024-11-18.11:18:11::SCWMssOS::il_mem.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/
TRACE::2024-11-18.11:18:11::SCWMssOS::lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o 
TRACE::2024-11-18.11:18:11::SCWMssOS::ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wr
TRACE::2024-11-18.11:18:11::SCWMssOS::ap.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib
TRACE::2024-11-18.11:18:11::SCWMssOS::/xqspips.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/l
TRACE::2024-11-18.11:18:11::SCWMssOS::ib/xqspips_selftest.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortex
TRACE::2024-11-18.11:18:11::SCWMssOS::a9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xscugic_sinit.
TRACE::2024-11-18.11:18:11::SCWMssOS::o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/xs
TRACE::2024-11-18.11:18:11::SCWMssOS::cutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_
TRACE::2024-11-18.11:18:11::SCWMssOS::0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/l
TRACE::2024-11-18.11:18:11::SCWMssOS::ib/xuartps_hw.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_selftest.o ps
TRACE::2024-11-18.11:18:11::SCWMssOS::7_cortexa9_0/lib/xuartps_sinit.o

TRACE::2024-11-18.11:18:12::SCWMssOS::'Finished building libraries'

TRACE::2024-11-18.11:18:13::SCWMssOS::Copying to export directory.
TRACE::2024-11-18.11:18:14::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-11-18.11:18:14::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-11-18.11:18:14::SCWSystem::Completed Processing the domain freertos10_xilinx_ps7_cortexa9_0
LOG::2024-11-18.11:18:14::SCWSystem::Completed Processing the sysconfig 2_DDS_FFT_noise_ethernet_final_wrapper
LOG::2024-11-18.11:18:14::SCWPlatform::Completed generating the artifacts for system configuration 2_DDS_FFT_noise_ethernet_final_wrapper
TRACE::2024-11-18.11:18:14::SCWPlatform::Started preparing the platform 
TRACE::2024-11-18.11:18:14::SCWSystem::Writing the bif file for system config 2_DDS_FFT_noise_ethernet_final_wrapper
TRACE::2024-11-18.11:18:14::SCWSystem::dir created 
TRACE::2024-11-18.11:18:14::SCWSystem::Writing the bif 
TRACE::2024-11-18.11:18:14::SCWPlatform::Started writing the spfm file 
TRACE::2024-11-18.11:18:14::SCWPlatform::Started writing the xpfm file 
TRACE::2024-11-18.11:18:14::SCWPlatform::Completed generating the platform
TRACE::2024-11-18.11:18:14::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-18.11:18:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-18.11:18:14::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-18.11:18:14::SCWMssOS::Commit changes completed.
TRACE::2024-11-18.11:18:14::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-18.11:18:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-18.11:18:14::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-18.11:18:14::SCWMssOS::Commit changes completed.
TRACE::2024-11-18.11:18:14::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:18:14::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:18:14::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:18:14::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-18.11:18:14::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:18:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-18.11:18:14::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:18:14::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:18:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-18.11:18:14::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-18.11:18:14::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-18.11:18:14::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-18.11:18:14::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:18:14::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:18:14::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:18:14::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-18.11:18:14::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:18:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-18.11:18:14::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:18:14::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:18:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-18.11:18:14::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-18.11:18:14::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-18.11:18:14::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-18.11:18:14::SCWWriter::formatted JSON is {
	"platformName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"platHandOff":	"D:/Vivado/_DATN/FFT/FFT_final/DDS_FFT_noise_ethernet_final_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"systems":	[{
			"systemName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"systemDesc":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"sysActiveDom":	"freertos10_xilinx_ps7_cortexa9_0",
			"sysDefaultDom":	"freertos10_xilinx_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"93a24ad07889577044fa3b70be9e67b2",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.8", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDispName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDesc":	"freertos10_xilinx_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"<platformDir>/resources/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.12",
					"mssFile":	"",
					"md5Digest":	"41aa9a86ec129a732efb10f4e5f38b62",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.8"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"262140",
							"libOptionNames":	["total_heap_size"]
						},
						"lwip211":	{
							"api_mode":	"SOCKET_API",
							"default_tcp_recvmbox_size":	"4096",
							"lwip_tcpip_core_locking_input":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"memp_n_tcp_seg":	"1024",
							"memp_num_netbuf":	"4096",
							"n_rx_descriptors":	"512",
							"n_tx_descriptors":	"512",
							"pbuf_pool_size":	"16384",
							"tcp_snd_buf":	"65535",
							"tcp_wnd":	"65535",
							"tcpip_mbox_size":	"4096",
							"libOptionNames":	["api_mode", "default_tcp_recvmbox_size", "lwip_tcpip_core_locking_input", "mem_size", "memp_n_pbuf", "memp_n_tcp_seg", "memp_num_netbuf", "n_rx_descriptors", "n_tx_descriptors", "pbuf_pool_size", "tcp_snd_buf", "tcp_wnd", "tcpip_mbox_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx", "lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-11-18.11:18:14::SCWPlatform::updated the xpfm file.
TRACE::2024-11-18.11:18:16::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:18:16::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:18:16::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:18:16::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-18.11:18:16::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-18.11:18:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-18.11:18:16::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:18:16::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-18.11:18:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-18.11:18:16::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-18.11:18:16::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-18.11:18:16::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-23.16:39:50::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:50::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:50::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:50::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-23.16:39:50::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-23.16:39:50::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-11-23.16:39:58::SCWPlatform::Opened new HwDB with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:39:58::SCWReader::Active system found as  2_DDS_FFT_noise_ethernet_final_wrapper
TRACE::2024-11-23.16:39:58::SCWReader::Handling sysconfig 2_DDS_FFT_noise_ethernet_final_wrapper
TRACE::2024-11-23.16:39:58::SCWDomain::checking for install qemu data   : 
TRACE::2024-11-23.16:39:58::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-11-23.16:39:58::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-11-23.16:39:58::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-23.16:39:58::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-23.16:39:58::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:39:58::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:39:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-23.16:39:58::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-23.16:39:58::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-23.16:39:58::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:39:58::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:39:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-23.16:39:58::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-23.16:39:58::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-23.16:39:58::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:39:58::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:39:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-23.16:39:58::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-11-23.16:39:58::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-23.16:39:58::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-23.16:39:58::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:39:58::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:39:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-23.16:39:58::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-23.16:39:58::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-11-23.16:39:58::SCWMssOS::No sw design opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-23.16:39:58::SCWMssOS::mss exists loading the mss file  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-23.16:39:58::SCWMssOS::Opened the sw design from mss  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-23.16:39:58::SCWMssOS::Adding the swdes entry D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-11-23.16:39:58::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-23.16:39:58::SCWMssOS::Opened the sw design.  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-23.16:39:58::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-23.16:39:58::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-23.16:39:58::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:39:58::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:39:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-23.16:39:58::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-23.16:39:58::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-23.16:39:58::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-23.16:39:58::SCWMssOS:: library already available in sw design:  xilffs:4.8
TRACE::2024-11-23.16:39:58::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-23.16:39:58::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-23.16:39:58::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:39:58::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:39:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-23.16:39:58::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-23.16:39:58::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-23.16:39:58::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-23.16:39:58::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-11-23.16:39:58::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-23.16:39:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-23.16:39:58::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-23.16:39:58::SCWMssOS::Commit changes completed.
TRACE::2024-11-23.16:39:58::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-11-23.16:39:58::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-11-23.16:39:58::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-23.16:39:58::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-23.16:39:58::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:39:58::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:39:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-23.16:39:58::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-23.16:39:58::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-23.16:39:58::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-23.16:39:58::SCWReader::No isolation master present  
TRACE::2024-11-23.16:39:58::SCWDomain::checking for install qemu data   : 
TRACE::2024-11-23.16:39:58::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-11-23.16:39:58::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-11-23.16:39:58::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-23.16:39:58::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-23.16:39:58::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:39:58::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:39:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-23.16:39:58::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-23.16:39:58::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-23.16:39:58::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:39:58::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:39:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-23.16:39:58::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-23.16:39:58::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-23.16:39:58::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:39:58::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:39:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-23.16:39:58::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-23.16:39:58::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-23.16:39:58::SCWMssOS::No sw design opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-23.16:39:58::SCWMssOS::mss exists loading the mss file  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-23.16:39:58::SCWMssOS::Opened the sw design from mss  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-23.16:39:58::SCWMssOS::Adding the swdes entry D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-11-23.16:39:58::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-23.16:39:58::SCWMssOS::Opened the sw design.  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-23.16:39:58::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-23.16:39:58::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-23.16:39:58::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:39:58::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:39:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-23.16:39:58::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-23.16:39:58::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-23.16:39:58::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-23.16:39:58::SCWMssOS:: library already available in sw design:  lwip211:1.8
TRACE::2024-11-23.16:39:58::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-23.16:39:58::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-23.16:39:58::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:39:58::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:39:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-23.16:39:58::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-23.16:39:58::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-23.16:39:58::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-23.16:39:58::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-23.16:39:58::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-23.16:39:58::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:39:58::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:39:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-23.16:39:58::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-23.16:39:58::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-23.16:39:58::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-23.16:39:58::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-23.16:39:58::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-23.16:39:58::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:39:58::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:39:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-23.16:39:58::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-23.16:39:58::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-23.16:39:58::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-23.16:39:58::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-23.16:39:58::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-23.16:39:58::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:39:58::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:39:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-23.16:39:58::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-23.16:39:58::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-23.16:39:58::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-23.16:39:58::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-23.16:39:58::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-23.16:39:58::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:39:58::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:39:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-23.16:39:58::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-23.16:39:58::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-23.16:39:58::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-23.16:39:58::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-23.16:39:58::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-23.16:39:58::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:39:58::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:39:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-23.16:39:58::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-23.16:39:58::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-23.16:39:58::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-23.16:39:58::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-23.16:39:58::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-23.16:39:58::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:39:58::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:39:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-23.16:39:58::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-23.16:39:58::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-23.16:39:58::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-23.16:39:58::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-23.16:39:58::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-23.16:39:58::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:39:58::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:39:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-23.16:39:58::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-23.16:39:58::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-23.16:39:58::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-23.16:39:58::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-23.16:39:58::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-23.16:39:58::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:39:58::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:39:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-23.16:39:58::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-23.16:39:58::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-23.16:39:58::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-23.16:39:58::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-23.16:39:58::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-23.16:39:58::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:39:58::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:39:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-23.16:39:58::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-23.16:39:58::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-23.16:39:58::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-23.16:39:58::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-23.16:39:58::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-23.16:39:58::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:39:58::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:39:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-23.16:39:58::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-23.16:39:58::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-23.16:39:58::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-23.16:39:58::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-23.16:39:58::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-23.16:39:58::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:39:58::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:39:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-23.16:39:58::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-23.16:39:58::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-23.16:39:58::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-23.16:39:58::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-23.16:39:58::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-23.16:39:58::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:39:58::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:39:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-23.16:39:58::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-23.16:39:58::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-23.16:39:58::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-23.16:39:58::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-23.16:39:58::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-23.16:39:58::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:39:58::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:39:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-23.16:39:58::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-23.16:39:58::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-23.16:39:58::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-23.16:39:58::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-23.16:39:58::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-23.16:39:58::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:39:58::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:39:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-23.16:39:58::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-23.16:39:58::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-23.16:39:58::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-23.16:39:58::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-23.16:39:58::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-23.16:39:58::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:39:58::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:39:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-23.16:39:58::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-23.16:39:58::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-23.16:39:58::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-23.16:39:58::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-23.16:39:58::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-23.16:39:58::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:39:58::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:39:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-23.16:39:58::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-23.16:39:58::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-23.16:39:58::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-23.16:39:58::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-23.16:39:58::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-23.16:39:58::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:39:58::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:39:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-23.16:39:58::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-23.16:39:58::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-23.16:39:58::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-23.16:39:58::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-23.16:39:58::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-23.16:39:58::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:39:58::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:39:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-23.16:39:58::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-23.16:39:58::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-23.16:39:58::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-23.16:39:58::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-23.16:39:58::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-23.16:39:58::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:39:58::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:39:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-23.16:39:58::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-23.16:39:58::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-23.16:39:58::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-23.16:39:58::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-23.16:39:58::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-23.16:39:58::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:39:58::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:39:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-23.16:39:58::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-23.16:39:58::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-23.16:39:58::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-23.16:39:58::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-23.16:39:58::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-23.16:39:58::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:39:58::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:39:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-23.16:39:58::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-23.16:39:58::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-23.16:39:58::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-23.16:39:58::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-23.16:39:58::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-23.16:39:58::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:39:58::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:39:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-23.16:39:58::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-23.16:39:58::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-23.16:39:58::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-23.16:39:58::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-23.16:39:58::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-23.16:39:58::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:39:58::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:39:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-23.16:39:58::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-23.16:39:58::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-23.16:39:58::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-23.16:39:58::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-23.16:39:58::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-23.16:39:58::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:39:58::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:39:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-23.16:39:58::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-23.16:39:58::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-23.16:39:58::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-23.16:39:58::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-23.16:39:58::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-23.16:39:58::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:39:58::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:39:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-23.16:39:58::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-23.16:39:58::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-23.16:39:58::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-23.16:39:58::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-23.16:39:58::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-23.16:39:58::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:39:58::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:39:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-23.16:39:58::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-23.16:39:58::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-23.16:39:58::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-23.16:39:58::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-23.16:39:58::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-23.16:39:58::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:39:58::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:39:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-23.16:39:58::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-23.16:39:58::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-23.16:39:58::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-23.16:39:58::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-23.16:39:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-23.16:39:58::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-23.16:39:58::SCWMssOS::Commit changes completed.
TRACE::2024-11-23.16:39:58::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-11-23.16:39:58::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-11-23.16:39:58::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-23.16:39:58::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-23.16:39:58::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:39:58::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:39:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-23.16:39:58::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-23.16:39:58::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-23.16:39:58::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-23.16:39:58::SCWReader::No isolation master present  
LOG::2024-11-23.16:39:58::SCWPlatform::Started generating the artifacts platform 2_DDS_FFT_noise_ethernet_final_wrapper
TRACE::2024-11-23.16:39:58::SCWPlatform::Sanity checking of platform is completed
LOG::2024-11-23.16:39:58::SCWPlatform::Started generating the artifacts for system configuration 2_DDS_FFT_noise_ethernet_final_wrapper
LOG::2024-11-23.16:39:58::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-11-23.16:39:58::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-11-23.16:39:58::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-11-23.16:39:58::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2024-11-23.16:39:58::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-23.16:39:58::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:39:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-23.16:39:58::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:39:58::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:39:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-23.16:39:58::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-23.16:39:58::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-23.16:39:58::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-23.16:39:58::SCWBDomain::Completed writing the mss file at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2024-11-23.16:39:58::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-11-23.16:39:58::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-11-23.16:39:58::SCWBDomain::System Command Ran  D:&  cd  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl& make -C  zynq_fsbl_bsp & make 
TRACE::2024-11-23.16:39:59::SCWBDomain::make: Entering directory 'D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2024-11-23.16:39:59::SCWBDomain::make --no-print-directory seq_libs

TRACE::2024-11-23.16:39:59::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-11-23.16:39:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-11-23.16:39:59::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-11-23.16:39:59::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:39:59::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2024-11-23.16:39:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-11-23.16:39:59::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-11-23.16:39:59::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:39:59::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-11-23.16:39:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-23.16:39:59::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-23.16:39:59::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:39:59::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-11-23.16:39:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-23.16:39:59::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-23.16:39:59::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:39:59::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2024-11-23.16:39:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-23.16:39:59::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-23.16:39:59::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:39:59::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_17/src"

TRACE::2024-11-23.16:39:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_17/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-23.16:39:59::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-23.16:39:59::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:00::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_10/src"

TRACE::2024-11-23.16:40:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-23.16:40:00::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-23.16:40:00::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:00::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/myFFT_v1_0/src"

TRACE::2024-11-23.16:40:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/myFFT_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-23.16:40:00::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-23.16:40:00::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:00::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_10/src"

TRACE::2024-11-23.16:40:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-23.16:40:00::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-23.16:40:00::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:00::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_0/src"

TRACE::2024-11-23.16:40:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-23.16:40:00::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-23.16:40:00::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2024-11-23.16:40:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-11-23.16:40:01::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-11-23.16:40:01::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2024-11-23.16:40:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-23.16:40:01::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-23.16:40:01::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v8_0/src"

TRACE::2024-11-23.16:40:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-11-23.16:40:01::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-11-23.16:40:01::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:02::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2024-11-23.16:40:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-23.16:40:02::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-23.16:40:02::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:02::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2024-11-23.16:40:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-23.16:40:02::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-23.16:40:02::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:02::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_8/src"

TRACE::2024-11-23.16:40:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-23.16:40:02::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-23.16:40:02::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:02::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2024-11-23.16:40:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-23.16:40:02::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-23.16:40:02::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:02::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/myFFT_v1_0/src"

TRACE::2024-11-23.16:40:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/myFFT_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-11-23.16:40:02::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-11-23.16:40:02::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:02::SCWBDomain::"Compiling FFTip..."

TRACE::2024-11-23.16:40:05::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2024-11-23.16:40:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-23.16:40:05::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-23.16:40:05::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:05::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2024-11-23.16:40:05::SCWBDomain::make -j 6 --no-print-directory par_libs

TRACE::2024-11-23.16:40:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-11-23.16:40:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-11-23.16:40:05::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-11-23.16:40:05::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2024-11-23.16:40:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-11-23.16:40:05::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-11-23.16:40:05::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-11-23.16:40:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-23.16:40:05::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-23.16:40:05::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-11-23.16:40:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-23.16:40:05::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-23.16:40:05::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2024-11-23.16:40:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-23.16:40:05::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-23.16:40:05::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_17/src"

TRACE::2024-11-23.16:40:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_17/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-23.16:40:05::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-23.16:40:05::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_10/src"

TRACE::2024-11-23.16:40:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-23.16:40:05::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-23.16:40:05::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/myFFT_v1_0/src"

TRACE::2024-11-23.16:40:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_10/src"

TRACE::2024-11-23.16:40:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/myFFT_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-23.16:40:05::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-23.16:40:05::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-23.16:40:05::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-23.16:40:05::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_0/src"

TRACE::2024-11-23.16:40:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-23.16:40:05::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-23.16:40:05::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2024-11-23.16:40:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-11-23.16:40:05::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-11-23.16:40:05::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2024-11-23.16:40:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-23.16:40:05::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-23.16:40:05::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v8_0/src"

TRACE::2024-11-23.16:40:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-11-23.16:40:06::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-11-23.16:40:06::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2024-11-23.16:40:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-23.16:40:06::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-23.16:40:06::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2024-11-23.16:40:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-23.16:40:06::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-23.16:40:06::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_8/src"

TRACE::2024-11-23.16:40:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-23.16:40:06::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-23.16:40:06::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2024-11-23.16:40:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-23.16:40:06::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-23.16:40:06::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:06::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-11-23.16:40:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-11-23.16:40:06::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-11-23.16:40:06::SCWBDomain:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:06::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2024-11-23.16:40:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-11-23.16:40:06::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-11-23.16:40:06::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:06::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-11-23.16:40:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-11-23.16:40:06::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-11-23.16:40:06::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:06::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-11-23.16:40:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-23.16:40:06::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-23.16:40:06::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:06::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2024-11-23.16:40:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-11-23.16:40:06::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-11-23.16:40:06::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:06::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_17/src"

TRACE::2024-11-23.16:40:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_17/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-11-23.16:40:06::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-11-23.16:40:06::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:06::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_10/src"

TRACE::2024-11-23.16:40:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-11-23.16:40:06::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-11-23.16:40:06::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:06::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_10/src"

TRACE::2024-11-23.16:40:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-11-23.16:40:07::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-11-23.16:40:07::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:07::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_0/src"

TRACE::2024-11-23.16:40:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-23.16:40:07::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-23.16:40:07::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:07::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2024-11-23.16:40:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-23.16:40:07::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-23.16:40:07::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:07::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2024-11-23.16:40:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-23.16:40:07::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-23.16:40:07::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:07::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v8_0/src"

TRACE::2024-11-23.16:40:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-23.16:40:07::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-23.16:40:07::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:07::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2024-11-23.16:40:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-11-23.16:40:07::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-11-23.16:40:07::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:07::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2024-11-23.16:40:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-23.16:40:07::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-23.16:40:07::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:07::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_8/src"

TRACE::2024-11-23.16:40:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-23.16:40:07::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-23.16:40:07::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:07::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2024-11-23.16:40:07::SCWBDomain::make --no-print-directory archive

TRACE::2024-11-23.16:40:07::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2024-11-23.16:40:07::SCWBDomain::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa
TRACE::2024-11-23.16:40:07::SCWBDomain::9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2024-11-23.16:40:07::SCWBDomain::fstat.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/kill.o ps7_corte
TRACE::2024-11-23.16:40:07::SCWBDomain::xa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/putnum.o
TRACE::2024-11-23.16:40:07::SCWBDomain:: ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/tr
TRACE::2024-11-23.16:40:07::SCWBDomain::anslation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/write
TRACE::2024-11-23.16:40:07::SCWBDomain::.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xadcps_selftes
TRACE::2024-11-23.16:40:07::SCWBDomain::t.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xdev
TRACE::2024-11-23.16:40:07::SCWBDomain::cfg_g.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/
TRACE::2024-11-23.16:40:07::SCWBDomain::lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib
TRACE::2024-11-23.16:40:07::SCWBDomain::/xdmaps_selftest.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_corte
TRACE::2024-11-23.16:40:07::SCWBDomain::xa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/xemacps_intr.o ps
TRACE::2024-11-23.16:40:07::SCWBDomain::7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xgpiops_hw.o ps
TRACE::2024-11-23.16:40:07::SCWBDomain::7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_cortexa9_0/lib/xil
TRACE::2024-11-23.16:40:07::SCWBDomain::-crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil
TRACE::2024-11-23.16:40:07::SCWBDomain::_exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0
TRACE::2024-11-23.16:40:07::SCWBDomain::/lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xil_spinlock.o ps
TRACE::2024-11-23.16:40:07::SCWBDomain::7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_util.o
TRACE::2024-11-23.16:40:07::SCWBDomain:: ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib
TRACE::2024-11-23.16:40:07::SCWBDomain::/xpm_counter.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/x
TRACE::2024-11-23.16:40:07::SCWBDomain::qspips_options.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xscugic.o ps7_cort
TRACE::2024-11-23.16:40:07::SCWBDomain::exa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o 
TRACE::2024-11-23.16:40:07::SCWBDomain::ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer
TRACE::2024-11-23.16:40:07::SCWBDomain::_selftest.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib
TRACE::2024-11-23.16:40:07::SCWBDomain::/xscuwdt_selftest.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0
TRACE::2024-11-23.16:40:07::SCWBDomain::/lib/xuartps_g.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cor
TRACE::2024-11-23.16:40:07::SCWBDomain::texa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_sinit.o

TRACE::2024-11-23.16:40:08::SCWBDomain::'Finished building libraries'

TRACE::2024-11-23.16:40:08::SCWBDomain::make: Leaving directory 'D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2024-11-23.16:40:09::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf fsbl_handoff.o fsbl_hooks.o image_mover.o main.o md5.o nand.o nor.o pcap.o ps7_init.o qspi.o rsa.
TRACE::2024-11-23.16:40:09::SCWBDomain::o sd.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id
TRACE::2024-11-23.16:40:09::SCWBDomain::=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-
TRACE::2024-11-23.16:40:09::SCWBDomain::group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                  -Wl,--gc-sections -Lzynq_fsbl_bsp/ps
TRACE::2024-11-23.16:40:09::SCWBDomain::7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2024-11-23.16:40:09::SCWSystem::Checking the domain freertos10_xilinx_ps7_cortexa9_0
LOG::2024-11-23.16:40:09::SCWSystem::Not a boot domain 
LOG::2024-11-23.16:40:09::SCWSystem::Started Processing the domain freertos10_xilinx_ps7_cortexa9_0
TRACE::2024-11-23.16:40:09::SCWDomain::Generating domain artifcats
TRACE::2024-11-23.16:40:09::SCWMssOS::Generating standalone artifcats
TRACE::2024-11-23.16:40:09::SCWMssOS::Copying the qemu file from  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/resources/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt To D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/export/2_DDS_FFT_noise_ethernet_final_wrapper/sw/2_DDS_FFT_noise_ethernet_final_wrapper/qemu/
TRACE::2024-11-23.16:40:09::SCWMssOS::Copying the qemu file from  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/resources/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt To D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/export/2_DDS_FFT_noise_ethernet_final_wrapper/sw/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu/
TRACE::2024-11-23.16:40:09::SCWMssOS:: Copying the user libraries. 
TRACE::2024-11-23.16:40:09::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:40:09::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:40:09::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:40:09::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-23.16:40:09::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:40:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-23.16:40:09::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:40:09::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:40:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-23.16:40:09::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-23.16:40:09::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-23.16:40:09::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-23.16:40:09::SCWMssOS::Completed writing the mss file at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp
TRACE::2024-11-23.16:40:09::SCWMssOS::Mss edits present, copying mssfile into export location D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-23.16:40:09::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-11-23.16:40:09::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-11-23.16:40:09::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_ps7_cortexa9_0
TRACE::2024-11-23.16:40:09::SCWMssOS::doing bsp build ... 
TRACE::2024-11-23.16:40:09::SCWMssOS::System Command Ran  D: & cd  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp & make 
TRACE::2024-11-23.16:40:09::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-11-23.16:40:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-11-23.16:40:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-11-23.16:40:09::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-11-23.16:40:09::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2024-11-23.16:40:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-11-23.16:40:09::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-11-23.16:40:09::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-11-23.16:40:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-23.16:40:09::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-23.16:40:09::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-11-23.16:40:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-23.16:40:10::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-23.16:40:10::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2024-11-23.16:40:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-23.16:40:10::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-23.16:40:10::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_17/src"

TRACE::2024-11-23.16:40:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_17/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-23.16:40:10::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-23.16:40:10::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_12/src"

TRACE::2024-11-23.16:40:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-n
TRACE::2024-11-23.16:40:10::SCWMssOS::one-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-ab
TRACE::2024-11-23.16:40:10::SCWMssOS::i=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:10::SCWMssOS::"includes"

TRACE::2024-11-23.16:40:11::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_10/src"

TRACE::2024-11-23.16:40:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-23.16:40:11::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-23.16:40:11::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:11::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/lwip211_v1_8/src"

TRACE::2024-11-23.16:40:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-23.16:40:11::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-23.16:40:11::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/myFFT_v1_0/src"

TRACE::2024-11-23.16:40:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/myFFT_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-23.16:40:15::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-23.16:40:15::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_10/src"

TRACE::2024-11-23.16:40:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-23.16:40:15::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-23.16:40:15::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_0/src"

TRACE::2024-11-23.16:40:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-23.16:40:15::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-23.16:40:15::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2024-11-23.16:40:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-11-23.16:40:15::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-11-23.16:40:15::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2024-11-23.16:40:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-23.16:40:15::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-23.16:40:15::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2024-11-23.16:40:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-23.16:40:15::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-23.16:40:15::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2024-11-23.16:40:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-23.16:40:15::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-23.16:40:15::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/lwip211_v1_8/src"

TRACE::2024-11-23.16:40:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-11-23.16:40:16::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-11-23.16:40:16::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:16::SCWMssOS::"Compiling lwip src and adapter files"

TRACE::2024-11-23.16:40:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/myFFT_v1_0/src"

TRACE::2024-11-23.16:40:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/myFFT_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-11-23.16:40:17::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-11-23.16:40:17::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:17::SCWMssOS::"Compiling FFTip..."

TRACE::2024-11-23.16:40:17::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-11-23.16:40:17::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2024-11-23.16:40:17::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-11-23.16:40:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-11-23.16:40:17::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-11-23.16:40:17::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:17::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2024-11-23.16:40:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-11-23.16:40:17::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-11-23.16:40:17::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:17::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-11-23.16:40:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-23.16:40:17::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-23.16:40:17::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:17::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-11-23.16:40:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-23.16:40:17::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-23.16:40:17::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:17::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2024-11-23.16:40:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-23.16:40:17::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-23.16:40:17::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:17::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_17/src"

TRACE::2024-11-23.16:40:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_17/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-23.16:40:18::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-23.16:40:18::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:18::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_12/src"

TRACE::2024-11-23.16:40:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-n
TRACE::2024-11-23.16:40:18::SCWMssOS::one-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-ab
TRACE::2024-11-23.16:40:18::SCWMssOS::i=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:18::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_10/src"

TRACE::2024-11-23.16:40:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-23.16:40:18::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-23.16:40:18::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:18::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/lwip211_v1_8/src"

TRACE::2024-11-23.16:40:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-23.16:40:18::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-23.16:40:18::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:18::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/myFFT_v1_0/src"

TRACE::2024-11-23.16:40:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/myFFT_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-23.16:40:18::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-23.16:40:18::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:18::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_10/src"

TRACE::2024-11-23.16:40:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-23.16:40:18::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-23.16:40:18::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:18::SCWMssOS::"includes"

TRACE::2024-11-23.16:40:18::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_0/src"

TRACE::2024-11-23.16:40:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-23.16:40:18::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-23.16:40:18::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:18::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2024-11-23.16:40:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-11-23.16:40:18::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-11-23.16:40:18::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:18::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2024-11-23.16:40:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-23.16:40:18::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-23.16:40:18::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:18::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2024-11-23.16:40:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-23.16:40:18::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-23.16:40:18::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:18::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2024-11-23.16:40:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-23.16:40:18::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-23.16:40:18::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:19::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-11-23.16:40:19::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2024-11-23.16:40:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-11-23.16:40:19::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-11-23.16:40:19::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-11-23.16:40:19::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-11-23.16:40:19::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:19::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-11-23.16:40:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-11-23.16:40:19::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-11-23.16:40:19::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:19::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-11-23.16:40:19::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2024-11-23.16:40:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-23.16:40:19::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-23.16:40:19::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-11-23.16:40:19::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-11-23.16:40:19::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:19::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_17/src"

TRACE::2024-11-23.16:40:19::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_12/src"

TRACE::2024-11-23.16:40:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_17/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-11-23.16:40:19::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-11-23.16:40:19::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-11-23.16:40:19::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-11-23.16:40:19::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:19::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_10/src"

TRACE::2024-11-23.16:40:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-11-23.16:40:19::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-11-23.16:40:19::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:19::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_10/src"

TRACE::2024-11-23.16:40:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-11-23.16:40:19::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-11-23.16:40:19::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:19::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_0/src"

TRACE::2024-11-23.16:40:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-23.16:40:19::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-23.16:40:19::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:20::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2024-11-23.16:40:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-23.16:40:20::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-23.16:40:20::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:20::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2024-11-23.16:40:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-23.16:40:20::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-23.16:40:20::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:20::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2024-11-23.16:40:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-11-23.16:40:20::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-11-23.16:40:20::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:20::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2024-11-23.16:40:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-23.16:40:20::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-23.16:40:20::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-23.16:40:20::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-11-23.16:40:20::SCWMssOS::make --no-print-directory archive

TRACE::2024-11-23.16:40:20::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2024-11-23.16:40:20::SCWMssOS::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/cpputest_time.o ps7_corte
TRACE::2024-11-23.16:40:20::SCWMssOS::xa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/getpid
TRACE::2024-11-23.16:40:20::SCWMssOS::.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/
TRACE::2024-11-23.16:40:20::SCWMssOS::lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/read.o ps7_co
TRACE::2024-11-23.16:40:20::SCWMssOS::rtexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/
TRACE::2024-11-23.16:40:20::SCWMssOS::lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xadcps.o ps
TRACE::2024-11-23.16:40:20::SCWMssOS::7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sin
TRACE::2024-11-23.16:40:20::SCWMssOS::it.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xdevcf
TRACE::2024-11-23.16:40:20::SCWMssOS::g_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_
TRACE::2024-11-23.16:40:20::SCWMssOS::0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0
TRACE::2024-11-23.16:40:20::SCWMssOS::/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/xemacps_control.o ps7_c
TRACE::2024-11-23.16:40:20::SCWMssOS::ortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xemacps_sinit.o 
TRACE::2024-11-23.16:40:20::SCWMssOS::ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xgpiops_intr.o p
TRACE::2024-11-23.16:40:20::SCWMssOS::s7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_as
TRACE::2024-11-23.16:40:20::SCWMssOS::sert.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/x
TRACE::2024-11-23.16:40:20::SCWMssOS::il_mem.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/
TRACE::2024-11-23.16:40:20::SCWMssOS::lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o 
TRACE::2024-11-23.16:40:20::SCWMssOS::ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wr
TRACE::2024-11-23.16:40:20::SCWMssOS::ap.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib
TRACE::2024-11-23.16:40:20::SCWMssOS::/xqspips.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/l
TRACE::2024-11-23.16:40:20::SCWMssOS::ib/xqspips_selftest.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortex
TRACE::2024-11-23.16:40:20::SCWMssOS::a9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xscugic_sinit.
TRACE::2024-11-23.16:40:20::SCWMssOS::o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/xs
TRACE::2024-11-23.16:40:20::SCWMssOS::cutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_
TRACE::2024-11-23.16:40:20::SCWMssOS::0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/l
TRACE::2024-11-23.16:40:20::SCWMssOS::ib/xuartps_hw.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_selftest.o ps
TRACE::2024-11-23.16:40:20::SCWMssOS::7_cortexa9_0/lib/xuartps_sinit.o

TRACE::2024-11-23.16:40:21::SCWMssOS::'Finished building libraries'

TRACE::2024-11-23.16:40:22::SCWMssOS::Copying to export directory.
TRACE::2024-11-23.16:40:22::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-11-23.16:40:22::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-11-23.16:40:22::SCWSystem::Completed Processing the domain freertos10_xilinx_ps7_cortexa9_0
LOG::2024-11-23.16:40:22::SCWSystem::Completed Processing the sysconfig 2_DDS_FFT_noise_ethernet_final_wrapper
LOG::2024-11-23.16:40:22::SCWPlatform::Completed generating the artifacts for system configuration 2_DDS_FFT_noise_ethernet_final_wrapper
TRACE::2024-11-23.16:40:22::SCWPlatform::Started preparing the platform 
TRACE::2024-11-23.16:40:22::SCWSystem::Writing the bif file for system config 2_DDS_FFT_noise_ethernet_final_wrapper
TRACE::2024-11-23.16:40:22::SCWSystem::dir created 
TRACE::2024-11-23.16:40:22::SCWSystem::Writing the bif 
TRACE::2024-11-23.16:40:22::SCWPlatform::Started writing the spfm file 
TRACE::2024-11-23.16:40:22::SCWPlatform::Started writing the xpfm file 
TRACE::2024-11-23.16:40:22::SCWPlatform::Completed generating the platform
TRACE::2024-11-23.16:40:22::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-23.16:40:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-23.16:40:22::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-23.16:40:22::SCWMssOS::Commit changes completed.
TRACE::2024-11-23.16:40:22::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-23.16:40:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-23.16:40:22::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-23.16:40:22::SCWMssOS::Commit changes completed.
TRACE::2024-11-23.16:40:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:40:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:40:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:40:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-23.16:40:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:40:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-23.16:40:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:40:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:40:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-23.16:40:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-23.16:40:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-23.16:40:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-23.16:40:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:40:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:40:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:40:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-23.16:40:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:40:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-23.16:40:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:40:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:40:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-23.16:40:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-23.16:40:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-23.16:40:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-23.16:40:22::SCWWriter::formatted JSON is {
	"platformName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"platHandOff":	"D:/Vivado/_DATN/FFT/FFT_final/DDS_FFT_noise_ethernet_final_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"systems":	[{
			"systemName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"systemDesc":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"sysActiveDom":	"freertos10_xilinx_ps7_cortexa9_0",
			"sysDefaultDom":	"freertos10_xilinx_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"93a24ad07889577044fa3b70be9e67b2",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.8", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDispName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDesc":	"freertos10_xilinx_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"<platformDir>/resources/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.12",
					"mssFile":	"",
					"md5Digest":	"41aa9a86ec129a732efb10f4e5f38b62",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.8"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"262140",
							"libOptionNames":	["total_heap_size"]
						},
						"lwip211":	{
							"api_mode":	"SOCKET_API",
							"default_tcp_recvmbox_size":	"4096",
							"lwip_tcpip_core_locking_input":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"memp_n_tcp_seg":	"1024",
							"memp_num_netbuf":	"4096",
							"n_rx_descriptors":	"512",
							"n_tx_descriptors":	"512",
							"pbuf_pool_size":	"16384",
							"tcp_snd_buf":	"65535",
							"tcp_wnd":	"65535",
							"tcpip_mbox_size":	"4096",
							"libOptionNames":	["api_mode", "default_tcp_recvmbox_size", "lwip_tcpip_core_locking_input", "mem_size", "memp_n_pbuf", "memp_n_tcp_seg", "memp_num_netbuf", "n_rx_descriptors", "n_tx_descriptors", "pbuf_pool_size", "tcp_snd_buf", "tcp_wnd", "tcpip_mbox_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx", "lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-11-23.16:40:22::SCWPlatform::updated the xpfm file.
TRACE::2024-11-23.16:40:24::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:40:24::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:40:24::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:40:24::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-23.16:40:24::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-23.16:40:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-23.16:40:24::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:40:24::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-23.16:40:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-23.16:40:24::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-23.16:40:24::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-23.16:40:24::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:17:43::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:43::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:43::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:43::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:17:43::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:17:43::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-11-30.17:17:51::SCWPlatform::Opened new HwDB with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-30.17:17:51::SCWReader::Active system found as  2_DDS_FFT_noise_ethernet_final_wrapper
TRACE::2024-11-30.17:17:51::SCWReader::Handling sysconfig 2_DDS_FFT_noise_ethernet_final_wrapper
TRACE::2024-11-30.17:17:51::SCWDomain::checking for install qemu data   : 
TRACE::2024-11-30.17:17:51::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-11-30.17:17:51::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-11-30.17:17:51::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:17:51::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:17:51::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-30.17:17:51::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-30.17:17:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:17:51::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:17:51::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:17:51::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-30.17:17:51::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-30.17:17:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:17:51::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:17:51::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:17:51::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-30.17:17:51::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-30.17:17:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:17:51::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-11-30.17:17:51::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:17:51::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:17:51::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-30.17:17:51::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-30.17:17:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:17:51::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.17:17:51::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:17:51::SCWMssOS::No sw design opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.17:17:51::SCWMssOS::mss exists loading the mss file  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.17:17:51::SCWMssOS::Opened the sw design from mss  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.17:17:51::SCWMssOS::Adding the swdes entry D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system_1
TRACE::2024-11-30.17:17:51::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-30.17:17:51::SCWMssOS::Opened the sw design.  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.17:17:51::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:17:51::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:17:51::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-30.17:17:51::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-30.17:17:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:17:51::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.17:17:51::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:17:51::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.17:17:51::SCWMssOS:: library already available in sw design:  xilffs:4.8
TRACE::2024-11-30.17:17:51::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:17:51::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:17:51::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-30.17:17:51::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-30.17:17:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:17:51::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.17:17:51::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:17:51::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.17:17:51::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-11-30.17:17:51::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.17:17:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-30.17:17:51::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-30.17:17:51::SCWMssOS::Commit changes completed.
TRACE::2024-11-30.17:17:51::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-11-30.17:17:51::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-11-30.17:17:51::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:17:51::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:17:51::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-30.17:17:51::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-30.17:17:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:17:51::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.17:17:51::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:17:51::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.17:17:51::SCWReader::No isolation master present  
TRACE::2024-11-30.17:17:51::SCWDomain::checking for install qemu data   : 
TRACE::2024-11-30.17:17:51::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-11-30.17:17:51::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-11-30.17:17:51::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:17:51::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:17:51::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-30.17:17:51::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-30.17:17:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:17:51::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:17:51::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:17:51::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-30.17:17:51::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-30.17:17:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:17:51::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:17:51::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:17:51::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-30.17:17:51::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-30.17:17:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:17:51::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:17:51::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:17:51::SCWMssOS::No sw design opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:17:51::SCWMssOS::mss exists loading the mss file  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:17:51::SCWMssOS::Opened the sw design from mss  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:17:51::SCWMssOS::Adding the swdes entry D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss with des name system_2
TRACE::2024-11-30.17:17:51::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-30.17:17:51::SCWMssOS::Opened the sw design.  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:17:51::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:17:51::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:17:51::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-30.17:17:51::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-30.17:17:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:17:51::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:17:51::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:17:51::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:17:51::SCWMssOS:: library already available in sw design:  lwip211:1.8
TRACE::2024-11-30.17:17:51::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:17:51::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:17:51::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-30.17:17:51::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-30.17:17:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:17:51::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:17:51::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:17:51::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:17:51::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:17:51::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:17:51::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-30.17:17:51::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-30.17:17:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:17:51::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:17:51::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:17:51::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:17:51::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:17:51::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:17:51::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-30.17:17:51::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-30.17:17:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:17:51::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:17:51::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:17:51::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:17:51::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:17:51::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:17:51::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-30.17:17:51::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-30.17:17:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:17:51::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:17:51::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:17:51::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:17:51::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:17:51::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:17:51::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-30.17:17:51::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-30.17:17:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:17:51::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:17:51::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:17:51::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:17:51::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:17:51::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:17:51::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-30.17:17:51::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-30.17:17:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:17:51::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:17:51::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:17:51::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:17:51::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:17:51::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:17:51::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-30.17:17:51::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-30.17:17:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:17:51::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:17:51::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:17:51::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:17:51::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:17:51::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:17:51::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-30.17:17:51::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-30.17:17:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:17:51::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:17:51::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:17:51::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:17:51::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:17:51::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:17:51::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-30.17:17:51::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-30.17:17:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:17:51::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:17:51::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:17:51::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:17:51::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:17:51::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:17:51::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-30.17:17:51::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-30.17:17:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:17:51::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:17:51::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:17:51::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:17:51::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:17:51::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:17:51::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-30.17:17:51::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-30.17:17:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:17:51::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:17:51::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:17:51::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:17:51::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:17:51::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:17:51::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-30.17:17:51::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-30.17:17:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:17:51::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:17:51::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:17:51::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:17:51::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:17:51::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:17:51::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-30.17:17:51::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-30.17:17:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:17:51::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:17:51::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:17:51::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:17:51::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:17:51::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:17:51::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-30.17:17:51::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-30.17:17:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:17:51::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:17:51::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:17:51::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:17:51::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:17:51::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:17:51::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-30.17:17:51::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-30.17:17:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:17:51::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:17:51::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:17:51::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:17:51::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:17:51::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:17:51::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-30.17:17:51::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-30.17:17:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:17:51::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:17:51::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:17:51::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:17:51::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:17:51::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:17:51::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-30.17:17:51::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-30.17:17:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:17:51::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:17:51::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:17:51::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:17:51::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:17:51::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:17:51::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-30.17:17:51::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-30.17:17:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:17:51::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:17:51::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:17:51::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:17:51::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:17:51::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:17:51::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-30.17:17:51::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-30.17:17:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:17:51::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:17:51::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:17:51::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:17:51::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:17:51::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:17:51::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-30.17:17:51::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-30.17:17:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:17:51::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:17:51::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:17:51::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:17:51::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:17:51::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:17:51::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-30.17:17:51::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-30.17:17:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:17:51::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:17:51::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:17:51::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:17:51::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:17:51::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:17:51::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-30.17:17:51::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-30.17:17:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:17:51::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:17:51::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:17:51::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:17:51::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:17:51::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:17:51::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-30.17:17:51::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-30.17:17:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:17:51::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:17:51::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:17:51::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:17:51::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:17:51::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:17:51::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-30.17:17:51::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-30.17:17:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:17:51::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:17:51::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:17:51::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:17:51::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:17:51::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:17:51::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-30.17:17:51::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-30.17:17:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:17:51::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:17:51::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:17:51::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:17:51::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:17:51::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:17:51::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-30.17:17:51::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-30.17:17:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:17:51::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:17:51::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:17:51::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:17:51::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:17:51::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:17:51::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-30.17:17:51::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-30.17:17:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:17:51::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:17:51::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:17:51::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:17:51::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:17:51::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:17:51::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-30.17:17:51::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-30.17:17:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:17:51::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:17:51::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:17:51::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:17:51::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:17:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-30.17:17:51::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-30.17:17:51::SCWMssOS::Commit changes completed.
TRACE::2024-11-30.17:17:51::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-11-30.17:17:51::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-11-30.17:17:51::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:17:51::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:17:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:17:51::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-30.17:17:51::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-11-30.17:17:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:17:51::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:17:51::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:17:51::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:17:51::SCWReader::No isolation master present  
TRACE::2024-11-30.17:18:14::SCWPlatform::Clearing the existing platform
TRACE::2024-11-30.17:18:14::SCWSystem::Clearing the existing sysconfig
TRACE::2024-11-30.17:18:14::SCWBDomain::clearing the fsbl build
TRACE::2024-11-30.17:18:14::SCWMssOS::Removing the swdes entry for  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.17:18:14::SCWMssOS::Removing the swdes entry for  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:18:14::SCWSystem::Clearing the domains completed.
TRACE::2024-11-30.17:18:14::SCWPlatform::Clearing the opened hw db.
TRACE::2024-11-30.17:18:14::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:14::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:14::SCWPlatform:: Platform location is D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:18:14::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:18:14::SCWPlatform::Removing the HwDB with name D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:14::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:14::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:14::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:14::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:18:14::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:18:14::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-11-30.17:18:22::SCWPlatform::Opened new HwDB with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:22::SCWReader::Active system found as  2_DDS_FFT_noise_ethernet_final_wrapper
TRACE::2024-11-30.17:18:22::SCWReader::Handling sysconfig 2_DDS_FFT_noise_ethernet_final_wrapper
TRACE::2024-11-30.17:18:22::SCWDomain::checking for install qemu data   : 
TRACE::2024-11-30.17:18:22::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-11-30.17:18:22::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-11-30.17:18:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:18:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:18:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:18:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:18:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:18:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:18:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:18:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:18:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:18:22::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-11-30.17:18:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:18:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:18:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:18:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.17:18:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:18:22::SCWMssOS::No sw design opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.17:18:22::SCWMssOS::mss exists loading the mss file  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.17:18:22::SCWMssOS::Opened the sw design from mss  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.17:18:22::SCWMssOS::Adding the swdes entry D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system_1
TRACE::2024-11-30.17:18:22::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-30.17:18:22::SCWMssOS::Opened the sw design.  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.17:18:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:18:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:18:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:18:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.17:18:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:18:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.17:18:22::SCWMssOS:: library already available in sw design:  xilffs:4.8
TRACE::2024-11-30.17:18:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:18:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:18:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:18:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.17:18:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:18:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.17:18:22::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-11-30.17:18:22::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.17:18:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-30.17:18:22::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-30.17:18:22::SCWMssOS::Commit changes completed.
TRACE::2024-11-30.17:18:22::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-11-30.17:18:22::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-11-30.17:18:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:18:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:18:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:18:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.17:18:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:18:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.17:18:22::SCWReader::No isolation master present  
TRACE::2024-11-30.17:18:22::SCWDomain::checking for install qemu data   : 
TRACE::2024-11-30.17:18:22::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-11-30.17:18:22::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-11-30.17:18:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:18:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:18:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:18:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:18:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:18:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:18:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:18:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:18:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:18:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:18:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:18:22::SCWMssOS::No sw design opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:18:22::SCWMssOS::mss exists loading the mss file  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:18:22::SCWMssOS::Opened the sw design from mss  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:18:22::SCWMssOS::Adding the swdes entry D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss with des name system_2
TRACE::2024-11-30.17:18:22::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-30.17:18:22::SCWMssOS::Opened the sw design.  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:18:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:18:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:18:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:18:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:18:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:18:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:18:22::SCWMssOS:: library already available in sw design:  lwip211:1.8
TRACE::2024-11-30.17:18:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:18:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:18:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:18:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:18:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:18:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:18:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:18:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:18:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:18:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:18:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:18:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:18:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:18:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:18:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:18:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:18:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:18:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:18:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:18:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:18:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:18:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:18:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:18:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:18:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:18:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:18:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:18:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:18:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:18:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:18:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:18:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:18:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:18:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:18:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:18:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:18:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:18:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:18:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:18:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:18:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:18:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:18:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:18:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:18:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:18:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:18:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:18:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:18:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:18:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:18:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:18:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:18:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:18:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:18:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:18:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:18:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:18:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:18:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:18:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:18:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:18:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:18:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:18:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:18:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:18:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:18:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:18:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:18:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:18:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:18:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:18:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:18:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:18:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:18:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:18:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:18:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:18:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:18:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:18:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:18:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:18:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:18:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:18:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:18:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:18:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:18:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:18:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:18:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:18:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:18:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:18:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:18:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:18:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:18:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:18:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:18:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:18:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:18:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:18:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:18:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:18:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:18:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:18:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:18:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:18:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:18:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:18:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:18:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:18:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:18:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:18:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:18:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:18:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:18:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:18:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:18:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:18:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:18:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:18:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:18:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:18:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:18:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:18:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:18:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:18:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:18:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:18:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:18:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:18:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:18:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:18:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:18:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:18:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:18:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:18:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:18:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:18:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:18:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:18:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:18:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:18:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:18:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:18:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:18:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:18:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:18:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:18:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:18:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:18:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:18:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:18:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:18:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:18:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:18:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:18:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:18:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:18:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:18:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:18:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:18:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:18:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:18:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:18:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:18:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:18:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:18:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:18:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:18:22::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:18:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-30.17:18:22::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-30.17:18:22::SCWMssOS::Commit changes completed.
TRACE::2024-11-30.17:18:22::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-11-30.17:18:22::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-11-30.17:18:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:18:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:18:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:18:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:18:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:18:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:18:22::SCWReader::No isolation master present  
TRACE::2024-11-30.17:18:41::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:41::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:41::SCWPlatform:: Platform location is D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa
TRACE::2024-11-30.17:18:41::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:18:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:18:47::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-11-30.17:18:47::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:47::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:47::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:47::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:18:47::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:18:47::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:47::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:18:47::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:47::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:47::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:47::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:18:47::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:18:47::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:47::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:18:47::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.17:18:47::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:18:47::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.17:18:47::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:47::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:47::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:47::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa
TRACE::2024-11-30.17:18:47::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:18:47::SCWPlatform::update - Opened existing hwdb DDS_FFT_ethernet_final_wrapper_1
TRACE::2024-11-30.17:18:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:18:47::SCWMssOS::Doing hw sync for the mss in domain: freertos10_xilinx_ps7_cortexa9_0
TRACE::2024-11-30.17:18:47::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:47::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:47::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:47::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:18:47::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:18:47::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:47::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:18:47::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:47::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:47::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:47::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:18:47::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:18:47::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:47::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-11-30.17:18:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:18:47::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:18:47::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:18:47::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:18:47::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:47::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:47::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:47::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa
TRACE::2024-11-30.17:18:47::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:18:47::SCWPlatform::update - Opened existing hwdb DDS_FFT_ethernet_final_wrapper_1
TRACE::2024-11-30.17:18:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:18:47::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.17:18:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-30.17:18:47::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-30.17:18:47::SCWMssOS::Commit changes completed.
TRACE::2024-11-30.17:18:47::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-11-30.17:18:47::SCWMssOS::Removing the swdes entry for  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.17:18:47::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:18:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-30.17:18:47::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-30.17:18:47::SCWMssOS::Commit changes completed.
TRACE::2024-11-30.17:18:47::SCWMssOS::Completed hw sync for the mss in domain: freertos10_xilinx_ps7_cortexa9_0
TRACE::2024-11-30.17:18:47::SCWMssOS::Removing the swdes entry for  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:18:47::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:47::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:47::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:47::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:18:47::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:18:47::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-11-30.17:18:54::SCWPlatform::Opened new HwDB with name DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-11-30.17:18:54::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.17:18:54::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system_1
TRACE::2024-11-30.17:18:54::SCWMssOS::Writing the mss file completed D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.17:18:54::SCWMssOS::Commit changes completed.
TRACE::2024-11-30.17:18:54::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:18:54::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss with des name system_2
TRACE::2024-11-30.17:18:54::SCWMssOS::Writing the mss file completed D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:18:54::SCWMssOS::Commit changes completed.
TRACE::2024-11-30.17:18:54::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:54::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:54::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:54::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:18:54::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:18:54::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-11-30.17:18:54::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-11-30.17:18:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:18:54::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.17:18:54::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:18:54::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.17:18:54::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:54::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:54::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:54::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:18:54::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:18:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:18:54::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-11-30.17:18:54::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-11-30.17:18:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:18:54::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:18:54::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:18:54::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:18:54::SCWWriter::formatted JSON is {
	"platformName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"platHandOff":	"D:/Vivado/_DATN/FFT/FFT_final/DDS_FFT_noise_ethernet_final_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"systems":	[{
			"systemName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"systemDesc":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"sysActiveDom":	"freertos10_xilinx_ps7_cortexa9_0",
			"sysDefaultDom":	"freertos10_xilinx_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"93a24ad07889577044fa3b70be9e67b21",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.8", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDispName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDesc":	"freertos10_xilinx_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"<platformDir>/resources/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.12",
					"mssFile":	"",
					"md5Digest":	"41aa9a86ec129a732efb10f4e5f38b621",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.8"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"262140",
							"libOptionNames":	["total_heap_size"]
						},
						"lwip211":	{
							"api_mode":	"SOCKET_API",
							"default_tcp_recvmbox_size":	"4096",
							"lwip_tcpip_core_locking_input":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"memp_n_tcp_seg":	"1024",
							"memp_num_netbuf":	"4096",
							"n_rx_descriptors":	"512",
							"n_tx_descriptors":	"512",
							"pbuf_pool_size":	"16384",
							"tcp_snd_buf":	"65535",
							"tcp_wnd":	"65535",
							"tcpip_mbox_size":	"4096",
							"libOptionNames":	["api_mode", "default_tcp_recvmbox_size", "lwip_tcpip_core_locking_input", "mem_size", "memp_n_pbuf", "memp_n_tcp_seg", "memp_num_netbuf", "n_rx_descriptors", "n_tx_descriptors", "pbuf_pool_size", "tcp_snd_buf", "tcp_wnd", "tcpip_mbox_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx", "lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-11-30.17:19:43::SCWPlatform::Clearing the existing platform
TRACE::2024-11-30.17:19:43::SCWSystem::Clearing the existing sysconfig
TRACE::2024-11-30.17:19:43::SCWBDomain::clearing the fsbl build
TRACE::2024-11-30.17:19:43::SCWMssOS::Removing the swdes entry for  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.17:19:43::SCWMssOS::Removing the swdes entry for  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:43::SCWSystem::Clearing the domains completed.
TRACE::2024-11-30.17:19:43::SCWPlatform::Clearing the opened hw db.
TRACE::2024-11-30.17:19:43::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:43::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:43::SCWPlatform:: Platform location is D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:19:43::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:19:43::SCWPlatform::Removing the HwDB with name D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:43::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:43::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:43::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:43::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:19:43::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:19:43::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-11-30.17:19:50::SCWPlatform::Opened new HwDB with name DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:50::SCWReader::Active system found as  2_DDS_FFT_noise_ethernet_final_wrapper
TRACE::2024-11-30.17:19:50::SCWReader::Handling sysconfig 2_DDS_FFT_noise_ethernet_final_wrapper
TRACE::2024-11-30.17:19:50::SCWDomain::checking for install qemu data   : 
TRACE::2024-11-30.17:19:50::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-11-30.17:19:50::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-11-30.17:19:50::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:19:50::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:19:50::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:50::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:19:50::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:19:50::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:19:50::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:50::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:19:50::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:19:50::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:19:50::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:50::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:19:50::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-11-30.17:19:50::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:19:50::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:19:50::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:50::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:19:50::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.17:19:50::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:19:50::SCWMssOS::No sw design opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.17:19:50::SCWMssOS::mss exists loading the mss file  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.17:19:50::SCWMssOS::Opened the sw design from mss  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.17:19:50::SCWMssOS::Adding the swdes entry D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system_1
TRACE::2024-11-30.17:19:50::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-30.17:19:50::SCWMssOS::Opened the sw design.  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.17:19:50::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:19:50::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:19:50::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:50::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:19:50::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.17:19:50::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:19:50::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.17:19:50::SCWMssOS:: library already available in sw design:  xilffs:4.8
TRACE::2024-11-30.17:19:50::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:19:50::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:19:50::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:50::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:19:50::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.17:19:50::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:19:50::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.17:19:50::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-11-30.17:19:50::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.17:19:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-30.17:19:50::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-30.17:19:50::SCWMssOS::Commit changes completed.
TRACE::2024-11-30.17:19:50::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-11-30.17:19:50::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-11-30.17:19:50::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:19:50::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:19:50::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:50::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:19:50::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.17:19:50::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:19:50::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.17:19:50::SCWReader::No isolation master present  
TRACE::2024-11-30.17:19:50::SCWDomain::checking for install qemu data   : 
TRACE::2024-11-30.17:19:50::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-11-30.17:19:50::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-11-30.17:19:50::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:19:50::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:19:50::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:50::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:19:50::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:19:50::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:19:50::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:50::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:19:50::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:19:50::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:19:50::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:50::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:19:50::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:50::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:19:50::SCWMssOS::No sw design opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:50::SCWMssOS::mss exists loading the mss file  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:50::SCWMssOS::Opened the sw design from mss  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:50::SCWMssOS::Adding the swdes entry D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss with des name system_2
TRACE::2024-11-30.17:19:50::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-30.17:19:50::SCWMssOS::Opened the sw design.  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:50::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:19:50::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:19:50::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:50::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:19:50::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:50::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:19:50::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:50::SCWMssOS:: library already available in sw design:  lwip211:1.8
TRACE::2024-11-30.17:19:50::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:19:50::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:19:50::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:50::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:19:50::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:50::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:19:50::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:50::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:19:50::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:19:50::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:50::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:19:50::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:50::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:19:50::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:50::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:19:50::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:19:50::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:50::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:19:50::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:50::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:19:50::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:50::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:19:50::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:19:50::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:50::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:19:50::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:50::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:19:50::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:50::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:19:50::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:19:50::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:50::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:19:50::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:50::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:19:50::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:50::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:19:50::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:19:50::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:50::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:19:50::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:50::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:19:50::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:50::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:19:50::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:19:50::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:50::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:19:50::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:50::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:19:50::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:50::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:19:50::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:19:50::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:50::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:19:50::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:50::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:19:50::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:50::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:19:50::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:19:50::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:50::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:19:50::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:50::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:19:50::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:50::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:19:50::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:19:50::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:50::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:19:50::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:50::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:19:50::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:50::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:19:50::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:19:50::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:50::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:19:50::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:50::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:19:50::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:50::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:19:50::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:19:50::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:50::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:19:50::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:50::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:19:50::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:50::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:19:50::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:19:50::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:50::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:19:50::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:50::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:19:50::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:50::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:19:50::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:19:50::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:50::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:19:50::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:50::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:19:50::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:50::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:19:50::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:19:50::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:50::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:19:50::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:50::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:19:50::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:50::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:19:50::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:19:50::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:50::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:19:50::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:50::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:19:50::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:50::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:19:50::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:19:50::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:50::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:19:50::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:50::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:19:50::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:50::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:19:50::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:19:50::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:50::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:19:50::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:50::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:19:50::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:50::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:19:50::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:19:50::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:50::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:19:50::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:50::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:19:50::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:50::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:19:50::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:19:50::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:50::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:19:50::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:50::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:19:50::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:50::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:19:50::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:19:50::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:50::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:19:50::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:50::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:19:50::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:50::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:19:50::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:19:50::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:50::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:19:50::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:50::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:19:50::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:50::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:19:50::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:19:50::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:50::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:19:50::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:50::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:19:50::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:50::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:19:50::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:19:50::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:50::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:19:50::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:50::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:19:50::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:50::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:19:50::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:19:50::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:50::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:19:50::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:50::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:19:50::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:50::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:19:50::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:19:50::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:50::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:19:50::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:50::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:19:50::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:50::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:19:50::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:19:50::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:50::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:19:50::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:50::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:19:50::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:50::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:19:50::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:19:50::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:50::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:19:50::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:50::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:19:50::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:50::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-30.17:19:50::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-30.17:19:50::SCWMssOS::Commit changes completed.
TRACE::2024-11-30.17:19:50::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-11-30.17:19:50::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-11-30.17:19:50::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:19:50::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:19:50::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:50::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:19:50::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:50::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:19:50::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:50::SCWReader::No isolation master present  
TRACE::2024-11-30.17:19:50::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:19:50::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:19:50::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:50::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:19:50::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:50::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:19:50::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:51::SCWMssOS::In reload Mss file.
TRACE::2024-11-30.17:19:51::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:19:51::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:19:51::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:51::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:19:51::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:51::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:19:51::SCWMssOS::No sw design opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:51::SCWMssOS::mss exists loading the mss file  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:51::SCWMssOS::Opened the sw design from mss  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:51::SCWMssOS::Adding the swdes entry D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss with des name system_2
TRACE::2024-11-30.17:19:51::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-30.17:19:51::SCWMssOS::Opened the sw design.  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:51::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:19:51::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:19:51::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:51::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:19:51::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:51::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:19:51::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:51::SCWMssOS:: library already available in sw design:  lwip211:1.8
TRACE::2024-11-30.17:19:51::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:19:51::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:19:51::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:51::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:19:51::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:51::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:19:51::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:51::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:19:51::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:19:51::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:51::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:19:51::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:51::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:19:51::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:51::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:19:51::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:19:51::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:51::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:19:51::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:51::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:19:51::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:51::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:19:51::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:19:51::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:51::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:19:51::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:51::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:19:51::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:51::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:19:51::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:19:51::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:51::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:19:51::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:51::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:19:51::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:51::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:19:51::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:19:51::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:51::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:19:51::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:51::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:19:51::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:51::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:19:51::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:19:51::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:51::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:19:51::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:51::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:19:51::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:51::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:19:51::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:19:51::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:51::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:19:51::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:51::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:19:51::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:51::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:19:51::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:19:51::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:51::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:19:51::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:51::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:19:51::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:51::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:19:51::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:19:51::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:51::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:19:51::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:51::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:19:51::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:51::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:19:51::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:19:51::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:51::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:19:51::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:51::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:19:51::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:51::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:19:51::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:19:51::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:51::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:19:51::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:51::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:19:51::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:51::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:19:51::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:19:51::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:51::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:19:51::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:51::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:19:51::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:51::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:19:51::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:19:51::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:51::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:19:51::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:51::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:19:51::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:51::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:19:51::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:19:51::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:51::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:19:51::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:51::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:19:51::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:51::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:19:51::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:19:51::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:51::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:19:51::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:51::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:19:51::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:51::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:19:51::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:19:51::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:51::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:19:51::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:51::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:19:51::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:51::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:19:51::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:19:51::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:51::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:19:51::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:51::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:19:51::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:51::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:19:51::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:19:51::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:51::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:19:51::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:51::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:19:51::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:51::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:19:51::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:19:51::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:51::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:19:51::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:51::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:19:51::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:51::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:19:51::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:19:51::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:51::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:19:51::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:51::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:19:51::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:51::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:19:51::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:19:51::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:51::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:19:51::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:51::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:19:51::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:51::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:19:51::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:19:51::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:51::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:19:51::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:51::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:19:51::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:51::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:19:51::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:19:51::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:51::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:19:51::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:51::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:19:51::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:51::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:19:51::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:19:51::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:51::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:19:51::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:51::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:19:51::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:51::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:19:51::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:19:51::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:51::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:19:51::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:51::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:19:51::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:51::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:19:51::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:19:51::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:51::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:19:51::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:51::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:19:51::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:51::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:19:51::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:19:51::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:51::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:19:51::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:51::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:19:51::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:51::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-30.17:19:51::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-30.17:19:51::SCWMssOS::Commit changes completed.
TRACE::2024-11-30.17:19:51::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:19:51::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:19:51::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:51::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:19:51::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:51::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:19:51::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:51::SCWMssOS::Removing the swdes entry for  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:56::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:56::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:56::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:56::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:19:56::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:19:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:19:56::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:56::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:19:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:19:56::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:56::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:19:56::SCWMssOS::No sw design opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:56::SCWMssOS::mss exists loading the mss file  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:56::SCWMssOS::Opened the sw design from mss  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:19:56::SCWMssOS::Adding the swdes entry D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss with des name system_2
TRACE::2024-11-30.17:19:56::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-30.17:19:57::SCWMssOS::Opened the sw design.  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:20:07::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.17:20:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-30.17:20:07::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-30.17:20:07::SCWMssOS::Commit changes completed.
TRACE::2024-11-30.17:20:07::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:20:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-30.17:20:07::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-30.17:20:07::SCWMssOS::Commit changes completed.
TRACE::2024-11-30.17:20:07::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:20:07::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:20:07::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:20:07::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:20:07::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:20:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:20:07::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:20:07::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:20:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:20:07::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.17:20:07::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:20:07::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.17:20:07::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:20:07::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:20:07::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:20:07::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:20:07::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:20:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:20:07::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:20:07::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:20:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:20:07::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:20:07::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:20:07::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:20:07::SCWWriter::formatted JSON is {
	"platformName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"platHandOff":	"D:/Vivado/_DATN/FFT/FFT_final/DDS_FFT_noise_ethernet_final_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"systems":	[{
			"systemName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"systemDesc":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"sysActiveDom":	"freertos10_xilinx_ps7_cortexa9_0",
			"sysDefaultDom":	"freertos10_xilinx_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"93a24ad07889577044fa3b70be9e67b21",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.8", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDispName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDesc":	"freertos10_xilinx_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"<platformDir>/resources/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.12",
					"mssFile":	"",
					"md5Digest":	"41aa9a86ec129a732efb10f4e5f38b621",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.8"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"262140",
							"libOptionNames":	["total_heap_size"]
						},
						"lwip211":	{
							"api_mode":	"SOCKET_API",
							"default_tcp_recvmbox_size":	"4096",
							"lwip_tcpip_core_locking_input":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"memp_n_tcp_seg":	"1024",
							"memp_num_netbuf":	"4096",
							"n_rx_descriptors":	"512",
							"n_tx_descriptors":	"512",
							"pbuf_pool_size":	"16384",
							"tcp_snd_buf":	"65535",
							"tcp_wnd":	"65535",
							"tcpip_mbox_size":	"4096",
							"libOptionNames":	["api_mode", "default_tcp_recvmbox_size", "lwip_tcpip_core_locking_input", "mem_size", "memp_n_pbuf", "memp_n_tcp_seg", "memp_num_netbuf", "n_rx_descriptors", "n_tx_descriptors", "pbuf_pool_size", "tcp_snd_buf", "tcp_wnd", "tcpip_mbox_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx", "lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-11-30.17:20:07::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:20:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-30.17:20:07::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-30.17:20:07::SCWMssOS::Commit changes completed.
TRACE::2024-11-30.17:20:07::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:20:07::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:20:07::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:20:07::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:20:07::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:20:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:20:07::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:20:07::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:20:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:20:07::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:20:07::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:20:07::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:20:07::SCWMssOS::Removing the swdes entry for  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
LOG::2024-11-30.17:20:17::SCWPlatform::Started generating the artifacts platform 2_DDS_FFT_noise_ethernet_final_wrapper
TRACE::2024-11-30.17:20:17::SCWPlatform::Sanity checking of platform is completed
LOG::2024-11-30.17:20:17::SCWPlatform::Started generating the artifacts for system configuration 2_DDS_FFT_noise_ethernet_final_wrapper
LOG::2024-11-30.17:20:17::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-11-30.17:20:17::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-11-30.17:20:17::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-11-30.17:20:17::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2024-11-30.17:20:17::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:20:17::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:20:17::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:20:17::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:20:17::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:20:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:20:17::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:20:17::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:20:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:20:17::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.17:20:17::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:20:17::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.17:20:17::SCWBDomain::Completed writing the mss file at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2024-11-30.17:20:17::SCWBDomain::bsp generated is stale removing and regenerating. 
KEYINFO::2024-11-30.17:20:20::SCWMssOS::Removing file D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp\system_1.mss
TRACE::2024-11-30.17:20:20::SCWBDomain::Updating the makefile used for building the Application zynq_fsbl
TRACE::2024-11-30.17:20:20::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:20:20::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:20:20::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:20:20::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:20:20::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:20:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:20:20::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:20:20::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:20:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:20:20::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.17:20:20::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:20:20::SCWMssOS::No sw design opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.17:20:20::SCWMssOS::mss exists loading the mss file  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.17:20:20::SCWMssOS::Opened the sw design from mss  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.17:20:20::SCWMssOS::Adding the swdes entry D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system_1
TRACE::2024-11-30.17:20:20::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-30.17:20:20::SCWMssOS::Opened the sw design.  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.17:20:31::SCWBDomain::removing the temporary location in _platform.
TRACE::2024-11-30.17:20:31::SCWBDomain::Makefile is Updated.
TRACE::2024-11-30.17:20:31::SCWBDomain::doing clean.
TRACE::2024-11-30.17:20:31::SCWBDomain::System Command Ran  D:&  cd  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl & make clean
TRACE::2024-11-30.17:20:32::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  nor.o  qspi.o  rsa.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2024-11-30.17:20:32::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a fsbl.elf *.o

TRACE::2024-11-30.17:20:32::SCWBDomain::System Command Ran  D:&  cd  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl& make -C  zynq_fsbl_bsp & make 
TRACE::2024-11-30.17:20:32::SCWBDomain::make: Entering directory 'D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2024-11-30.17:20:32::SCWBDomain::make --no-print-directory seq_libs

TRACE::2024-11-30.17:20:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-11-30.17:20:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-11-30.17:20:32::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-11-30.17:20:32::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:20:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2024-11-30.17:20:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-11-30.17:20:33::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-11-30.17:20:33::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:20:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-11-30.17:20:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-30.17:20:33::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-30.17:20:33::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:20:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-11-30.17:20:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-30.17:20:33::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-30.17:20:33::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:20:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2024-11-30.17:20:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-30.17:20:33::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-30.17:20:33::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:20:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_17/src"

TRACE::2024-11-30.17:20:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_17/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-30.17:20:33::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-30.17:20:33::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:20:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_10/src"

TRACE::2024-11-30.17:20:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-30.17:20:33::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-30.17:20:33::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:20:34::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/myFFT_v1_0/src"

TRACE::2024-11-30.17:20:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/myFFT_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-30.17:20:34::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-30.17:20:34::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:20:34::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_10/src"

TRACE::2024-11-30.17:20:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-30.17:20:34::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-30.17:20:34::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:20:34::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_0/src"

TRACE::2024-11-30.17:20:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-30.17:20:34::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-30.17:20:34::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:20:34::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2024-11-30.17:20:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-11-30.17:20:34::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-11-30.17:20:34::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:20:34::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2024-11-30.17:20:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-30.17:20:34::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-30.17:20:34::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:20:34::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v8_0/src"

TRACE::2024-11-30.17:20:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-11-30.17:20:34::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-11-30.17:20:34::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:20:36::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2024-11-30.17:20:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-30.17:20:36::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-30.17:20:36::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:20:36::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2024-11-30.17:20:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-30.17:20:36::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-30.17:20:36::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:20:36::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_8/src"

TRACE::2024-11-30.17:20:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-30.17:20:36::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-30.17:20:36::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:20:36::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2024-11-30.17:20:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-30.17:20:36::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-30.17:20:36::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:20:36::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/myFFT_v1_0/src"

TRACE::2024-11-30.17:20:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/myFFT_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-11-30.17:20:36::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-11-30.17:20:36::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:20:36::SCWBDomain::"Compiling FFTip..."

TRACE::2024-11-30.17:20:37::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2024-11-30.17:20:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-30.17:20:37::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-30.17:20:37::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:20:37::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2024-11-30.17:20:37::SCWBDomain::make -j 6 --no-print-directory par_libs

TRACE::2024-11-30.17:20:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-11-30.17:20:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-11-30.17:20:37::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-11-30.17:20:37::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:20:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2024-11-30.17:20:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-11-30.17:20:37::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-11-30.17:20:37::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:20:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-11-30.17:20:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-30.17:20:37::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-30.17:20:37::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:20:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-11-30.17:20:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-30.17:20:37::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-30.17:20:37::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:20:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2024-11-30.17:20:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-30.17:20:37::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-30.17:20:37::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:20:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_17/src"

TRACE::2024-11-30.17:20:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_17/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-30.17:20:38::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-30.17:20:38::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:20:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_10/src"

TRACE::2024-11-30.17:20:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-30.17:20:38::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-30.17:20:38::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:20:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/myFFT_v1_0/src"

TRACE::2024-11-30.17:20:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/myFFT_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-30.17:20:38::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-30.17:20:38::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:20:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_10/src"

TRACE::2024-11-30.17:20:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-30.17:20:38::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-30.17:20:38::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:20:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_0/src"

TRACE::2024-11-30.17:20:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-30.17:20:38::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-30.17:20:38::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:20:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2024-11-30.17:20:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-11-30.17:20:38::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-11-30.17:20:38::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:20:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2024-11-30.17:20:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-30.17:20:38::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-30.17:20:38::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:20:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v8_0/src"

TRACE::2024-11-30.17:20:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-11-30.17:20:38::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-11-30.17:20:38::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:20:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2024-11-30.17:20:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-30.17:20:38::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-30.17:20:38::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:20:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2024-11-30.17:20:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-30.17:20:38::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-30.17:20:38::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:20:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_8/src"

TRACE::2024-11-30.17:20:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-30.17:20:38::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-30.17:20:38::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:20:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2024-11-30.17:20:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-30.17:20:38::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-30.17:20:38::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:20:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-11-30.17:20:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-11-30.17:20:38::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-11-30.17:20:38::SCWBDomain:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:20:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2024-11-30.17:20:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-11-30.17:20:38::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-11-30.17:20:38::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:20:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-11-30.17:20:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-11-30.17:20:38::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-11-30.17:20:38::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:20:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-11-30.17:20:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-30.17:20:38::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-30.17:20:38::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:20:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2024-11-30.17:20:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-11-30.17:20:38::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-11-30.17:20:38::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:20:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_17/src"

TRACE::2024-11-30.17:20:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_17/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-11-30.17:20:38::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-11-30.17:20:38::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:20:39::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_10/src"

TRACE::2024-11-30.17:20:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-11-30.17:20:39::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-11-30.17:20:39::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:20:39::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_10/src"

TRACE::2024-11-30.17:20:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-11-30.17:20:39::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-11-30.17:20:39::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:20:40::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_0/src"

TRACE::2024-11-30.17:20:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-30.17:20:40::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-30.17:20:40::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:20:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2024-11-30.17:20:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-30.17:20:41::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-30.17:20:41::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:20:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2024-11-30.17:20:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-30.17:20:42::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-30.17:20:42::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:20:43::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v8_0/src"

TRACE::2024-11-30.17:20:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-30.17:20:43::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-30.17:20:43::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:20:43::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2024-11-30.17:20:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-11-30.17:20:43::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-11-30.17:20:43::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:20:43::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2024-11-30.17:20:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-30.17:20:43::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-30.17:20:43::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:20:44::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_8/src"

TRACE::2024-11-30.17:20:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-30.17:20:44::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-30.17:20:44::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:20:50::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2024-11-30.17:20:50::SCWBDomain::make --no-print-directory archive

TRACE::2024-11-30.17:20:50::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2024-11-30.17:20:50::SCWBDomain::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa
TRACE::2024-11-30.17:20:50::SCWBDomain::9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2024-11-30.17:20:50::SCWBDomain::fstat.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/kill.o ps7_corte
TRACE::2024-11-30.17:20:50::SCWBDomain::xa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/putnum.o
TRACE::2024-11-30.17:20:50::SCWBDomain:: ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/tr
TRACE::2024-11-30.17:20:50::SCWBDomain::anslation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/write
TRACE::2024-11-30.17:20:50::SCWBDomain::.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xadcps_selftes
TRACE::2024-11-30.17:20:50::SCWBDomain::t.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xdev
TRACE::2024-11-30.17:20:50::SCWBDomain::cfg_g.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/
TRACE::2024-11-30.17:20:50::SCWBDomain::lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib
TRACE::2024-11-30.17:20:50::SCWBDomain::/xdmaps_selftest.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_corte
TRACE::2024-11-30.17:20:50::SCWBDomain::xa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/xemacps_intr.o ps
TRACE::2024-11-30.17:20:50::SCWBDomain::7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xgpiops_hw.o ps
TRACE::2024-11-30.17:20:50::SCWBDomain::7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_cortexa9_0/lib/xil
TRACE::2024-11-30.17:20:50::SCWBDomain::-crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil
TRACE::2024-11-30.17:20:50::SCWBDomain::_exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0
TRACE::2024-11-30.17:20:50::SCWBDomain::/lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xil_spinlock.o ps
TRACE::2024-11-30.17:20:50::SCWBDomain::7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_util.o
TRACE::2024-11-30.17:20:50::SCWBDomain:: ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib
TRACE::2024-11-30.17:20:50::SCWBDomain::/xpm_counter.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/x
TRACE::2024-11-30.17:20:50::SCWBDomain::qspips_options.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xscugic.o ps7_cort
TRACE::2024-11-30.17:20:50::SCWBDomain::exa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o 
TRACE::2024-11-30.17:20:50::SCWBDomain::ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer
TRACE::2024-11-30.17:20:50::SCWBDomain::_selftest.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib
TRACE::2024-11-30.17:20:50::SCWBDomain::/xscuwdt_selftest.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0
TRACE::2024-11-30.17:20:50::SCWBDomain::/lib/xuartps_g.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cor
TRACE::2024-11-30.17:20:50::SCWBDomain::texa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_sinit.o

TRACE::2024-11-30.17:20:50::SCWBDomain::'Finished building libraries'

TRACE::2024-11-30.17:20:50::SCWBDomain::make: Leaving directory 'D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2024-11-30.17:20:50::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2024-11-30.17:20:50::SCWBDomain::exa9_0/include -I.

TRACE::2024-11-30.17:20:50::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-11-30.17:20:50::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-11-30.17:20:50::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c image_mover.c -o image_mover.o -Izynq
TRACE::2024-11-30.17:20:50::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2024-11-30.17:20:51::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2024-11-30.17:20:51::SCWBDomain::rtexa9_0/include -I.

TRACE::2024-11-30.17:20:51::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2024-11-30.17:20:51::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2024-11-30.17:20:51::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-11-30.17:20:51::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-11-30.17:20:51::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2024-11-30.17:20:51::SCWBDomain::rtexa9_0/include -I.

TRACE::2024-11-30.17:20:52::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2024-11-30.17:20:52::SCWBDomain::rtexa9_0/include -I.

TRACE::2024-11-30.17:20:52::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-11-30.17:20:52::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-11-30.17:20:52::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2024-11-30.17:20:52::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2024-11-30.17:20:52::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-11-30.17:20:52::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-11-30.17:20:52::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2024-11-30.17:20:52::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2024-11-30.17:20:52::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf fsbl_handoff.o fsbl_hooks.o image_mover.o main.o md5.o nand.o nor.o pcap.o ps7_init.o qspi.o rsa.
TRACE::2024-11-30.17:20:52::SCWBDomain::o sd.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id
TRACE::2024-11-30.17:20:52::SCWBDomain::=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-
TRACE::2024-11-30.17:20:52::SCWBDomain::group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                  -Wl,--gc-sections -Lzynq_fsbl_bsp/ps
TRACE::2024-11-30.17:20:52::SCWBDomain::7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2024-11-30.17:20:53::SCWSystem::Checking the domain freertos10_xilinx_ps7_cortexa9_0
LOG::2024-11-30.17:20:53::SCWSystem::Not a boot domain 
LOG::2024-11-30.17:20:53::SCWSystem::Started Processing the domain freertos10_xilinx_ps7_cortexa9_0
TRACE::2024-11-30.17:20:53::SCWDomain::Generating domain artifcats
TRACE::2024-11-30.17:20:53::SCWMssOS::Generating standalone artifcats
TRACE::2024-11-30.17:20:53::SCWMssOS::Copying the qemu file from  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/resources/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt To D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/export/2_DDS_FFT_noise_ethernet_final_wrapper/sw/2_DDS_FFT_noise_ethernet_final_wrapper/qemu/
TRACE::2024-11-30.17:20:53::SCWMssOS::Copying the qemu file from  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/resources/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt To D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/export/2_DDS_FFT_noise_ethernet_final_wrapper/sw/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu/
TRACE::2024-11-30.17:20:53::SCWMssOS:: Copying the user libraries. 
TRACE::2024-11-30.17:20:53::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:20:53::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:20:53::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:20:53::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:20:53::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:20:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:20:53::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:20:53::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:20:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:20:53::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:20:53::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:20:53::SCWMssOS::No sw design opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:20:53::SCWMssOS::mss exists loading the mss file  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:20:53::SCWMssOS::Opened the sw design from mss  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:20:53::SCWMssOS::Adding the swdes entry D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss with des name system_1
TRACE::2024-11-30.17:20:53::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-30.17:20:53::SCWMssOS::Opened the sw design.  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:20:53::SCWMssOS::Completed writing the mss file at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp
TRACE::2024-11-30.17:20:53::SCWMssOS::Mss edits present, copying mssfile into export location D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:20:53::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2024-11-30.17:20:56::SCWMssOS::doing bsp build ... 
TRACE::2024-11-30.17:20:56::SCWMssOS::System Command Ran  D: & cd  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp & make 
TRACE::2024-11-30.17:20:56::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-11-30.17:20:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-11-30.17:20:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-11-30.17:20:56::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-11-30.17:20:56::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:20:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2024-11-30.17:20:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-11-30.17:20:57::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-11-30.17:20:57::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:20:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-11-30.17:20:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-30.17:20:57::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-30.17:20:57::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:20:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-11-30.17:20:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-30.17:20:57::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-30.17:20:57::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:20:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2024-11-30.17:20:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-30.17:20:57::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-30.17:20:57::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:20:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_17/src"

TRACE::2024-11-30.17:20:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_17/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-30.17:20:57::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-30.17:20:57::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:20:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_12/src"

TRACE::2024-11-30.17:20:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-n
TRACE::2024-11-30.17:20:57::SCWMssOS::one-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-ab
TRACE::2024-11-30.17:20:57::SCWMssOS::i=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:20:58::SCWMssOS::"includes"

TRACE::2024-11-30.17:21:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_10/src"

TRACE::2024-11-30.17:21:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-30.17:21:00::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-30.17:21:00::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:21:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/lwip211_v1_8/src"

TRACE::2024-11-30.17:21:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-30.17:21:00::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-30.17:21:00::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:21:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/myFFT_v1_0/src"

TRACE::2024-11-30.17:21:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/myFFT_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-30.17:21:03::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-30.17:21:03::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:21:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_10/src"

TRACE::2024-11-30.17:21:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-30.17:21:03::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-30.17:21:03::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:21:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_0/src"

TRACE::2024-11-30.17:21:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-30.17:21:03::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-30.17:21:03::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:21:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2024-11-30.17:21:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-11-30.17:21:03::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-11-30.17:21:03::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:21:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2024-11-30.17:21:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-30.17:21:03::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-30.17:21:03::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:21:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2024-11-30.17:21:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-30.17:21:03::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-30.17:21:03::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:21:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2024-11-30.17:21:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-30.17:21:03::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-30.17:21:03::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:21:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/lwip211_v1_8/src"

TRACE::2024-11-30.17:21:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-11-30.17:21:04::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-11-30.17:21:04::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:21:04::SCWMssOS::"Compiling lwip src and adapter files"

TRACE::2024-11-30.17:21:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/myFFT_v1_0/src"

TRACE::2024-11-30.17:21:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/myFFT_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-11-30.17:21:17::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-11-30.17:21:17::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:21:17::SCWMssOS::"Compiling FFTip..."

TRACE::2024-11-30.17:21:18::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-11-30.17:21:18::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2024-11-30.17:21:18::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-11-30.17:21:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-11-30.17:21:18::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-11-30.17:21:18::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:21:18::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2024-11-30.17:21:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-11-30.17:21:18::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-11-30.17:21:18::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:21:18::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-11-30.17:21:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-30.17:21:18::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-30.17:21:18::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:21:18::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-11-30.17:21:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-30.17:21:18::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-30.17:21:18::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:21:18::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2024-11-30.17:21:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-30.17:21:18::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-30.17:21:18::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:21:18::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_17/src"

TRACE::2024-11-30.17:21:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_17/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-30.17:21:18::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-30.17:21:18::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:21:18::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_12/src"

TRACE::2024-11-30.17:21:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-n
TRACE::2024-11-30.17:21:18::SCWMssOS::one-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-ab
TRACE::2024-11-30.17:21:18::SCWMssOS::i=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:21:18::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_10/src"

TRACE::2024-11-30.17:21:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-30.17:21:18::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-30.17:21:18::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:21:18::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/lwip211_v1_8/src"

TRACE::2024-11-30.17:21:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-30.17:21:18::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-30.17:21:18::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:21:18::SCWMssOS::"includes"

TRACE::2024-11-30.17:21:18::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/myFFT_v1_0/src"

TRACE::2024-11-30.17:21:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/myFFT_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-30.17:21:18::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-30.17:21:18::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:21:18::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_10/src"

TRACE::2024-11-30.17:21:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-30.17:21:18::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-30.17:21:18::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:21:18::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_0/src"

TRACE::2024-11-30.17:21:18::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2024-11-30.17:21:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-30.17:21:18::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-30.17:21:18::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:21:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-11-30.17:21:18::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-11-30.17:21:18::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:21:18::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2024-11-30.17:21:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-30.17:21:18::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-30.17:21:18::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:21:18::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2024-11-30.17:21:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-30.17:21:18::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-30.17:21:18::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:21:18::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2024-11-30.17:21:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-30.17:21:18::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-30.17:21:18::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:21:19::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-11-30.17:21:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-11-30.17:21:19::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-11-30.17:21:19::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:21:19::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2024-11-30.17:21:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-11-30.17:21:19::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-11-30.17:21:19::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:21:19::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-11-30.17:21:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-11-30.17:21:19::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-11-30.17:21:19::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:21:19::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-11-30.17:21:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-30.17:21:19::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-30.17:21:19::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:21:19::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2024-11-30.17:21:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-11-30.17:21:19::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-11-30.17:21:19::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:21:19::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_17/src"

TRACE::2024-11-30.17:21:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_17/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-11-30.17:21:19::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-11-30.17:21:19::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:21:19::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_12/src"

TRACE::2024-11-30.17:21:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-11-30.17:21:19::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-11-30.17:21:19::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:21:20::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_10/src"

TRACE::2024-11-30.17:21:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-11-30.17:21:20::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-11-30.17:21:20::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:21:21::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_10/src"

TRACE::2024-11-30.17:21:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-11-30.17:21:21::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-11-30.17:21:21::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:21:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_0/src"

TRACE::2024-11-30.17:21:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-30.17:21:22::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-30.17:21:22::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:21:23::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2024-11-30.17:21:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-30.17:21:23::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-30.17:21:23::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:21:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2024-11-30.17:21:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-30.17:21:24::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-30.17:21:24::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:21:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2024-11-30.17:21:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-11-30.17:21:25::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-11-30.17:21:25::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:21:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2024-11-30.17:21:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-30.17:21:26::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-30.17:21:26::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:21:31::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-11-30.17:21:31::SCWMssOS::make --no-print-directory archive

TRACE::2024-11-30.17:21:31::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2024-11-30.17:21:31::SCWMssOS::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/cpputest_time.o ps7_corte
TRACE::2024-11-30.17:21:31::SCWMssOS::xa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/getpid
TRACE::2024-11-30.17:21:31::SCWMssOS::.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/
TRACE::2024-11-30.17:21:31::SCWMssOS::lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/read.o ps7_co
TRACE::2024-11-30.17:21:31::SCWMssOS::rtexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/
TRACE::2024-11-30.17:21:31::SCWMssOS::lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xadcps.o ps
TRACE::2024-11-30.17:21:31::SCWMssOS::7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sin
TRACE::2024-11-30.17:21:31::SCWMssOS::it.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xdevcf
TRACE::2024-11-30.17:21:31::SCWMssOS::g_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_
TRACE::2024-11-30.17:21:31::SCWMssOS::0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0
TRACE::2024-11-30.17:21:31::SCWMssOS::/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/xemacps_control.o ps7_c
TRACE::2024-11-30.17:21:31::SCWMssOS::ortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xemacps_sinit.o 
TRACE::2024-11-30.17:21:31::SCWMssOS::ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xgpiops_intr.o p
TRACE::2024-11-30.17:21:31::SCWMssOS::s7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_as
TRACE::2024-11-30.17:21:31::SCWMssOS::sert.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/x
TRACE::2024-11-30.17:21:31::SCWMssOS::il_mem.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/
TRACE::2024-11-30.17:21:31::SCWMssOS::lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o 
TRACE::2024-11-30.17:21:31::SCWMssOS::ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wr
TRACE::2024-11-30.17:21:31::SCWMssOS::ap.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib
TRACE::2024-11-30.17:21:31::SCWMssOS::/xqspips.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/l
TRACE::2024-11-30.17:21:31::SCWMssOS::ib/xqspips_selftest.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortex
TRACE::2024-11-30.17:21:31::SCWMssOS::a9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xscugic_sinit.
TRACE::2024-11-30.17:21:31::SCWMssOS::o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/xs
TRACE::2024-11-30.17:21:31::SCWMssOS::cutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_
TRACE::2024-11-30.17:21:31::SCWMssOS::0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/l
TRACE::2024-11-30.17:21:31::SCWMssOS::ib/xuartps_hw.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_selftest.o ps
TRACE::2024-11-30.17:21:31::SCWMssOS::7_cortexa9_0/lib/xuartps_sinit.o

TRACE::2024-11-30.17:21:31::SCWMssOS::'Finished building libraries'

TRACE::2024-11-30.17:21:32::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-11-30.17:21:32::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-11-30.17:21:32::SCWSystem::Completed Processing the domain freertos10_xilinx_ps7_cortexa9_0
LOG::2024-11-30.17:21:32::SCWSystem::Completed Processing the sysconfig 2_DDS_FFT_noise_ethernet_final_wrapper
LOG::2024-11-30.17:21:32::SCWPlatform::Completed generating the artifacts for system configuration 2_DDS_FFT_noise_ethernet_final_wrapper
TRACE::2024-11-30.17:21:32::SCWPlatform::Started preparing the platform 
TRACE::2024-11-30.17:21:32::SCWSystem::Writing the bif file for system config 2_DDS_FFT_noise_ethernet_final_wrapper
TRACE::2024-11-30.17:21:32::SCWSystem::dir created 
TRACE::2024-11-30.17:21:32::SCWSystem::Writing the bif 
TRACE::2024-11-30.17:21:32::SCWPlatform::Started writing the spfm file 
TRACE::2024-11-30.17:21:32::SCWPlatform::Started writing the xpfm file 
TRACE::2024-11-30.17:21:32::SCWPlatform::Completed generating the platform
TRACE::2024-11-30.17:21:32::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.17:21:32::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system_1
TRACE::2024-11-30.17:21:32::SCWMssOS::Writing the mss file completed D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.17:21:32::SCWMssOS::Commit changes completed.
TRACE::2024-11-30.17:21:32::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:21:32::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss with des name system_2
TRACE::2024-11-30.17:21:32::SCWMssOS::Writing the mss file completed D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:21:32::SCWMssOS::Commit changes completed.
TRACE::2024-11-30.17:21:32::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:21:32::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:21:32::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:21:32::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:21:32::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:21:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:21:32::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:21:32::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:21:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:21:32::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.17:21:32::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:21:32::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.17:21:32::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:21:32::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:21:32::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:21:32::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:21:32::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:21:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:21:32::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:21:32::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:21:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:21:32::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:21:32::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:21:32::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:21:32::SCWWriter::formatted JSON is {
	"platformName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"platHandOff":	"D:/Vivado/_DATN/FFT/FFT_final/DDS_FFT_noise_ethernet_final_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"systems":	[{
			"systemName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"systemDesc":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"sysActiveDom":	"freertos10_xilinx_ps7_cortexa9_0",
			"sysDefaultDom":	"freertos10_xilinx_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"93a24ad07889577044fa3b70be9e67b2",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.8", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDispName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDesc":	"freertos10_xilinx_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"<platformDir>/resources/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.12",
					"mssFile":	"",
					"md5Digest":	"41aa9a86ec129a732efb10f4e5f38b62",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.8"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"262140",
							"libOptionNames":	["total_heap_size"]
						},
						"lwip211":	{
							"api_mode":	"SOCKET_API",
							"default_tcp_recvmbox_size":	"4096",
							"lwip_tcpip_core_locking_input":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"memp_n_tcp_seg":	"1024",
							"memp_num_netbuf":	"4096",
							"n_rx_descriptors":	"512",
							"n_tx_descriptors":	"512",
							"pbuf_pool_size":	"16384",
							"tcp_snd_buf":	"65535",
							"tcp_wnd":	"65535",
							"tcpip_mbox_size":	"4096",
							"libOptionNames":	["api_mode", "default_tcp_recvmbox_size", "lwip_tcpip_core_locking_input", "mem_size", "memp_n_pbuf", "memp_n_tcp_seg", "memp_num_netbuf", "n_rx_descriptors", "n_tx_descriptors", "pbuf_pool_size", "tcp_snd_buf", "tcp_wnd", "tcpip_mbox_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx", "lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-11-30.17:21:32::SCWPlatform::updated the xpfm file.
TRACE::2024-11-30.17:21:33::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:21:33::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:21:33::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:21:33::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:21:33::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:21:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:21:33::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:21:33::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:21:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:21:33::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:21:33::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:21:33::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:47:43::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:47:43::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:47:43::SCWPlatform:: Platform location is D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa
TRACE::2024-11-30.17:47:43::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:47:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:47:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:47:49::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-11-30.17:47:49::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:47:49::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:47:49::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:47:49::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:47:49::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:47:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:47:49::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:47:49::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:47:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:47:49::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:47:49::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:47:49::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:47:49::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:47:49::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:47:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:47:49::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:47:49::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:47:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:47:49::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.17:47:49::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:47:49::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.17:47:49::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:47:49::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:47:49::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:47:49::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa
TRACE::2024-11-30.17:47:49::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:47:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:47:49::SCWPlatform::update - Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-30.17:47:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:47:49::SCWMssOS::Doing hw sync for the mss in domain: freertos10_xilinx_ps7_cortexa9_0
TRACE::2024-11-30.17:47:49::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:47:49::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:47:49::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:47:49::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:47:49::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:47:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:47:49::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:47:49::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:47:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:47:49::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:47:49::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:47:49::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:47:49::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:47:49::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:47:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:47:49::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:47:49::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-11-30.17:47:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:47:49::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:47:49::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:47:49::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:47:49::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:47:49::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:47:49::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:47:49::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa
TRACE::2024-11-30.17:47:49::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:47:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:47:49::SCWPlatform::update - Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-11-30.17:47:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:47:49::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.17:47:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-30.17:47:49::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-30.17:47:49::SCWMssOS::Commit changes completed.
TRACE::2024-11-30.17:47:49::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-11-30.17:47:49::SCWMssOS::Removing the swdes entry for  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.17:47:49::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:47:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-30.17:47:49::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-30.17:47:49::SCWMssOS::Commit changes completed.
TRACE::2024-11-30.17:47:49::SCWMssOS::Completed hw sync for the mss in domain: freertos10_xilinx_ps7_cortexa9_0
TRACE::2024-11-30.17:47:49::SCWMssOS::Removing the swdes entry for  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:47:49::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:47:49::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:47:49::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:47:49::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:47:49::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:47:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:47:49::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-11-30.17:47:55::SCWPlatform::Opened new HwDB with name DDS_FFT_ethernet_final_wrapper_7
TRACE::2024-11-30.17:47:55::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.17:47:55::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system_1
TRACE::2024-11-30.17:47:55::SCWMssOS::Writing the mss file completed D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.17:47:55::SCWMssOS::Commit changes completed.
TRACE::2024-11-30.17:47:55::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:47:55::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss with des name system_2
TRACE::2024-11-30.17:47:55::SCWMssOS::Writing the mss file completed D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:47:55::SCWMssOS::Commit changes completed.
TRACE::2024-11-30.17:47:55::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:47:55::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:47:55::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:47:55::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:47:55::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:47:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:47:55::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_7
TRACE::2024-11-30.17:47:55::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_7
TRACE::2024-11-30.17:47:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:47:55::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.17:47:55::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:47:55::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.17:47:55::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:47:55::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:47:55::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:47:55::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:47:55::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:47:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:47:55::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_7
TRACE::2024-11-30.17:47:55::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_7
TRACE::2024-11-30.17:47:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:47:55::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:47:55::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:47:55::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:47:55::SCWWriter::formatted JSON is {
	"platformName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"platHandOff":	"D:/Vivado/_DATN/FFT/FFT_final/DDS_FFT_noise_ethernet_final_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"systems":	[{
			"systemName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"systemDesc":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"sysActiveDom":	"freertos10_xilinx_ps7_cortexa9_0",
			"sysDefaultDom":	"freertos10_xilinx_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"93a24ad07889577044fa3b70be9e67b21",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.8", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDispName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDesc":	"freertos10_xilinx_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"<platformDir>/resources/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.12",
					"mssFile":	"",
					"md5Digest":	"41aa9a86ec129a732efb10f4e5f38b621",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.8"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"262140",
							"libOptionNames":	["total_heap_size"]
						},
						"lwip211":	{
							"api_mode":	"SOCKET_API",
							"default_tcp_recvmbox_size":	"4096",
							"lwip_tcpip_core_locking_input":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"memp_n_tcp_seg":	"1024",
							"memp_num_netbuf":	"4096",
							"n_rx_descriptors":	"512",
							"n_tx_descriptors":	"512",
							"pbuf_pool_size":	"16384",
							"tcp_snd_buf":	"65535",
							"tcp_wnd":	"65535",
							"tcpip_mbox_size":	"4096",
							"libOptionNames":	["api_mode", "default_tcp_recvmbox_size", "lwip_tcpip_core_locking_input", "mem_size", "memp_n_pbuf", "memp_n_tcp_seg", "memp_num_netbuf", "n_rx_descriptors", "n_tx_descriptors", "pbuf_pool_size", "tcp_snd_buf", "tcp_wnd", "tcpip_mbox_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx", "lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-11-30.17:47:56::SCWPlatform::Clearing the existing platform
TRACE::2024-11-30.17:47:56::SCWSystem::Clearing the existing sysconfig
TRACE::2024-11-30.17:47:56::SCWBDomain::clearing the fsbl build
TRACE::2024-11-30.17:47:56::SCWMssOS::Removing the swdes entry for  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.17:47:56::SCWMssOS::Removing the swdes entry for  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:47:56::SCWSystem::Clearing the domains completed.
TRACE::2024-11-30.17:47:56::SCWPlatform::Clearing the opened hw db.
TRACE::2024-11-30.17:47:56::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:47:56::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:47:56::SCWPlatform:: Platform location is D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:47:56::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:47:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:47:56::SCWPlatform::Removing the HwDB with name D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:47:56::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:47:56::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:47:56::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:47:56::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:47:56::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:47:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:47:56::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-11-30.17:48:03::SCWPlatform::Opened new HwDB with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:03::SCWReader::Active system found as  2_DDS_FFT_noise_ethernet_final_wrapper
TRACE::2024-11-30.17:48:03::SCWReader::Handling sysconfig 2_DDS_FFT_noise_ethernet_final_wrapper
TRACE::2024-11-30.17:48:03::SCWDomain::checking for install qemu data   : 
TRACE::2024-11-30.17:48:03::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-11-30.17:48:03::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-11-30.17:48:03::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:48:03::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:48:03::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:03::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:48:03::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:48:03::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:48:03::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:03::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:48:03::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:48:03::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:48:03::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:03::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:48:03::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-11-30.17:48:03::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:48:03::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:48:03::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:03::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:48:03::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.17:48:03::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:48:03::SCWMssOS::No sw design opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.17:48:03::SCWMssOS::mss exists loading the mss file  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.17:48:03::SCWMssOS::Opened the sw design from mss  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.17:48:03::SCWMssOS::Adding the swdes entry D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system_1
TRACE::2024-11-30.17:48:03::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-30.17:48:03::SCWMssOS::Opened the sw design.  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.17:48:03::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:48:03::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:48:03::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:03::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:48:03::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.17:48:03::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:48:03::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.17:48:03::SCWMssOS:: library already available in sw design:  xilffs:4.8
TRACE::2024-11-30.17:48:03::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:48:03::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:48:03::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:03::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:48:03::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.17:48:03::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:48:03::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.17:48:03::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-11-30.17:48:03::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.17:48:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-30.17:48:03::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-30.17:48:03::SCWMssOS::Commit changes completed.
TRACE::2024-11-30.17:48:03::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-11-30.17:48:03::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-11-30.17:48:03::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:48:03::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:48:03::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:03::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:48:03::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.17:48:03::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:48:03::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.17:48:03::SCWReader::No isolation master present  
TRACE::2024-11-30.17:48:03::SCWDomain::checking for install qemu data   : 
TRACE::2024-11-30.17:48:03::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-11-30.17:48:03::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-11-30.17:48:03::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:48:03::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:48:03::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:03::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:48:03::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:48:03::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:48:03::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:03::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:48:03::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:48:03::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:48:03::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:03::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:48:03::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:03::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:48:03::SCWMssOS::No sw design opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:03::SCWMssOS::mss exists loading the mss file  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:03::SCWMssOS::Opened the sw design from mss  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:03::SCWMssOS::Adding the swdes entry D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss with des name system_2
TRACE::2024-11-30.17:48:03::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-30.17:48:03::SCWMssOS::Opened the sw design.  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:03::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:48:03::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:48:03::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:03::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:48:03::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:03::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:48:03::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:03::SCWMssOS:: library already available in sw design:  lwip211:1.8
TRACE::2024-11-30.17:48:03::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:48:03::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:48:03::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:03::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:48:03::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:03::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:48:03::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:03::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:48:03::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:48:03::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:03::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:48:03::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:03::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:48:03::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:03::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:48:03::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:48:03::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:03::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:48:03::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:03::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:48:03::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:03::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:48:03::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:48:03::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:03::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:48:03::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:03::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:48:03::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:03::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:48:03::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:48:03::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:03::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:48:03::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:03::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:48:03::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:03::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:48:03::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:48:03::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:03::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:48:03::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:03::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:48:03::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:03::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:48:03::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:48:03::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:03::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:48:03::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:03::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:48:03::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:03::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:48:03::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:48:03::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:03::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:48:03::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:03::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:48:03::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:03::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:48:03::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:48:03::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:03::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:48:03::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:03::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:48:03::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:03::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:48:03::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:48:03::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:03::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:48:03::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:03::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:48:03::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:03::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:48:03::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:48:03::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:03::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:48:03::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:03::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:48:03::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:03::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:48:03::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:48:03::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:03::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:48:03::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:03::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:48:03::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:03::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:48:03::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:48:03::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:03::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:48:03::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:03::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:48:03::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:03::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:48:03::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:48:03::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:03::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:48:03::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:03::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:48:03::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:03::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:48:03::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:48:03::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:03::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:48:03::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:03::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:48:03::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:03::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:48:03::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:48:03::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:03::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:48:03::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:03::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:48:03::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:03::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:48:03::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:48:03::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:03::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:48:03::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:03::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:48:03::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:03::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:48:03::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:48:03::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:03::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:48:03::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:03::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:48:03::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:03::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:48:03::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:48:03::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:03::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:48:03::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:03::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:48:03::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:03::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:48:03::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:48:03::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:03::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:48:03::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:03::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:48:03::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:03::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:48:03::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:48:03::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:03::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:48:03::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:03::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:48:03::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:03::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:48:03::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:48:03::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:03::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:48:03::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:03::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:48:03::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:03::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:48:03::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:48:03::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:03::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:48:03::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:03::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:48:03::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:03::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:48:03::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:48:03::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:03::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:48:03::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:03::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:48:03::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:03::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:48:03::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:48:03::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:03::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:48:03::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:03::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:48:03::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:03::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:48:03::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:48:03::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:03::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:48:03::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:03::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:48:03::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:03::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:48:03::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:48:03::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:03::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:48:03::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:03::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:48:03::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:03::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:48:03::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:48:03::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:03::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:48:03::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:03::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:48:03::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:03::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-30.17:48:03::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-30.17:48:03::SCWMssOS::Commit changes completed.
TRACE::2024-11-30.17:48:03::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-11-30.17:48:03::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-11-30.17:48:03::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:48:03::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:48:03::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:03::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:48:03::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:03::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:48:03::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:03::SCWReader::No isolation master present  
TRACE::2024-11-30.17:48:03::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:48:03::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:48:03::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:03::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:48:03::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:03::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:48:03::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:04::SCWMssOS::In reload Mss file.
TRACE::2024-11-30.17:48:04::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:48:04::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:48:04::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:04::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:48:04::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:04::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:48:04::SCWMssOS::No sw design opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:04::SCWMssOS::mss exists loading the mss file  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:04::SCWMssOS::Opened the sw design from mss  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:04::SCWMssOS::Adding the swdes entry D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss with des name system_2
TRACE::2024-11-30.17:48:04::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-30.17:48:04::SCWMssOS::Opened the sw design.  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:04::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:48:04::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:48:04::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:04::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:48:04::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:04::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:48:04::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:04::SCWMssOS:: library already available in sw design:  lwip211:1.8
TRACE::2024-11-30.17:48:04::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:48:04::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:48:04::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:04::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:48:04::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:04::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:48:04::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:04::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:48:04::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:48:04::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:04::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:48:04::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:04::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:48:04::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:04::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:48:04::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:48:04::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:04::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:48:04::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:04::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:48:04::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:04::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:48:04::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:48:04::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:04::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:48:04::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:04::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:48:04::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:04::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:48:04::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:48:04::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:04::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:48:04::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:04::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:48:04::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:04::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:48:04::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:48:04::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:04::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:48:04::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:04::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:48:04::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:04::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:48:04::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:48:04::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:04::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:48:04::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:04::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:48:04::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:04::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:48:04::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:48:04::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:04::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:48:04::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:04::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:48:04::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:04::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:48:04::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:48:04::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:04::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:48:04::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:04::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:48:04::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:04::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:48:04::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:48:04::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:04::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:48:04::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:04::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:48:04::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:04::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:48:04::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:48:04::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:04::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:48:04::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:04::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:48:04::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:04::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:48:04::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:48:04::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:04::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:48:04::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:04::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:48:04::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:04::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:48:04::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:48:04::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:04::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:48:04::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:04::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:48:04::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:04::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:48:04::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:48:04::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:04::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:48:04::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:04::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:48:04::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:04::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:48:04::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:48:04::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:04::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:48:04::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:04::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:48:04::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:04::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:48:04::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:48:04::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:04::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:48:04::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:04::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:48:04::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:04::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:48:04::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:48:04::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:04::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:48:04::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:04::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:48:04::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:04::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:48:04::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:48:04::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:04::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:48:04::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:04::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:48:04::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:04::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:48:04::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:48:04::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:04::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:48:04::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:04::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:48:04::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:04::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:48:04::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:48:04::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:04::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:48:04::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:04::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:48:04::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:04::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:48:04::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:48:04::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:04::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:48:04::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:04::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:48:04::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:04::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:48:04::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:48:04::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:04::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:48:04::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:04::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:48:04::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:04::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:48:04::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:48:04::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:04::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:48:04::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:04::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:48:04::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:04::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:48:04::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:48:04::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:04::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:48:04::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:04::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:48:04::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:04::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:48:04::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:48:04::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:04::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:48:04::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:04::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:48:04::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:04::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:48:04::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:48:04::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:04::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:48:04::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:04::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:48:04::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:04::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:48:04::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:48:04::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:04::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:48:04::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:04::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:48:04::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:04::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:48:04::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:48:04::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:04::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:48:04::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:04::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:48:04::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:04::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-30.17:48:04::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-30.17:48:04::SCWMssOS::Commit changes completed.
TRACE::2024-11-30.17:48:04::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:48:04::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:48:04::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:04::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:48:04::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:04::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:48:04::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:04::SCWMssOS::Removing the swdes entry for  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:06::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:06::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:06::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:06::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:48:06::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:48:06::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:06::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:48:06::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:06::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:48:06::SCWMssOS::No sw design opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:06::SCWMssOS::mss exists loading the mss file  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:06::SCWMssOS::Opened the sw design from mss  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:06::SCWMssOS::Adding the swdes entry D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss with des name system_2
TRACE::2024-11-30.17:48:06::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-30.17:48:06::SCWMssOS::Opened the sw design.  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:14::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.17:48:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-30.17:48:14::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-30.17:48:14::SCWMssOS::Commit changes completed.
TRACE::2024-11-30.17:48:14::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-30.17:48:14::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-30.17:48:14::SCWMssOS::Commit changes completed.
TRACE::2024-11-30.17:48:14::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:14::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:14::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:14::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:48:14::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:48:14::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:14::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:48:14::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.17:48:14::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:48:14::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.17:48:14::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:14::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:14::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:14::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:48:14::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:48:14::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:14::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:48:14::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:14::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:48:14::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:14::SCWWriter::formatted JSON is {
	"platformName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"platHandOff":	"D:/Vivado/_DATN/FFT/FFT_final/DDS_FFT_noise_ethernet_final_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"systems":	[{
			"systemName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"systemDesc":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"sysActiveDom":	"freertos10_xilinx_ps7_cortexa9_0",
			"sysDefaultDom":	"freertos10_xilinx_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"93a24ad07889577044fa3b70be9e67b21",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.8", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDispName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDesc":	"freertos10_xilinx_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"<platformDir>/resources/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.12",
					"mssFile":	"",
					"md5Digest":	"41aa9a86ec129a732efb10f4e5f38b621",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.8"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"262140",
							"libOptionNames":	["total_heap_size"]
						},
						"lwip211":	{
							"api_mode":	"SOCKET_API",
							"default_tcp_recvmbox_size":	"4096",
							"lwip_tcpip_core_locking_input":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"memp_n_tcp_seg":	"1024",
							"memp_num_netbuf":	"4096",
							"n_rx_descriptors":	"512",
							"n_tx_descriptors":	"512",
							"pbuf_pool_size":	"16384",
							"tcp_snd_buf":	"65535",
							"tcp_wnd":	"65535",
							"tcpip_mbox_size":	"4096",
							"libOptionNames":	["api_mode", "default_tcp_recvmbox_size", "lwip_tcpip_core_locking_input", "mem_size", "memp_n_pbuf", "memp_n_tcp_seg", "memp_num_netbuf", "n_rx_descriptors", "n_tx_descriptors", "pbuf_pool_size", "tcp_snd_buf", "tcp_wnd", "tcpip_mbox_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx", "lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-11-30.17:48:14::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-30.17:48:14::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-30.17:48:14::SCWMssOS::Commit changes completed.
TRACE::2024-11-30.17:48:14::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:14::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:14::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:14::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:48:14::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:48:14::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:14::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:48:14::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:14::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:48:14::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:14::SCWMssOS::Removing the swdes entry for  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
LOG::2024-11-30.17:48:20::SCWPlatform::Started generating the artifacts platform 2_DDS_FFT_noise_ethernet_final_wrapper
TRACE::2024-11-30.17:48:20::SCWPlatform::Sanity checking of platform is completed
LOG::2024-11-30.17:48:20::SCWPlatform::Started generating the artifacts for system configuration 2_DDS_FFT_noise_ethernet_final_wrapper
LOG::2024-11-30.17:48:20::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-11-30.17:48:20::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-11-30.17:48:20::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-11-30.17:48:20::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-11-30.17:48:20::SCWSystem::Checking the domain freertos10_xilinx_ps7_cortexa9_0
LOG::2024-11-30.17:48:20::SCWSystem::Not a boot domain 
LOG::2024-11-30.17:48:20::SCWSystem::Started Processing the domain freertos10_xilinx_ps7_cortexa9_0
TRACE::2024-11-30.17:48:20::SCWDomain::Generating domain artifcats
TRACE::2024-11-30.17:48:20::SCWMssOS::Generating standalone artifcats
TRACE::2024-11-30.17:48:20::SCWMssOS::Copying the qemu file from  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/resources/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt To D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/export/2_DDS_FFT_noise_ethernet_final_wrapper/sw/2_DDS_FFT_noise_ethernet_final_wrapper/qemu/
TRACE::2024-11-30.17:48:20::SCWMssOS::Copying the qemu file from  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/resources/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt To D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/export/2_DDS_FFT_noise_ethernet_final_wrapper/sw/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu/
TRACE::2024-11-30.17:48:20::SCWMssOS:: Copying the user libraries. 
TRACE::2024-11-30.17:48:20::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:20::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:20::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:20::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:48:20::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:48:20::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:20::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:48:20::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:20::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:48:20::SCWMssOS::No sw design opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:20::SCWMssOS::mss exists loading the mss file  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:20::SCWMssOS::Opened the sw design from mss  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:20::SCWMssOS::Adding the swdes entry D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss with des name system_2
TRACE::2024-11-30.17:48:20::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-30.17:48:21::SCWMssOS::Opened the sw design.  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:21::SCWMssOS::Completed writing the mss file at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp
TRACE::2024-11-30.17:48:21::SCWMssOS::Mss edits present, copying mssfile into export location D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:21::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2024-11-30.17:48:25::SCWMssOS::doing bsp build ... 
TRACE::2024-11-30.17:48:25::SCWMssOS::System Command Ran  D: & cd  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp & make 
TRACE::2024-11-30.17:48:25::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-11-30.17:48:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-11-30.17:48:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-11-30.17:48:25::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-11-30.17:48:25::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:48:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2024-11-30.17:48:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-11-30.17:48:25::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-11-30.17:48:25::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:48:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-11-30.17:48:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-30.17:48:25::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-30.17:48:25::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:48:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-11-30.17:48:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-30.17:48:25::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-30.17:48:25::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:48:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2024-11-30.17:48:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-30.17:48:25::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-30.17:48:25::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:48:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_17/src"

TRACE::2024-11-30.17:48:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_17/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-30.17:48:25::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-30.17:48:25::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:48:26::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_12/src"

TRACE::2024-11-30.17:48:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-n
TRACE::2024-11-30.17:48:26::SCWMssOS::one-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-ab
TRACE::2024-11-30.17:48:26::SCWMssOS::i=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:48:26::SCWMssOS::"includes"

TRACE::2024-11-30.17:48:28::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_10/src"

TRACE::2024-11-30.17:48:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-30.17:48:28::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-30.17:48:28::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:48:28::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/lwip211_v1_8/src"

TRACE::2024-11-30.17:48:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-30.17:48:28::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-30.17:48:28::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:48:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/myFFT_v1_0/src"

TRACE::2024-11-30.17:48:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/myFFT_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-30.17:48:30::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-30.17:48:30::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:48:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_10/src"

TRACE::2024-11-30.17:48:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-30.17:48:30::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-30.17:48:30::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:48:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_0/src"

TRACE::2024-11-30.17:48:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-30.17:48:30::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-30.17:48:30::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:48:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2024-11-30.17:48:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-11-30.17:48:30::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-11-30.17:48:30::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:48:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2024-11-30.17:48:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-30.17:48:31::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-30.17:48:31::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:48:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2024-11-30.17:48:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-30.17:48:31::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-30.17:48:31::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:48:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2024-11-30.17:48:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-30.17:48:31::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-30.17:48:31::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:48:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/lwip211_v1_8/src"

TRACE::2024-11-30.17:48:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-11-30.17:48:31::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-11-30.17:48:31::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:48:31::SCWMssOS::"Compiling lwip src and adapter files"

TRACE::2024-11-30.17:48:45::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/myFFT_v1_0/src"

TRACE::2024-11-30.17:48:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/myFFT_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-11-30.17:48:45::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-11-30.17:48:45::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:48:45::SCWMssOS::"Compiling FFTip..."

TRACE::2024-11-30.17:48:45::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-11-30.17:48:45::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2024-11-30.17:48:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-11-30.17:48:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-11-30.17:48:45::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-11-30.17:48:45::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:48:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2024-11-30.17:48:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-11-30.17:48:45::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-11-30.17:48:45::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:48:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-11-30.17:48:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-30.17:48:45::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-30.17:48:45::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:48:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-11-30.17:48:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-30.17:48:45::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-30.17:48:45::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:48:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2024-11-30.17:48:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-30.17:48:45::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-30.17:48:45::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:48:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_17/src"

TRACE::2024-11-30.17:48:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_17/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-30.17:48:45::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-30.17:48:45::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:48:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_12/src"

TRACE::2024-11-30.17:48:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-n
TRACE::2024-11-30.17:48:45::SCWMssOS::one-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-ab
TRACE::2024-11-30.17:48:45::SCWMssOS::i=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:48:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_10/src"

TRACE::2024-11-30.17:48:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-30.17:48:45::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-30.17:48:45::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:48:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/lwip211_v1_8/src"

TRACE::2024-11-30.17:48:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-30.17:48:46::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-30.17:48:46::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:48:46::SCWMssOS::"includes"

TRACE::2024-11-30.17:48:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/myFFT_v1_0/src"

TRACE::2024-11-30.17:48:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/myFFT_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-30.17:48:46::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-30.17:48:46::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:48:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_10/src"

TRACE::2024-11-30.17:48:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-30.17:48:46::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-30.17:48:46::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:48:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_0/src"

TRACE::2024-11-30.17:48:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2024-11-30.17:48:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-30.17:48:46::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-30.17:48:46::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:48:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2024-11-30.17:48:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-11-30.17:48:46::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-11-30.17:48:46::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:48:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2024-11-30.17:48:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-30.17:48:46::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-30.17:48:46::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:48:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-30.17:48:46::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-30.17:48:46::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:48:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2024-11-30.17:48:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-30.17:48:46::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-30.17:48:46::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:48:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-11-30.17:48:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-11-30.17:48:46::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-11-30.17:48:46::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:48:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2024-11-30.17:48:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-11-30.17:48:47::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-11-30.17:48:47::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:48:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-11-30.17:48:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-11-30.17:48:47::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-11-30.17:48:47::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:48:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-11-30.17:48:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-30.17:48:47::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-30.17:48:47::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:48:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2024-11-30.17:48:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-11-30.17:48:47::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-11-30.17:48:47::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:48:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_17/src"

TRACE::2024-11-30.17:48:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_17/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-11-30.17:48:47::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-11-30.17:48:47::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:48:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_12/src"

TRACE::2024-11-30.17:48:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-11-30.17:48:47::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-11-30.17:48:47::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:48:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_10/src"

TRACE::2024-11-30.17:48:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-11-30.17:48:48::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-11-30.17:48:48::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:48:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_10/src"

TRACE::2024-11-30.17:48:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-11-30.17:48:48::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-11-30.17:48:48::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:48:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_0/src"

TRACE::2024-11-30.17:48:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-30.17:48:49::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-30.17:48:49::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:48:50::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2024-11-30.17:48:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-30.17:48:50::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-30.17:48:50::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:48:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2024-11-30.17:48:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-30.17:48:51::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-30.17:48:51::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:48:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2024-11-30.17:48:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-11-30.17:48:52::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-11-30.17:48:52::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:48:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2024-11-30.17:48:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-30.17:48:52::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-30.17:48:52::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.17:48:58::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-11-30.17:48:58::SCWMssOS::make --no-print-directory archive

TRACE::2024-11-30.17:48:58::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2024-11-30.17:48:58::SCWMssOS::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/cpputest_time.o ps7_corte
TRACE::2024-11-30.17:48:58::SCWMssOS::xa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/getpid
TRACE::2024-11-30.17:48:58::SCWMssOS::.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/
TRACE::2024-11-30.17:48:58::SCWMssOS::lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/read.o ps7_co
TRACE::2024-11-30.17:48:58::SCWMssOS::rtexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/
TRACE::2024-11-30.17:48:58::SCWMssOS::lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xadcps.o ps
TRACE::2024-11-30.17:48:58::SCWMssOS::7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sin
TRACE::2024-11-30.17:48:58::SCWMssOS::it.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xdevcf
TRACE::2024-11-30.17:48:58::SCWMssOS::g_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_
TRACE::2024-11-30.17:48:58::SCWMssOS::0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0
TRACE::2024-11-30.17:48:58::SCWMssOS::/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/xemacps_control.o ps7_c
TRACE::2024-11-30.17:48:58::SCWMssOS::ortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xemacps_sinit.o 
TRACE::2024-11-30.17:48:58::SCWMssOS::ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xgpiops_intr.o p
TRACE::2024-11-30.17:48:58::SCWMssOS::s7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_as
TRACE::2024-11-30.17:48:58::SCWMssOS::sert.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/x
TRACE::2024-11-30.17:48:58::SCWMssOS::il_mem.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/
TRACE::2024-11-30.17:48:58::SCWMssOS::lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o 
TRACE::2024-11-30.17:48:58::SCWMssOS::ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wr
TRACE::2024-11-30.17:48:58::SCWMssOS::ap.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib
TRACE::2024-11-30.17:48:58::SCWMssOS::/xqspips.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/l
TRACE::2024-11-30.17:48:58::SCWMssOS::ib/xqspips_selftest.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortex
TRACE::2024-11-30.17:48:58::SCWMssOS::a9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xscugic_sinit.
TRACE::2024-11-30.17:48:58::SCWMssOS::o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/xs
TRACE::2024-11-30.17:48:58::SCWMssOS::cutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_
TRACE::2024-11-30.17:48:58::SCWMssOS::0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/l
TRACE::2024-11-30.17:48:58::SCWMssOS::ib/xuartps_hw.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_selftest.o ps
TRACE::2024-11-30.17:48:58::SCWMssOS::7_cortexa9_0/lib/xuartps_sinit.o

TRACE::2024-11-30.17:48:58::SCWMssOS::'Finished building libraries'

TRACE::2024-11-30.17:48:59::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-11-30.17:48:59::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-11-30.17:48:59::SCWSystem::Completed Processing the domain freertos10_xilinx_ps7_cortexa9_0
LOG::2024-11-30.17:48:59::SCWSystem::Completed Processing the sysconfig 2_DDS_FFT_noise_ethernet_final_wrapper
LOG::2024-11-30.17:48:59::SCWPlatform::Completed generating the artifacts for system configuration 2_DDS_FFT_noise_ethernet_final_wrapper
TRACE::2024-11-30.17:48:59::SCWPlatform::Started preparing the platform 
TRACE::2024-11-30.17:48:59::SCWSystem::Writing the bif file for system config 2_DDS_FFT_noise_ethernet_final_wrapper
TRACE::2024-11-30.17:48:59::SCWSystem::dir created 
TRACE::2024-11-30.17:48:59::SCWSystem::Writing the bif 
TRACE::2024-11-30.17:48:59::SCWPlatform::Started writing the spfm file 
TRACE::2024-11-30.17:48:59::SCWPlatform::Started writing the xpfm file 
TRACE::2024-11-30.17:48:59::SCWPlatform::Completed generating the platform
TRACE::2024-11-30.17:48:59::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.17:48:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-30.17:48:59::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-30.17:48:59::SCWMssOS::Commit changes completed.
TRACE::2024-11-30.17:48:59::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:59::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss with des name system_2
TRACE::2024-11-30.17:48:59::SCWMssOS::Writing the mss file completed D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:59::SCWMssOS::Commit changes completed.
TRACE::2024-11-30.17:48:59::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:59::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:59::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:59::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:48:59::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:48:59::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:59::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:48:59::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.17:48:59::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:48:59::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.17:48:59::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:59::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:59::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:59::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:48:59::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:48:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:48:59::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:59::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:48:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:48:59::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:59::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:48:59::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:48:59::SCWWriter::formatted JSON is {
	"platformName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"platHandOff":	"D:/Vivado/_DATN/FFT/FFT_final/DDS_FFT_noise_ethernet_final_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"systems":	[{
			"systemName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"systemDesc":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"sysActiveDom":	"freertos10_xilinx_ps7_cortexa9_0",
			"sysDefaultDom":	"freertos10_xilinx_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"93a24ad07889577044fa3b70be9e67b21",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.8", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDispName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDesc":	"freertos10_xilinx_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"<platformDir>/resources/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.12",
					"mssFile":	"",
					"md5Digest":	"41aa9a86ec129a732efb10f4e5f38b62",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.8"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"262140",
							"libOptionNames":	["total_heap_size"]
						},
						"lwip211":	{
							"api_mode":	"SOCKET_API",
							"default_tcp_recvmbox_size":	"4096",
							"lwip_tcpip_core_locking_input":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"memp_n_tcp_seg":	"1024",
							"memp_num_netbuf":	"4096",
							"n_rx_descriptors":	"512",
							"n_tx_descriptors":	"512",
							"pbuf_pool_size":	"16384",
							"tcp_snd_buf":	"65535",
							"tcp_wnd":	"65535",
							"tcpip_mbox_size":	"4096",
							"libOptionNames":	["api_mode", "default_tcp_recvmbox_size", "lwip_tcpip_core_locking_input", "mem_size", "memp_n_pbuf", "memp_n_tcp_seg", "memp_num_netbuf", "n_rx_descriptors", "n_tx_descriptors", "pbuf_pool_size", "tcp_snd_buf", "tcp_wnd", "tcpip_mbox_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx", "lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-11-30.17:48:59::SCWPlatform::updated the xpfm file.
TRACE::2024-11-30.17:49:00::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:49:00::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:49:00::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:49:00::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.17:49:00::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.17:49:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.17:49:00::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:49:00::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.17:49:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.17:49:00::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.17:49:00::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.17:49:00::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:08:00::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:00::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:00::SCWPlatform:: Platform location is D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa
TRACE::2024-11-30.18:08:00::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:08:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:08:08::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-11-30.18:08:08::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:08::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:08::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:08::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:08:08::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:08:08::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.18:08:08::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.18:08:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:08:08::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:08::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:08::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:08::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:08:08::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:08:08::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.18:08:08::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.18:08:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:08:08::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.18:08:08::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.18:08:08::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.18:08:08::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:08::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:08::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:08::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa
TRACE::2024-11-30.18:08:08::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:08:08::SCWPlatform::update - Opened existing hwdb DDS_FFT_ethernet_final_wrapper_9
TRACE::2024-11-30.18:08:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:08:08::SCWMssOS::Doing hw sync for the mss in domain: freertos10_xilinx_ps7_cortexa9_0
TRACE::2024-11-30.18:08:08::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:08::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:08::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:08::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:08:08::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:08:08::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.18:08:08::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.18:08:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:08:08::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:08::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:08::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:08::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:08:08::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:08:08::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.18:08:08::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-11-30.18:08:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:08:08::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:08:08::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.18:08:08::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:08:08::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:08::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:08::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:08::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa
TRACE::2024-11-30.18:08:08::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:08:08::SCWPlatform::update - Opened existing hwdb DDS_FFT_ethernet_final_wrapper_9
TRACE::2024-11-30.18:08:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:08:08::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.18:08:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-30.18:08:08::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-30.18:08:08::SCWMssOS::Commit changes completed.
TRACE::2024-11-30.18:08:08::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-11-30.18:08:08::SCWMssOS::Removing the swdes entry for  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.18:08:08::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:08:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-30.18:08:08::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-30.18:08:08::SCWMssOS::Commit changes completed.
TRACE::2024-11-30.18:08:08::SCWMssOS::Completed hw sync for the mss in domain: freertos10_xilinx_ps7_cortexa9_0
TRACE::2024-11-30.18:08:08::SCWMssOS::Removing the swdes entry for  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:08:08::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:08::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:08::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:08::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:08:08::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:08:08::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-11-30.18:08:15::SCWPlatform::Opened new HwDB with name DDS_FFT_ethernet_final_wrapper_10
TRACE::2024-11-30.18:08:15::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.18:08:15::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system_1
TRACE::2024-11-30.18:08:15::SCWMssOS::Writing the mss file completed D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.18:08:15::SCWMssOS::Commit changes completed.
TRACE::2024-11-30.18:08:15::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:08:15::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss with des name system_2
TRACE::2024-11-30.18:08:15::SCWMssOS::Writing the mss file completed D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:08:15::SCWMssOS::Commit changes completed.
TRACE::2024-11-30.18:08:15::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:15::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:15::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:15::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:08:15::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:08:15::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_10
TRACE::2024-11-30.18:08:15::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_10
TRACE::2024-11-30.18:08:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:08:15::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.18:08:15::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.18:08:15::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.18:08:15::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:15::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:15::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:15::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:08:15::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:08:15::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_10
TRACE::2024-11-30.18:08:15::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_10
TRACE::2024-11-30.18:08:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:08:15::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:08:15::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.18:08:15::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:08:15::SCWWriter::formatted JSON is {
	"platformName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"platHandOff":	"D:/Vivado/_DATN/FFT/FFT_final/DDS_FFT_noise_ethernet_final_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"systems":	[{
			"systemName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"systemDesc":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"sysActiveDom":	"freertos10_xilinx_ps7_cortexa9_0",
			"sysDefaultDom":	"freertos10_xilinx_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"93a24ad07889577044fa3b70be9e67b21",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.8", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDispName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDesc":	"freertos10_xilinx_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"<platformDir>/resources/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.12",
					"mssFile":	"",
					"md5Digest":	"41aa9a86ec129a732efb10f4e5f38b621",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.8"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"262140",
							"libOptionNames":	["total_heap_size"]
						},
						"lwip211":	{
							"api_mode":	"SOCKET_API",
							"default_tcp_recvmbox_size":	"4096",
							"lwip_tcpip_core_locking_input":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"memp_n_tcp_seg":	"1024",
							"memp_num_netbuf":	"4096",
							"n_rx_descriptors":	"512",
							"n_tx_descriptors":	"512",
							"pbuf_pool_size":	"16384",
							"tcp_snd_buf":	"65535",
							"tcp_wnd":	"65535",
							"tcpip_mbox_size":	"4096",
							"libOptionNames":	["api_mode", "default_tcp_recvmbox_size", "lwip_tcpip_core_locking_input", "mem_size", "memp_n_pbuf", "memp_n_tcp_seg", "memp_num_netbuf", "n_rx_descriptors", "n_tx_descriptors", "pbuf_pool_size", "tcp_snd_buf", "tcp_wnd", "tcpip_mbox_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx", "lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-11-30.18:08:17::SCWPlatform::Clearing the existing platform
TRACE::2024-11-30.18:08:17::SCWSystem::Clearing the existing sysconfig
TRACE::2024-11-30.18:08:17::SCWBDomain::clearing the fsbl build
TRACE::2024-11-30.18:08:17::SCWMssOS::Removing the swdes entry for  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.18:08:17::SCWMssOS::Removing the swdes entry for  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:08:17::SCWSystem::Clearing the domains completed.
TRACE::2024-11-30.18:08:17::SCWPlatform::Clearing the opened hw db.
TRACE::2024-11-30.18:08:17::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:17::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:17::SCWPlatform:: Platform location is D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:08:17::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:08:17::SCWPlatform::Removing the HwDB with name D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:17::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:17::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:17::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:17::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:08:17::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:08:17::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-11-30.18:08:25::SCWPlatform::Opened new HwDB with name DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:08:25::SCWReader::Active system found as  2_DDS_FFT_noise_ethernet_final_wrapper
TRACE::2024-11-30.18:08:25::SCWReader::Handling sysconfig 2_DDS_FFT_noise_ethernet_final_wrapper
TRACE::2024-11-30.18:08:25::SCWDomain::checking for install qemu data   : 
TRACE::2024-11-30.18:08:25::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-11-30.18:08:25::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-11-30.18:08:25::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:08:25::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:08:25::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:08:25::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:08:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:08:25::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:08:25::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:08:25::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:08:25::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:08:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:08:25::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:08:25::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:08:25::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:08:25::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:08:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:08:25::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-11-30.18:08:25::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:08:25::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:08:25::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:08:25::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:08:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:08:25::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.18:08:25::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.18:08:25::SCWMssOS::No sw design opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.18:08:25::SCWMssOS::mss exists loading the mss file  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.18:08:25::SCWMssOS::Opened the sw design from mss  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.18:08:25::SCWMssOS::Adding the swdes entry D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system_1
TRACE::2024-11-30.18:08:25::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-30.18:08:25::SCWMssOS::Opened the sw design.  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.18:08:25::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:08:25::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:08:25::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:08:25::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:08:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:08:25::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.18:08:25::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.18:08:25::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.18:08:25::SCWMssOS:: library already available in sw design:  xilffs:4.8
TRACE::2024-11-30.18:08:25::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:08:25::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:08:25::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:08:25::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:08:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:08:25::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.18:08:25::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.18:08:25::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.18:08:25::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-11-30.18:08:25::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.18:08:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-30.18:08:25::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-30.18:08:25::SCWMssOS::Commit changes completed.
TRACE::2024-11-30.18:08:25::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-11-30.18:08:25::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-11-30.18:08:25::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:08:25::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:08:25::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:08:25::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:08:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:08:25::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.18:08:25::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.18:08:25::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.18:08:25::SCWReader::No isolation master present  
TRACE::2024-11-30.18:08:25::SCWDomain::checking for install qemu data   : 
TRACE::2024-11-30.18:08:25::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-11-30.18:08:25::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-11-30.18:08:25::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:08:25::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:08:25::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:08:25::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:08:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:08:25::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:08:25::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:08:25::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:08:25::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:08:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:08:25::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:08:25::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:08:25::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:08:25::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:08:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:08:25::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:08:25::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.18:08:25::SCWMssOS::No sw design opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:08:25::SCWMssOS::mss exists loading the mss file  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:08:25::SCWMssOS::Opened the sw design from mss  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:08:25::SCWMssOS::Adding the swdes entry D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss with des name system_2
TRACE::2024-11-30.18:08:25::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-30.18:08:25::SCWMssOS::Opened the sw design.  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:08:25::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:08:25::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:08:25::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:08:25::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:08:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:08:25::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:08:25::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.18:08:25::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:08:25::SCWMssOS:: library already available in sw design:  lwip211:1.8
TRACE::2024-11-30.18:08:25::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:08:25::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:08:25::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:08:25::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:08:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:08:25::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:08:25::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.18:08:25::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:08:25::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:08:25::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:08:25::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:08:25::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:08:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:08:25::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:08:25::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.18:08:25::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:08:25::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:08:25::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:08:25::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:08:25::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:08:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:08:25::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:08:25::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.18:08:25::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:08:25::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:08:25::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:08:25::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:08:25::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:08:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:08:25::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:08:25::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.18:08:25::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:08:25::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:08:25::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:08:25::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:08:25::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:08:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:08:25::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:08:25::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.18:08:25::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:08:25::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:08:25::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:08:25::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:08:25::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:08:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:08:25::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:08:25::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.18:08:25::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:08:25::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:08:25::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:08:25::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:08:25::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:08:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:08:25::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:08:25::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.18:08:25::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:08:25::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:08:25::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:08:25::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:08:25::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:08:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:08:25::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:08:25::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.18:08:25::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:08:25::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:08:25::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:08:25::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:08:25::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:08:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:08:25::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:08:25::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.18:08:25::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:08:25::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:08:25::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:08:25::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:08:25::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:08:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:08:25::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:08:25::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.18:08:25::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:08:25::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:08:25::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:08:25::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:08:25::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:08:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:08:25::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:08:25::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.18:08:25::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:08:25::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:08:25::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:08:25::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:08:25::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:08:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:08:25::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:08:25::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.18:08:25::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:08:25::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:08:25::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:08:25::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:08:25::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:08:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:08:25::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:08:25::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.18:08:25::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:08:25::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:08:25::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:08:25::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:08:25::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:08:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:08:25::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:08:25::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.18:08:25::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:08:25::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:08:25::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:08:25::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:08:25::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:08:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:08:25::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:08:25::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.18:08:25::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:08:25::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:08:25::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:08:25::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:08:25::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:08:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:08:25::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:08:25::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.18:08:25::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:08:25::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:08:25::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:08:25::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:08:25::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:08:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:08:25::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:08:25::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.18:08:25::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:08:25::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:08:25::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:08:25::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:08:25::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:08:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:08:25::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:08:25::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.18:08:25::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:08:25::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:08:25::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:08:25::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:08:25::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:08:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:08:25::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:08:25::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.18:08:25::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:08:25::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:08:25::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:08:25::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:08:25::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:08:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:08:25::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:08:25::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.18:08:25::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:08:25::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:08:25::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:08:25::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:08:25::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:08:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:08:25::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:08:25::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.18:08:25::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:08:25::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:08:25::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:08:25::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:08:25::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:08:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:08:25::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:08:25::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.18:08:25::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:08:25::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:08:25::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:08:25::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:08:25::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:08:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:08:25::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:08:25::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.18:08:25::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:08:25::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:08:25::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:08:25::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:08:25::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:08:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:08:25::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:08:25::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.18:08:25::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:08:25::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:08:25::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:08:25::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:08:25::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:08:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:08:25::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:08:25::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.18:08:25::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:08:25::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:08:25::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:08:25::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:08:25::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:08:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:08:25::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:08:25::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.18:08:25::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:08:25::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:08:25::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:08:25::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:08:25::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:08:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:08:25::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:08:25::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.18:08:25::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:08:25::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:08:25::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:08:25::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:08:25::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:08:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:08:25::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:08:25::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.18:08:25::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:08:25::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:08:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-30.18:08:25::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-30.18:08:25::SCWMssOS::Commit changes completed.
TRACE::2024-11-30.18:08:25::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-11-30.18:08:25::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-11-30.18:08:25::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:08:25::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:08:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:08:25::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:08:25::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:08:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:08:25::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:08:25::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.18:08:25::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:08:25::SCWReader::No isolation master present  
TRACE::2024-11-30.18:09:26::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:09:26::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:09:26::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:09:26::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:09:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:09:26::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:09:26::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.18:09:26::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:09:26::SCWMssOS::In reload Mss file.
TRACE::2024-11-30.18:09:26::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:09:26::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:09:26::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:09:26::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:09:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:09:26::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:09:26::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.18:09:26::SCWMssOS::No sw design opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:09:26::SCWMssOS::mss exists loading the mss file  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:09:26::SCWMssOS::Opened the sw design from mss  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:09:26::SCWMssOS::Adding the swdes entry D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss with des name system_2
TRACE::2024-11-30.18:09:26::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-30.18:09:26::SCWMssOS::Opened the sw design.  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:09:26::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:09:26::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:09:26::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:09:26::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:09:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:09:26::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:09:26::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.18:09:26::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:09:26::SCWMssOS:: library already available in sw design:  lwip211:1.8
TRACE::2024-11-30.18:09:26::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:09:26::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:09:26::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:09:26::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:09:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:09:26::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:09:26::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.18:09:26::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:09:26::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:09:26::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:09:26::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:09:26::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:09:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:09:26::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:09:26::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.18:09:26::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:09:26::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:09:26::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:09:26::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:09:26::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:09:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:09:26::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:09:26::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.18:09:26::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:09:26::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:09:26::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:09:26::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:09:26::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:09:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:09:26::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:09:26::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.18:09:26::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:09:26::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:09:26::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:09:26::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:09:26::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:09:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:09:26::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:09:26::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.18:09:26::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:09:26::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:09:26::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:09:26::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:09:26::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:09:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:09:26::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:09:26::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.18:09:26::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:09:26::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:09:26::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:09:26::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:09:26::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:09:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:09:26::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:09:26::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.18:09:26::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:09:26::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:09:26::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:09:26::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:09:26::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:09:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:09:26::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:09:26::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.18:09:26::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:09:26::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:09:26::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:09:26::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:09:26::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:09:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:09:26::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:09:26::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.18:09:26::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:09:26::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:09:26::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:09:26::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:09:26::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:09:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:09:26::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:09:26::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.18:09:26::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:09:26::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:09:26::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:09:26::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:09:26::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:09:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:09:26::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:09:26::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.18:09:26::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:09:26::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:09:26::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:09:26::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:09:26::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:09:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:09:26::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:09:26::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.18:09:26::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:09:26::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:09:26::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:09:26::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:09:26::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:09:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:09:26::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:09:26::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.18:09:26::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:09:26::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:09:26::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:09:26::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:09:26::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:09:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:09:26::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:09:26::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.18:09:26::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:09:26::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:09:26::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:09:26::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:09:26::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:09:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:09:26::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:09:26::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.18:09:26::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:09:26::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:09:26::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:09:26::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:09:26::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:09:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:09:26::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:09:26::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.18:09:26::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:09:26::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:09:26::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:09:26::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:09:26::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:09:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:09:26::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:09:26::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.18:09:26::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:09:26::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:09:26::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:09:26::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:09:26::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:09:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:09:26::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:09:26::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.18:09:26::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:09:26::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:09:26::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:09:26::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:09:26::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:09:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:09:26::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:09:26::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.18:09:26::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:09:26::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:09:26::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:09:26::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:09:26::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:09:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:09:26::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:09:26::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.18:09:26::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:09:26::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:09:26::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:09:26::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:09:26::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:09:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:09:26::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:09:26::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.18:09:26::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:09:26::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:09:26::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:09:26::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:09:26::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:09:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:09:26::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:09:26::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.18:09:26::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:09:26::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:09:26::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:09:26::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:09:26::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:09:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:09:26::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:09:26::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.18:09:26::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:09:26::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:09:26::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:09:26::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:09:26::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:09:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:09:26::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:09:26::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.18:09:26::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:09:26::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:09:26::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:09:26::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:09:26::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:09:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:09:26::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:09:26::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.18:09:26::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:09:26::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:09:26::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:09:26::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:09:26::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:09:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:09:26::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:09:26::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.18:09:26::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:09:26::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:09:26::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:09:26::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:09:26::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:09:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:09:26::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:09:26::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.18:09:26::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:09:26::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:09:26::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:09:26::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:09:26::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:09:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:09:26::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:09:26::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.18:09:26::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:09:26::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:09:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-30.18:09:26::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-30.18:09:26::SCWMssOS::Commit changes completed.
TRACE::2024-11-30.18:09:26::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:09:26::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:09:26::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:09:26::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:09:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:09:26::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:09:26::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.18:09:26::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:09:26::SCWMssOS::Removing the swdes entry for  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:09:28::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:28::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:28::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:28::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:09:28::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:09:28::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:09:28::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:09:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:09:28::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:09:28::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.18:09:28::SCWMssOS::No sw design opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:09:28::SCWMssOS::mss exists loading the mss file  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:09:28::SCWMssOS::Opened the sw design from mss  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:09:28::SCWMssOS::Adding the swdes entry D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss with des name system_2
TRACE::2024-11-30.18:09:28::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-30.18:09:28::SCWMssOS::Opened the sw design.  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:09:32::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.18:09:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-30.18:09:32::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-30.18:09:32::SCWMssOS::Commit changes completed.
TRACE::2024-11-30.18:09:32::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:09:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-30.18:09:32::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-30.18:09:32::SCWMssOS::Commit changes completed.
TRACE::2024-11-30.18:09:32::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:32::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:32::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:32::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:09:32::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:09:32::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:09:32::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:09:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:09:32::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.18:09:32::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.18:09:32::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.18:09:32::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:32::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:32::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:32::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:09:32::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:09:32::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:09:32::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:09:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:09:32::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:09:32::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.18:09:32::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:09:32::SCWWriter::formatted JSON is {
	"platformName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"platHandOff":	"D:/Vivado/_DATN/FFT/FFT_final/DDS_FFT_noise_ethernet_final_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"systems":	[{
			"systemName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"systemDesc":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"sysActiveDom":	"freertos10_xilinx_ps7_cortexa9_0",
			"sysDefaultDom":	"freertos10_xilinx_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"93a24ad07889577044fa3b70be9e67b21",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.8", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDispName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDesc":	"freertos10_xilinx_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"<platformDir>/resources/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.12",
					"mssFile":	"",
					"md5Digest":	"41aa9a86ec129a732efb10f4e5f38b621",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.8"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"262140",
							"libOptionNames":	["total_heap_size"]
						},
						"lwip211":	{
							"api_mode":	"SOCKET_API",
							"default_tcp_recvmbox_size":	"4096",
							"lwip_tcpip_core_locking_input":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"memp_n_tcp_seg":	"1024",
							"memp_num_netbuf":	"4096",
							"n_rx_descriptors":	"512",
							"n_tx_descriptors":	"512",
							"pbuf_pool_size":	"16384",
							"tcp_snd_buf":	"65535",
							"tcp_wnd":	"65535",
							"tcpip_mbox_size":	"4096",
							"libOptionNames":	["api_mode", "default_tcp_recvmbox_size", "lwip_tcpip_core_locking_input", "mem_size", "memp_n_pbuf", "memp_n_tcp_seg", "memp_num_netbuf", "n_rx_descriptors", "n_tx_descriptors", "pbuf_pool_size", "tcp_snd_buf", "tcp_wnd", "tcpip_mbox_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx", "lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-11-30.18:09:32::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:09:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-30.18:09:32::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-30.18:09:32::SCWMssOS::Commit changes completed.
TRACE::2024-11-30.18:09:32::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:32::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:32::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:32::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:09:32::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:09:32::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:09:32::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:09:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:09:32::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:09:32::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.18:09:32::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:09:32::SCWMssOS::Removing the swdes entry for  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
LOG::2024-11-30.18:09:37::SCWPlatform::Started generating the artifacts platform 2_DDS_FFT_noise_ethernet_final_wrapper
TRACE::2024-11-30.18:09:37::SCWPlatform::Sanity checking of platform is completed
LOG::2024-11-30.18:09:37::SCWPlatform::Started generating the artifacts for system configuration 2_DDS_FFT_noise_ethernet_final_wrapper
LOG::2024-11-30.18:09:37::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-11-30.18:09:37::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-11-30.18:09:37::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-11-30.18:09:37::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-11-30.18:09:37::SCWSystem::Checking the domain freertos10_xilinx_ps7_cortexa9_0
LOG::2024-11-30.18:09:37::SCWSystem::Not a boot domain 
LOG::2024-11-30.18:09:37::SCWSystem::Started Processing the domain freertos10_xilinx_ps7_cortexa9_0
TRACE::2024-11-30.18:09:37::SCWDomain::Generating domain artifcats
TRACE::2024-11-30.18:09:37::SCWMssOS::Generating standalone artifcats
TRACE::2024-11-30.18:09:37::SCWMssOS::Copying the qemu file from  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/resources/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt To D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/export/2_DDS_FFT_noise_ethernet_final_wrapper/sw/2_DDS_FFT_noise_ethernet_final_wrapper/qemu/
TRACE::2024-11-30.18:09:37::SCWMssOS::Copying the qemu file from  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/resources/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt To D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/export/2_DDS_FFT_noise_ethernet_final_wrapper/sw/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu/
TRACE::2024-11-30.18:09:37::SCWMssOS:: Copying the user libraries. 
TRACE::2024-11-30.18:09:37::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:37::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:37::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:37::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:09:37::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:09:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:09:37::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:09:37::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:09:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:09:37::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:09:37::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.18:09:37::SCWMssOS::No sw design opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:09:37::SCWMssOS::mss exists loading the mss file  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:09:37::SCWMssOS::Opened the sw design from mss  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:09:37::SCWMssOS::Adding the swdes entry D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss with des name system_2
TRACE::2024-11-30.18:09:37::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-30.18:09:37::SCWMssOS::Opened the sw design.  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:09:37::SCWMssOS::Completed writing the mss file at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp
TRACE::2024-11-30.18:09:37::SCWMssOS::Mss edits present, copying mssfile into export location D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:09:37::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2024-11-30.18:09:41::SCWMssOS::doing bsp build ... 
TRACE::2024-11-30.18:09:41::SCWMssOS::System Command Ran  D: & cd  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp & make 
TRACE::2024-11-30.18:09:41::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-11-30.18:09:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-11-30.18:09:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-11-30.18:09:41::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-11-30.18:09:41::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.18:09:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2024-11-30.18:09:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-11-30.18:09:41::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-11-30.18:09:41::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.18:09:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-11-30.18:09:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-30.18:09:41::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-30.18:09:41::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.18:09:42::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-11-30.18:09:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-30.18:09:42::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-30.18:09:42::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.18:09:42::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2024-11-30.18:09:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-30.18:09:42::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-30.18:09:42::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.18:09:42::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_17/src"

TRACE::2024-11-30.18:09:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_17/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-30.18:09:42::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-30.18:09:42::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.18:09:42::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_12/src"

TRACE::2024-11-30.18:09:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-n
TRACE::2024-11-30.18:09:42::SCWMssOS::one-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-ab
TRACE::2024-11-30.18:09:42::SCWMssOS::i=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.18:09:43::SCWMssOS::"includes"

TRACE::2024-11-30.18:09:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_10/src"

TRACE::2024-11-30.18:09:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-30.18:09:45::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-30.18:09:45::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.18:09:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/lwip211_v1_8/src"

TRACE::2024-11-30.18:09:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-30.18:09:45::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-30.18:09:45::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.18:09:47::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/myFFT_v1_0/src"

TRACE::2024-11-30.18:09:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/myFFT_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-30.18:09:47::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-30.18:09:47::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.18:09:47::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_10/src"

TRACE::2024-11-30.18:09:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-30.18:09:47::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-30.18:09:47::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.18:09:47::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_0/src"

TRACE::2024-11-30.18:09:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-30.18:09:47::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-30.18:09:47::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.18:09:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2024-11-30.18:09:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-11-30.18:09:48::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-11-30.18:09:48::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.18:09:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2024-11-30.18:09:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-30.18:09:48::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-30.18:09:48::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.18:09:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2024-11-30.18:09:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-30.18:09:48::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-30.18:09:48::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.18:09:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2024-11-30.18:09:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-30.18:09:48::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-30.18:09:48::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.18:09:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/lwip211_v1_8/src"

TRACE::2024-11-30.18:09:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-11-30.18:09:48::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-11-30.18:09:48::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.18:09:49::SCWMssOS::"Compiling lwip src and adapter files"

TRACE::2024-11-30.18:10:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/myFFT_v1_0/src"

TRACE::2024-11-30.18:10:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/myFFT_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-11-30.18:10:04::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-11-30.18:10:04::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.18:10:04::SCWMssOS::"Compiling FFTip..."

TRACE::2024-11-30.18:10:04::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-11-30.18:10:04::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2024-11-30.18:10:04::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-11-30.18:10:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-11-30.18:10:04::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-11-30.18:10:04::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.18:10:04::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2024-11-30.18:10:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-11-30.18:10:04::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-11-30.18:10:04::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.18:10:04::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-11-30.18:10:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-30.18:10:04::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-30.18:10:04::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.18:10:04::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-11-30.18:10:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-30.18:10:04::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-30.18:10:04::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.18:10:04::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2024-11-30.18:10:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-30.18:10:04::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-30.18:10:04::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.18:10:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_17/src"

TRACE::2024-11-30.18:10:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_17/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-30.18:10:05::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-30.18:10:05::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.18:10:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_12/src"

TRACE::2024-11-30.18:10:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-n
TRACE::2024-11-30.18:10:05::SCWMssOS::one-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-ab
TRACE::2024-11-30.18:10:05::SCWMssOS::i=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.18:10:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_10/src"

TRACE::2024-11-30.18:10:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-30.18:10:05::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-30.18:10:05::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.18:10:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/lwip211_v1_8/src"

TRACE::2024-11-30.18:10:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-30.18:10:05::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-30.18:10:05::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.18:10:05::SCWMssOS::"includes"

TRACE::2024-11-30.18:10:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/myFFT_v1_0/src"

TRACE::2024-11-30.18:10:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_10/src"

TRACE::2024-11-30.18:10:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/myFFT_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-30.18:10:05::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-30.18:10:05::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.18:10:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-30.18:10:05::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-30.18:10:05::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.18:10:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_0/src"

TRACE::2024-11-30.18:10:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2024-11-30.18:10:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-30.18:10:05::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-30.18:10:05::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.18:10:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-11-30.18:10:05::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-11-30.18:10:05::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.18:10:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2024-11-30.18:10:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-30.18:10:05::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-30.18:10:05::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.18:10:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2024-11-30.18:10:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-30.18:10:05::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-30.18:10:05::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.18:10:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2024-11-30.18:10:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-30.18:10:05::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-30.18:10:05::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.18:10:06::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-11-30.18:10:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-11-30.18:10:06::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-11-30.18:10:06::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.18:10:06::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2024-11-30.18:10:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-11-30.18:10:06::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-11-30.18:10:06::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.18:10:06::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-11-30.18:10:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-11-30.18:10:06::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-11-30.18:10:06::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.18:10:06::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-11-30.18:10:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-30.18:10:06::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-30.18:10:06::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.18:10:06::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2024-11-30.18:10:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-11-30.18:10:06::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-11-30.18:10:06::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.18:10:06::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_17/src"

TRACE::2024-11-30.18:10:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_17/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-11-30.18:10:06::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-11-30.18:10:06::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.18:10:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_12/src"

TRACE::2024-11-30.18:10:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-11-30.18:10:07::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-11-30.18:10:07::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.18:10:08::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_10/src"

TRACE::2024-11-30.18:10:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-11-30.18:10:08::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-11-30.18:10:08::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.18:10:08::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_10/src"

TRACE::2024-11-30.18:10:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-11-30.18:10:08::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-11-30.18:10:08::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.18:10:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_0/src"

TRACE::2024-11-30.18:10:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-30.18:10:09::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-30.18:10:09::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.18:10:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2024-11-30.18:10:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-30.18:10:10::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-30.18:10:10::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.18:10:11::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2024-11-30.18:10:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-30.18:10:11::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-30.18:10:11::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.18:10:12::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2024-11-30.18:10:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-11-30.18:10:12::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-11-30.18:10:12::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.18:10:13::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2024-11-30.18:10:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-30.18:10:13::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-30.18:10:13::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-11-30.18:10:21::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-11-30.18:10:21::SCWMssOS::make --no-print-directory archive

TRACE::2024-11-30.18:10:21::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2024-11-30.18:10:21::SCWMssOS::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/cpputest_time.o ps7_corte
TRACE::2024-11-30.18:10:21::SCWMssOS::xa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/getpid
TRACE::2024-11-30.18:10:21::SCWMssOS::.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/
TRACE::2024-11-30.18:10:21::SCWMssOS::lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/read.o ps7_co
TRACE::2024-11-30.18:10:21::SCWMssOS::rtexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/
TRACE::2024-11-30.18:10:21::SCWMssOS::lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xadcps.o ps
TRACE::2024-11-30.18:10:21::SCWMssOS::7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sin
TRACE::2024-11-30.18:10:21::SCWMssOS::it.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xdevcf
TRACE::2024-11-30.18:10:21::SCWMssOS::g_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_
TRACE::2024-11-30.18:10:21::SCWMssOS::0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0
TRACE::2024-11-30.18:10:21::SCWMssOS::/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/xemacps_control.o ps7_c
TRACE::2024-11-30.18:10:21::SCWMssOS::ortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xemacps_sinit.o 
TRACE::2024-11-30.18:10:21::SCWMssOS::ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xgpiops_intr.o p
TRACE::2024-11-30.18:10:21::SCWMssOS::s7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_as
TRACE::2024-11-30.18:10:21::SCWMssOS::sert.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/x
TRACE::2024-11-30.18:10:21::SCWMssOS::il_mem.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/
TRACE::2024-11-30.18:10:21::SCWMssOS::lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o 
TRACE::2024-11-30.18:10:21::SCWMssOS::ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wr
TRACE::2024-11-30.18:10:21::SCWMssOS::ap.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib
TRACE::2024-11-30.18:10:21::SCWMssOS::/xqspips.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/l
TRACE::2024-11-30.18:10:21::SCWMssOS::ib/xqspips_selftest.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortex
TRACE::2024-11-30.18:10:21::SCWMssOS::a9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xscugic_sinit.
TRACE::2024-11-30.18:10:21::SCWMssOS::o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/xs
TRACE::2024-11-30.18:10:21::SCWMssOS::cutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_
TRACE::2024-11-30.18:10:21::SCWMssOS::0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/l
TRACE::2024-11-30.18:10:21::SCWMssOS::ib/xuartps_hw.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_selftest.o ps
TRACE::2024-11-30.18:10:21::SCWMssOS::7_cortexa9_0/lib/xuartps_sinit.o

TRACE::2024-11-30.18:10:21::SCWMssOS::'Finished building libraries'

TRACE::2024-11-30.18:10:22::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-11-30.18:10:22::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-11-30.18:10:22::SCWSystem::Completed Processing the domain freertos10_xilinx_ps7_cortexa9_0
LOG::2024-11-30.18:10:22::SCWSystem::Completed Processing the sysconfig 2_DDS_FFT_noise_ethernet_final_wrapper
LOG::2024-11-30.18:10:22::SCWPlatform::Completed generating the artifacts for system configuration 2_DDS_FFT_noise_ethernet_final_wrapper
TRACE::2024-11-30.18:10:22::SCWPlatform::Started preparing the platform 
TRACE::2024-11-30.18:10:22::SCWSystem::Writing the bif file for system config 2_DDS_FFT_noise_ethernet_final_wrapper
TRACE::2024-11-30.18:10:22::SCWSystem::dir created 
TRACE::2024-11-30.18:10:22::SCWSystem::Writing the bif 
TRACE::2024-11-30.18:10:22::SCWPlatform::Started writing the spfm file 
TRACE::2024-11-30.18:10:22::SCWPlatform::Started writing the xpfm file 
TRACE::2024-11-30.18:10:22::SCWPlatform::Completed generating the platform
TRACE::2024-11-30.18:10:22::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.18:10:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-30.18:10:22::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-30.18:10:22::SCWMssOS::Commit changes completed.
TRACE::2024-11-30.18:10:22::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:10:22::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss with des name system_2
TRACE::2024-11-30.18:10:22::SCWMssOS::Writing the mss file completed D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:10:22::SCWMssOS::Commit changes completed.
TRACE::2024-11-30.18:10:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:10:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:10:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:10:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:10:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:10:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:10:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:10:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:10:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:10:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.18:10:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.18:10:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-30.18:10:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:10:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:10:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:10:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:10:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:10:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:10:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:10:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:10:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:10:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:10:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.18:10:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:10:22::SCWWriter::formatted JSON is {
	"platformName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"platHandOff":	"D:/Vivado/_DATN/FFT/FFT_final/DDS_FFT_noise_ethernet_final_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"systems":	[{
			"systemName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"systemDesc":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"sysActiveDom":	"freertos10_xilinx_ps7_cortexa9_0",
			"sysDefaultDom":	"freertos10_xilinx_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"93a24ad07889577044fa3b70be9e67b21",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.8", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDispName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDesc":	"freertos10_xilinx_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"<platformDir>/resources/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.12",
					"mssFile":	"",
					"md5Digest":	"41aa9a86ec129a732efb10f4e5f38b62",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.8"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"262140",
							"libOptionNames":	["total_heap_size"]
						},
						"lwip211":	{
							"api_mode":	"SOCKET_API",
							"default_tcp_recvmbox_size":	"4096",
							"lwip_tcpip_core_locking_input":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"memp_n_tcp_seg":	"1024",
							"memp_num_netbuf":	"4096",
							"n_rx_descriptors":	"512",
							"n_tx_descriptors":	"512",
							"pbuf_pool_size":	"16384",
							"tcp_snd_buf":	"65535",
							"tcp_wnd":	"65535",
							"tcpip_mbox_size":	"4096",
							"libOptionNames":	["api_mode", "default_tcp_recvmbox_size", "lwip_tcpip_core_locking_input", "mem_size", "memp_n_pbuf", "memp_n_tcp_seg", "memp_num_netbuf", "n_rx_descriptors", "n_tx_descriptors", "pbuf_pool_size", "tcp_snd_buf", "tcp_wnd", "tcpip_mbox_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx", "lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-11-30.18:10:22::SCWPlatform::updated the xpfm file.
TRACE::2024-11-30.18:10:23::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:10:23::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:10:23::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:10:23::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-11-30.18:10:23::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-11-30.18:10:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-30.18:10:23::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:10:23::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-11-30.18:10:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-30.18:10:23::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-30.18:10:23::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_6||
D:/Vivado/_lab_vitis2022.2/1__DDS_FFT_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_4||
D:/Vivado/_lab_vitis2022.2/1_final_FFT_ethernet_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-30.18:10:23::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:17::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:17::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:17::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:17::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:17::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:17::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-12-04.16:45:23::SCWPlatform::Opened new HwDB with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:23::SCWReader::Active system found as  2_DDS_FFT_noise_ethernet_final_wrapper
TRACE::2024-12-04.16:45:23::SCWReader::Handling sysconfig 2_DDS_FFT_noise_ethernet_final_wrapper
TRACE::2024-12-04.16:45:23::SCWDomain::checking for install qemu data   : 
TRACE::2024-12-04.16:45:23::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-12-04.16:45:23::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-12-04.16:45:23::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:23::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:23::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:23::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:23::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:23::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:23::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:23::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:23::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:23::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:23::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:23::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:23::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-12-04.16:45:23::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:23::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:23::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:23::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:23::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:45:23::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-12-04.16:45:23::SCWMssOS::No sw design opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:45:23::SCWMssOS::mss exists loading the mss file  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:45:23::SCWMssOS::Opened the sw design from mss  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:45:23::SCWMssOS::Adding the swdes entry D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-12-04.16:45:23::SCWMssOS::updating the scw layer about changes
TRACE::2024-12-04.16:45:23::SCWMssOS::Opened the sw design.  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:45:23::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:23::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:23::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:23::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:23::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:45:23::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:45:23::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:45:23::SCWMssOS:: library already available in sw design:  xilffs:4.8
TRACE::2024-12-04.16:45:23::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:23::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:23::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:23::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:23::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:45:23::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:45:23::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:45:23::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-12-04.16:45:23::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:45:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-12-04.16:45:23::SCWMssOS::Completed writemss as part of save.
TRACE::2024-12-04.16:45:23::SCWMssOS::Commit changes completed.
TRACE::2024-12-04.16:45:23::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-12-04.16:45:23::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-12-04.16:45:23::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:23::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:23::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:23::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:23::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:45:23::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:45:23::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:45:23::SCWReader::No isolation master present  
TRACE::2024-12-04.16:45:23::SCWDomain::checking for install qemu data   : 
TRACE::2024-12-04.16:45:23::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-12-04.16:45:23::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-12-04.16:45:23::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:23::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:23::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:23::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:23::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:23::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:23::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:23::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:23::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:23::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:23::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:23::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:23::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:23::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:45:23::SCWMssOS::No sw design opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:23::SCWMssOS::mss exists loading the mss file  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:23::SCWMssOS::Opened the sw design from mss  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:23::SCWMssOS::Adding the swdes entry D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-12-04.16:45:23::SCWMssOS::updating the scw layer about changes
TRACE::2024-12-04.16:45:23::SCWMssOS::Opened the sw design.  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:23::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:23::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:23::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:23::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:23::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:23::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:45:23::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:23::SCWMssOS:: library already available in sw design:  lwip211:1.8
TRACE::2024-12-04.16:45:23::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:23::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:23::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:23::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:23::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:23::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:45:23::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:23::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:23::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:23::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:23::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:23::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:23::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:45:23::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:23::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:23::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:23::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:23::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:23::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:23::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:45:23::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:23::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:23::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:23::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:23::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:23::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:23::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:45:23::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:23::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:23::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:23::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:23::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:23::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:23::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:45:23::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:23::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:23::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:23::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:23::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:23::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:23::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:45:23::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:23::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:23::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:23::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:23::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:23::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:23::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:45:23::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:23::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:23::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:23::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:23::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:23::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:23::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:45:23::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:23::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:23::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:23::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:23::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:23::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:23::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:45:23::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:23::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:23::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:23::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:23::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:23::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:23::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:45:23::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:23::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:23::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:23::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:23::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:23::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:23::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:45:23::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:23::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:23::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:23::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:23::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:23::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:23::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:45:23::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:23::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:23::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:23::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:23::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:23::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:23::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:45:23::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:23::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:23::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:23::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:23::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:23::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:23::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:45:23::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:23::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:23::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:23::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:23::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:23::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:23::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:45:23::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:23::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:23::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:23::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:23::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:23::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:23::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:45:23::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:23::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:23::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:23::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:23::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:23::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:23::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:45:23::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:23::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:23::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:23::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:23::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:23::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:23::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:45:23::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:23::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:23::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:23::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:23::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:23::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:23::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:45:23::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:23::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:23::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:23::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:23::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:23::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:23::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:45:23::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:23::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:23::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:23::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:23::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:23::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:23::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:45:23::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:23::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:23::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:23::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:23::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:23::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:23::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:45:23::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:23::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:23::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:23::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:23::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:23::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:23::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:45:23::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:23::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:23::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:23::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:23::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:23::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:23::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:45:23::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:23::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:23::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:23::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:23::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:23::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:23::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:45:23::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:23::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:23::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:23::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:23::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:23::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:23::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:45:23::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:23::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:23::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:23::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:23::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:23::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:23::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:45:23::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:23::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:23::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:23::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:23::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:23::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:23::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:45:23::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:23::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-12-04.16:45:23::SCWMssOS::Completed writemss as part of save.
TRACE::2024-12-04.16:45:23::SCWMssOS::Commit changes completed.
TRACE::2024-12-04.16:45:23::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-12-04.16:45:23::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-12-04.16:45:23::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:23::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:23::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:23::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:23::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:23::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:45:23::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:23::SCWReader::No isolation master present  
TRACE::2024-12-04.16:45:27::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:27::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:27::SCWPlatform:: Platform location is D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa
TRACE::2024-12-04.16:45:27::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:33::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-12-04.16:45:33::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:33::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:33::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:33::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:33::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:33::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:33::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:33::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:33::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:33::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:33::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:33::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:33::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:33::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:33::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:45:33::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:45:33::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:45:33::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:33::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:33::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:33::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa
TRACE::2024-12-04.16:45:33::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:33::SCWPlatform::update - Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-12-04.16:45:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:33::SCWMssOS::Doing hw sync for the mss in domain: freertos10_xilinx_ps7_cortexa9_0
TRACE::2024-12-04.16:45:33::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:33::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:33::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:33::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:33::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:33::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:33::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:33::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:33::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:33::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:33::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:33::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:33::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:33::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper
TRACE::2024-12-04.16:45:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:33::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:33::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:45:33::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:33::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:33::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:33::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:33::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa
TRACE::2024-12-04.16:45:33::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:33::SCWPlatform::update - Opened existing hwdb DDS_FFT_ethernet_final_wrapper_0
TRACE::2024-12-04.16:45:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:33::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:45:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-12-04.16:45:33::SCWMssOS::Completed writemss as part of save.
TRACE::2024-12-04.16:45:33::SCWMssOS::Commit changes completed.
TRACE::2024-12-04.16:45:33::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-12-04.16:45:33::SCWMssOS::Removing the swdes entry for  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:45:33::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-12-04.16:45:33::SCWMssOS::Completed writemss as part of save.
TRACE::2024-12-04.16:45:33::SCWMssOS::Commit changes completed.
TRACE::2024-12-04.16:45:33::SCWMssOS::Completed hw sync for the mss in domain: freertos10_xilinx_ps7_cortexa9_0
TRACE::2024-12-04.16:45:33::SCWMssOS::Removing the swdes entry for  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:33::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:33::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:33::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:33::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:33::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:33::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-12-04.16:45:41::SCWPlatform::Opened new HwDB with name DDS_FFT_ethernet_final_wrapper_1
TRACE::2024-12-04.16:45:41::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:45:41::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-12-04.16:45:41::SCWMssOS::Writing the mss file completed D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:45:41::SCWMssOS::Commit changes completed.
TRACE::2024-12-04.16:45:41::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:41::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-12-04.16:45:41::SCWMssOS::Writing the mss file completed D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:41::SCWMssOS::Commit changes completed.
TRACE::2024-12-04.16:45:41::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:41::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:41::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:41::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:41::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:41::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_1
TRACE::2024-12-04.16:45:41::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_1
TRACE::2024-12-04.16:45:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:41::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:45:41::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:45:41::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:45:41::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:41::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:41::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:41::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:41::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:41::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_1
TRACE::2024-12-04.16:45:41::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_1
TRACE::2024-12-04.16:45:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:41::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:41::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:45:41::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:41::SCWWriter::formatted JSON is {
	"platformName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"platHandOff":	"D:/Vivado/_DATN/FFT/FFT_final/DDS_FFT_noise_ethernet_final_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"systems":	[{
			"systemName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"systemDesc":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"sysActiveDom":	"freertos10_xilinx_ps7_cortexa9_0",
			"sysDefaultDom":	"freertos10_xilinx_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"93a24ad07889577044fa3b70be9e67b21",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.8", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDispName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDesc":	"freertos10_xilinx_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"<platformDir>/resources/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.12",
					"mssFile":	"",
					"md5Digest":	"41aa9a86ec129a732efb10f4e5f38b621",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.8"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"262140",
							"libOptionNames":	["total_heap_size"]
						},
						"lwip211":	{
							"api_mode":	"SOCKET_API",
							"default_tcp_recvmbox_size":	"4096",
							"lwip_tcpip_core_locking_input":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"memp_n_tcp_seg":	"1024",
							"memp_num_netbuf":	"4096",
							"n_rx_descriptors":	"512",
							"n_tx_descriptors":	"512",
							"pbuf_pool_size":	"16384",
							"tcp_snd_buf":	"65535",
							"tcp_wnd":	"65535",
							"tcpip_mbox_size":	"4096",
							"libOptionNames":	["api_mode", "default_tcp_recvmbox_size", "lwip_tcpip_core_locking_input", "mem_size", "memp_n_pbuf", "memp_n_tcp_seg", "memp_num_netbuf", "n_rx_descriptors", "n_tx_descriptors", "pbuf_pool_size", "tcp_snd_buf", "tcp_wnd", "tcpip_mbox_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx", "lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-12-04.16:45:41::SCWPlatform::Clearing the existing platform
TRACE::2024-12-04.16:45:41::SCWSystem::Clearing the existing sysconfig
TRACE::2024-12-04.16:45:41::SCWBDomain::clearing the fsbl build
TRACE::2024-12-04.16:45:41::SCWMssOS::Removing the swdes entry for  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:45:41::SCWMssOS::Removing the swdes entry for  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:41::SCWSystem::Clearing the domains completed.
TRACE::2024-12-04.16:45:41::SCWPlatform::Clearing the opened hw db.
TRACE::2024-12-04.16:45:41::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:41::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:41::SCWPlatform:: Platform location is D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:41::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:41::SCWPlatform::Removing the HwDB with name D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:41::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:41::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:41::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:41::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:41::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:41::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-12-04.16:45:47::SCWPlatform::Opened new HwDB with name DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:45:47::SCWReader::Active system found as  2_DDS_FFT_noise_ethernet_final_wrapper
TRACE::2024-12-04.16:45:47::SCWReader::Handling sysconfig 2_DDS_FFT_noise_ethernet_final_wrapper
TRACE::2024-12-04.16:45:47::SCWDomain::checking for install qemu data   : 
TRACE::2024-12-04.16:45:47::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-12-04.16:45:47::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-12-04.16:45:47::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:47::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:47::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:47::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:47::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:47::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:45:47::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:45:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:47::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:47::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:47::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:47::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:47::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:47::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:45:47::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:45:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:47::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:47::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:47::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:47::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:47::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:47::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:45:47::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:45:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:47::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-12-04.16:45:47::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:47::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:47::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:47::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:47::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:47::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:45:47::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:45:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:47::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:45:47::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-12-04.16:45:47::SCWMssOS::No sw design opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:45:47::SCWMssOS::mss exists loading the mss file  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:45:47::SCWMssOS::Opened the sw design from mss  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:45:47::SCWMssOS::Adding the swdes entry D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-12-04.16:45:47::SCWMssOS::updating the scw layer about changes
TRACE::2024-12-04.16:45:47::SCWMssOS::Opened the sw design.  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:45:47::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:47::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:47::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:47::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:47::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:47::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:45:47::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:45:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:47::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:45:47::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:45:47::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:45:47::SCWMssOS:: library already available in sw design:  xilffs:4.8
TRACE::2024-12-04.16:45:47::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:47::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:47::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:47::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:47::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:47::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:45:47::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:45:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:47::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:45:47::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:45:47::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:45:47::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-12-04.16:45:47::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:45:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-12-04.16:45:47::SCWMssOS::Completed writemss as part of save.
TRACE::2024-12-04.16:45:47::SCWMssOS::Commit changes completed.
TRACE::2024-12-04.16:45:47::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-12-04.16:45:47::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-12-04.16:45:47::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:47::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:47::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:47::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:47::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:47::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:45:47::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:45:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:47::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:45:47::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:45:47::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:45:47::SCWReader::No isolation master present  
TRACE::2024-12-04.16:45:47::SCWDomain::checking for install qemu data   : 
TRACE::2024-12-04.16:45:47::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-12-04.16:45:47::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-12-04.16:45:47::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:47::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:47::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:47::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:47::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:47::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:45:47::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:45:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:47::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:47::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:47::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:47::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:47::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:47::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:45:47::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:45:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:47::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:47::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:47::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:47::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:47::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:47::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:45:47::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:45:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:47::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:47::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:45:47::SCWMssOS::No sw design opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:47::SCWMssOS::mss exists loading the mss file  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:47::SCWMssOS::Opened the sw design from mss  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:47::SCWMssOS::Adding the swdes entry D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-12-04.16:45:47::SCWMssOS::updating the scw layer about changes
TRACE::2024-12-04.16:45:47::SCWMssOS::Opened the sw design.  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:47::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:47::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:47::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:47::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:47::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:47::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:45:47::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:45:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:47::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:47::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:45:47::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:47::SCWMssOS:: library already available in sw design:  lwip211:1.8
TRACE::2024-12-04.16:45:47::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:47::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:47::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:47::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:47::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:47::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:45:47::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:45:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:47::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:47::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:45:47::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:47::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:47::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:47::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:47::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:47::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:47::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:45:47::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:45:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:47::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:47::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:45:47::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:47::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:47::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:47::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:47::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:47::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:47::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:45:47::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:45:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:47::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:47::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:45:47::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:47::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:47::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:47::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:47::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:47::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:47::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:45:47::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:45:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:47::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:47::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:45:47::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:47::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:47::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:47::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:47::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:48::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:48::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:45:48::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:45:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:48::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:48::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:45:48::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:48::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:48::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:48::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:45:48::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:45:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:48::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:48::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:45:48::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:48::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:48::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:48::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:45:48::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:45:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:48::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:48::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:45:48::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:48::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:48::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:48::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:45:48::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:45:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:48::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:48::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:45:48::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:48::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:48::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:48::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:45:48::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:45:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:48::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:48::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:45:48::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:48::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:48::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:48::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:45:48::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:45:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:48::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:48::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:45:48::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:48::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:48::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:48::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:45:48::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:45:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:48::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:48::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:45:48::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:48::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:48::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:48::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:45:48::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:45:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:48::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:48::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:45:48::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:48::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:48::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:48::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:45:48::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:45:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:48::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:48::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:45:48::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:48::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:48::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:48::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:45:48::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:45:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:48::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:48::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:45:48::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:48::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:48::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:48::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:45:48::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:45:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:48::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:48::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:45:48::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:48::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:48::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:48::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:45:48::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:45:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:48::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:48::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:45:48::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:48::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:48::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:48::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:45:48::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:45:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:48::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:48::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:45:48::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:48::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:48::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:48::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:45:48::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:45:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:48::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:48::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:45:48::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:48::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:48::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:48::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:45:48::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:45:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:48::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:48::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:45:48::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:48::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:48::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:48::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:45:48::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:45:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:48::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:48::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:45:48::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:48::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:48::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:48::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:45:48::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:45:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:48::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:48::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:45:48::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:48::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:48::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:48::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:45:48::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:45:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:48::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:48::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:45:48::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:48::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:48::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:48::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:45:48::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:45:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:48::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:48::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:45:48::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:48::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:48::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:48::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:45:48::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:45:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:48::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:48::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:45:48::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:48::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:48::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:48::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:45:48::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:45:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:48::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:48::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:45:48::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:48::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:48::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:48::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:45:48::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:45:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:48::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:48::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:45:48::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:48::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:48::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:48::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:45:48::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:45:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:48::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:48::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:45:48::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:48::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:48::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:48::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:45:48::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:45:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:48::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:48::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:45:48::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:48::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-12-04.16:45:48::SCWMssOS::Completed writemss as part of save.
TRACE::2024-12-04.16:45:48::SCWMssOS::Commit changes completed.
TRACE::2024-12-04.16:45:48::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-12-04.16:45:48::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-12-04.16:45:48::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:45:48::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:45:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:45:48::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:45:48::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:45:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:45:48::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:48::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:45:48::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:45:48::SCWReader::No isolation master present  
TRACE::2024-12-04.16:46:15::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:15::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:15::SCWPlatform:: Platform location is D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa
TRACE::2024-12-04.16:46:15::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:46:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:46:21::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-12-04.16:46:21::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:21::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:21::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:21::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:46:21::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:46:21::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:46:21::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:46:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:46:21::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:21::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:21::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:21::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:46:21::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:46:21::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:46:21::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:46:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:46:21::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:46:21::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:46:21::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:46:21::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:21::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:21::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:21::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa
TRACE::2024-12-04.16:46:21::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:46:21::SCWPlatform::update - Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-12-04.16:46:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:46:21::SCWMssOS::Doing hw sync for the mss in domain: freertos10_xilinx_ps7_cortexa9_0
TRACE::2024-12-04.16:46:21::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:21::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:21::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:21::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:46:21::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:46:21::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:46:21::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:46:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:46:21::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:21::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:21::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:21::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:46:21::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:46:21::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:46:21::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_2
TRACE::2024-12-04.16:46:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:46:21::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:46:21::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:46:21::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:46:21::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:21::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:21::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:21::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa
TRACE::2024-12-04.16:46:21::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:46:21::SCWPlatform::update - Opened existing hwdb DDS_FFT_ethernet_final_wrapper_3
TRACE::2024-12-04.16:46:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:46:21::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:46:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-12-04.16:46:21::SCWMssOS::Completed writemss as part of save.
TRACE::2024-12-04.16:46:21::SCWMssOS::Commit changes completed.
TRACE::2024-12-04.16:46:21::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-12-04.16:46:21::SCWMssOS::Removing the swdes entry for  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:46:21::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:46:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-12-04.16:46:21::SCWMssOS::Completed writemss as part of save.
TRACE::2024-12-04.16:46:21::SCWMssOS::Commit changes completed.
TRACE::2024-12-04.16:46:21::SCWMssOS::Completed hw sync for the mss in domain: freertos10_xilinx_ps7_cortexa9_0
TRACE::2024-12-04.16:46:21::SCWMssOS::Removing the swdes entry for  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:46:21::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:21::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:21::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:21::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:46:21::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:46:21::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-12-04.16:46:27::SCWPlatform::Opened new HwDB with name DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-12-04.16:46:27::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:46:27::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-12-04.16:46:27::SCWMssOS::Writing the mss file completed D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:46:27::SCWMssOS::Commit changes completed.
TRACE::2024-12-04.16:46:27::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:46:27::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-12-04.16:46:27::SCWMssOS::Writing the mss file completed D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:46:27::SCWMssOS::Commit changes completed.
TRACE::2024-12-04.16:46:27::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:27::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:27::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:27::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:46:27::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:46:27::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-12-04.16:46:27::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-12-04.16:46:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:46:27::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:46:27::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:46:27::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:46:27::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:27::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:27::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:27::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:46:27::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:46:27::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-12-04.16:46:27::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_4
TRACE::2024-12-04.16:46:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:46:27::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:46:27::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:46:27::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:46:27::SCWWriter::formatted JSON is {
	"platformName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"platHandOff":	"D:/Vivado/_DATN/FFT/FFT_final/DDS_FFT_noise_ethernet_final_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"systems":	[{
			"systemName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"systemDesc":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"sysActiveDom":	"freertos10_xilinx_ps7_cortexa9_0",
			"sysDefaultDom":	"freertos10_xilinx_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"93a24ad07889577044fa3b70be9e67b21",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.8", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDispName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDesc":	"freertos10_xilinx_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"<platformDir>/resources/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.12",
					"mssFile":	"",
					"md5Digest":	"41aa9a86ec129a732efb10f4e5f38b621",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.8"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"262140",
							"libOptionNames":	["total_heap_size"]
						},
						"lwip211":	{
							"api_mode":	"SOCKET_API",
							"default_tcp_recvmbox_size":	"4096",
							"lwip_tcpip_core_locking_input":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"memp_n_tcp_seg":	"1024",
							"memp_num_netbuf":	"4096",
							"n_rx_descriptors":	"512",
							"n_tx_descriptors":	"512",
							"pbuf_pool_size":	"16384",
							"tcp_snd_buf":	"65535",
							"tcp_wnd":	"65535",
							"tcpip_mbox_size":	"4096",
							"libOptionNames":	["api_mode", "default_tcp_recvmbox_size", "lwip_tcpip_core_locking_input", "mem_size", "memp_n_pbuf", "memp_n_tcp_seg", "memp_num_netbuf", "n_rx_descriptors", "n_tx_descriptors", "pbuf_pool_size", "tcp_snd_buf", "tcp_wnd", "tcpip_mbox_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx", "lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-12-04.16:46:27::SCWPlatform::Clearing the existing platform
TRACE::2024-12-04.16:46:27::SCWSystem::Clearing the existing sysconfig
TRACE::2024-12-04.16:46:27::SCWBDomain::clearing the fsbl build
TRACE::2024-12-04.16:46:27::SCWMssOS::Removing the swdes entry for  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:46:27::SCWMssOS::Removing the swdes entry for  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:46:27::SCWSystem::Clearing the domains completed.
TRACE::2024-12-04.16:46:27::SCWPlatform::Clearing the opened hw db.
TRACE::2024-12-04.16:46:27::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:27::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:27::SCWPlatform:: Platform location is D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:46:27::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:46:27::SCWPlatform::Removing the HwDB with name D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:27::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:27::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:27::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:27::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:46:27::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:46:27::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-12-04.16:46:33::SCWPlatform::Opened new HwDB with name DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:33::SCWReader::Active system found as  2_DDS_FFT_noise_ethernet_final_wrapper
TRACE::2024-12-04.16:46:33::SCWReader::Handling sysconfig 2_DDS_FFT_noise_ethernet_final_wrapper
TRACE::2024-12-04.16:46:33::SCWDomain::checking for install qemu data   : 
TRACE::2024-12-04.16:46:33::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-12-04.16:46:33::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-12-04.16:46:33::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:46:33::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:46:33::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:33::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:46:33::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:46:33::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:46:33::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:33::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:46:33::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:46:33::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:46:33::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:33::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:46:33::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-12-04.16:46:33::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:46:33::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:46:33::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:33::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:46:33::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:46:33::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-12-04.16:46:33::SCWMssOS::No sw design opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:46:33::SCWMssOS::mss exists loading the mss file  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:46:33::SCWMssOS::Opened the sw design from mss  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:46:33::SCWMssOS::Adding the swdes entry D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-12-04.16:46:33::SCWMssOS::updating the scw layer about changes
TRACE::2024-12-04.16:46:33::SCWMssOS::Opened the sw design.  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:46:33::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:46:33::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:46:33::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:33::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:46:33::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:46:33::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:46:33::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:46:33::SCWMssOS:: library already available in sw design:  xilffs:4.8
TRACE::2024-12-04.16:46:33::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:46:33::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:46:33::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:33::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:46:33::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:46:33::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:46:33::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:46:33::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-12-04.16:46:33::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:46:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-12-04.16:46:33::SCWMssOS::Completed writemss as part of save.
TRACE::2024-12-04.16:46:33::SCWMssOS::Commit changes completed.
TRACE::2024-12-04.16:46:33::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-12-04.16:46:33::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-12-04.16:46:33::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:46:33::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:46:33::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:33::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:46:33::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:46:33::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:46:33::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:46:33::SCWReader::No isolation master present  
TRACE::2024-12-04.16:46:33::SCWDomain::checking for install qemu data   : 
TRACE::2024-12-04.16:46:33::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-12-04.16:46:33::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-12-04.16:46:33::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:46:33::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:46:33::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:33::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:46:33::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:46:33::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:46:33::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:33::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:46:33::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:46:33::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:46:33::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:33::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:46:33::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:46:33::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:46:33::SCWMssOS::No sw design opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:46:33::SCWMssOS::mss exists loading the mss file  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:46:33::SCWMssOS::Opened the sw design from mss  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:46:33::SCWMssOS::Adding the swdes entry D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-12-04.16:46:33::SCWMssOS::updating the scw layer about changes
TRACE::2024-12-04.16:46:33::SCWMssOS::Opened the sw design.  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:46:33::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:46:33::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:46:33::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:33::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:46:33::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:46:33::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:46:33::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:46:33::SCWMssOS:: library already available in sw design:  lwip211:1.8
TRACE::2024-12-04.16:46:33::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:46:33::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:46:33::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:33::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:46:33::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:46:33::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:46:33::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:46:33::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:46:33::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:46:33::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:33::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:46:33::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:46:33::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:46:33::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:46:33::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:46:33::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:46:33::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:33::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:46:33::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:46:33::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:46:33::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:46:33::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:46:33::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:46:33::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:33::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:46:33::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:46:33::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:46:33::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:46:33::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:46:33::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:46:33::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:33::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:46:33::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:46:33::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:46:33::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:46:33::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:46:33::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:46:33::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:33::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:46:33::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:46:33::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:46:33::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:46:33::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:46:33::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:46:33::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:33::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:46:33::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:46:33::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:46:33::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:46:33::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:46:33::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:46:33::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:33::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:46:33::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:46:33::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:46:33::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:46:33::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:46:33::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:46:33::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:33::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:46:33::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:46:33::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:46:33::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:46:33::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:46:33::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:46:33::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:33::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:46:33::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:46:33::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:46:33::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:46:33::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:46:33::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:46:33::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:33::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:46:33::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:46:33::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:46:33::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:46:33::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:46:33::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:46:33::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:33::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:46:33::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:46:33::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:46:33::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:46:33::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:46:33::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:46:33::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:33::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:46:33::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:46:33::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:46:33::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:46:33::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:46:33::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:46:33::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:33::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:46:33::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:46:33::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:46:33::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:46:33::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:46:33::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:46:33::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:33::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:46:33::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:46:33::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:46:33::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:46:33::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:46:33::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:46:33::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:33::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:46:33::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:46:33::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:46:33::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:46:33::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:46:33::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:46:33::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:33::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:46:33::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:46:33::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:46:33::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:46:33::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:46:33::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:46:33::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:33::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:46:33::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:46:33::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:46:33::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:46:33::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:46:33::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:46:33::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:33::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:46:33::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:46:33::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:46:33::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:46:33::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:46:33::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:46:33::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:33::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:46:33::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:46:33::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:46:33::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:46:33::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:46:33::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:46:33::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:33::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:46:33::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:46:33::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:46:33::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:46:33::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:46:33::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:46:33::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:33::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:46:33::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:46:33::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:46:33::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:46:33::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:46:33::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:46:33::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:33::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:46:33::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:46:33::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:46:33::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:46:33::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:46:33::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:46:33::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:33::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:46:33::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:46:33::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:46:33::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:46:33::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:46:33::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:46:33::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:33::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:46:33::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:46:33::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:46:33::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:46:33::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:46:33::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:46:33::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:33::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:46:33::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:46:33::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:46:33::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:46:33::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:46:33::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:46:33::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:33::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:46:33::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:46:33::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:46:33::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:46:33::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:46:33::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:46:33::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:33::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:46:33::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:46:33::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:46:33::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:46:33::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:46:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-12-04.16:46:33::SCWMssOS::Completed writemss as part of save.
TRACE::2024-12-04.16:46:33::SCWMssOS::Commit changes completed.
TRACE::2024-12-04.16:46:33::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-12-04.16:46:33::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-12-04.16:46:33::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:46:33::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:46:33::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:33::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:46:33::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:46:33::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:46:33::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:46:33::SCWReader::No isolation master present  
TRACE::2024-12-04.16:46:40::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:40::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:40::SCWPlatform:: Platform location is D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa
TRACE::2024-12-04.16:46:40::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:46:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:46:44::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-12-04.16:46:44::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:44::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:44::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:44::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:46:44::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:46:44::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:44::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:46:44::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:44::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:44::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:44::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:46:44::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:46:44::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:44::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:46:44::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:46:44::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:46:44::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:46:44::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:44::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:44::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:44::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa
TRACE::2024-12-04.16:46:44::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:46:44::SCWPlatform::update - Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-12-04.16:46:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:46:44::SCWMssOS::Doing hw sync for the mss in domain: freertos10_xilinx_ps7_cortexa9_0
TRACE::2024-12-04.16:46:44::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:44::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:44::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:44::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:46:44::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:46:44::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:44::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:46:44::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:44::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:44::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:44::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:46:44::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:46:44::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:44::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_5
TRACE::2024-12-04.16:46:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:46:44::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:46:44::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:46:44::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:46:44::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:44::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:44::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:44::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa
TRACE::2024-12-04.16:46:44::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:46:44::SCWPlatform::update - Opened existing hwdb DDS_FFT_ethernet_final_wrapper_6
TRACE::2024-12-04.16:46:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:46:44::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:46:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-12-04.16:46:44::SCWMssOS::Completed writemss as part of save.
TRACE::2024-12-04.16:46:44::SCWMssOS::Commit changes completed.
TRACE::2024-12-04.16:46:44::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-12-04.16:46:44::SCWMssOS::Removing the swdes entry for  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:46:44::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:46:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-12-04.16:46:44::SCWMssOS::Completed writemss as part of save.
TRACE::2024-12-04.16:46:44::SCWMssOS::Commit changes completed.
TRACE::2024-12-04.16:46:44::SCWMssOS::Completed hw sync for the mss in domain: freertos10_xilinx_ps7_cortexa9_0
TRACE::2024-12-04.16:46:44::SCWMssOS::Removing the swdes entry for  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:46:44::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:44::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:44::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:44::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:46:44::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:46:44::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-12-04.16:46:49::SCWPlatform::Opened new HwDB with name DDS_FFT_ethernet_final_wrapper_7
TRACE::2024-12-04.16:46:49::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:46:49::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-12-04.16:46:49::SCWMssOS::Writing the mss file completed D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:46:49::SCWMssOS::Commit changes completed.
TRACE::2024-12-04.16:46:49::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:46:49::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-12-04.16:46:49::SCWMssOS::Writing the mss file completed D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:46:49::SCWMssOS::Commit changes completed.
TRACE::2024-12-04.16:46:49::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:49::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:49::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:49::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:46:49::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:46:49::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_7
TRACE::2024-12-04.16:46:49::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_7
TRACE::2024-12-04.16:46:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:46:49::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:46:49::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:46:49::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:46:49::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:49::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:49::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:49::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:46:49::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:46:49::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_7
TRACE::2024-12-04.16:46:49::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_7
TRACE::2024-12-04.16:46:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:46:49::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:46:49::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:46:49::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:46:49::SCWWriter::formatted JSON is {
	"platformName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"platHandOff":	"D:/Vivado/_DATN/FFT/FFT_final/DDS_FFT_noise_ethernet_final_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"systems":	[{
			"systemName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"systemDesc":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"sysActiveDom":	"freertos10_xilinx_ps7_cortexa9_0",
			"sysDefaultDom":	"freertos10_xilinx_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"93a24ad07889577044fa3b70be9e67b21",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.8", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDispName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDesc":	"freertos10_xilinx_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"<platformDir>/resources/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.12",
					"mssFile":	"",
					"md5Digest":	"41aa9a86ec129a732efb10f4e5f38b621",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.8"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"262140",
							"libOptionNames":	["total_heap_size"]
						},
						"lwip211":	{
							"api_mode":	"SOCKET_API",
							"default_tcp_recvmbox_size":	"4096",
							"lwip_tcpip_core_locking_input":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"memp_n_tcp_seg":	"1024",
							"memp_num_netbuf":	"4096",
							"n_rx_descriptors":	"512",
							"n_tx_descriptors":	"512",
							"pbuf_pool_size":	"16384",
							"tcp_snd_buf":	"65535",
							"tcp_wnd":	"65535",
							"tcpip_mbox_size":	"4096",
							"libOptionNames":	["api_mode", "default_tcp_recvmbox_size", "lwip_tcpip_core_locking_input", "mem_size", "memp_n_pbuf", "memp_n_tcp_seg", "memp_num_netbuf", "n_rx_descriptors", "n_tx_descriptors", "pbuf_pool_size", "tcp_snd_buf", "tcp_wnd", "tcpip_mbox_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx", "lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-12-04.16:46:55::SCWPlatform::Clearing the existing platform
TRACE::2024-12-04.16:46:55::SCWSystem::Clearing the existing sysconfig
TRACE::2024-12-04.16:46:55::SCWBDomain::clearing the fsbl build
TRACE::2024-12-04.16:46:55::SCWMssOS::Removing the swdes entry for  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:46:55::SCWMssOS::Removing the swdes entry for  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:46:55::SCWSystem::Clearing the domains completed.
TRACE::2024-12-04.16:46:55::SCWPlatform::Clearing the opened hw db.
TRACE::2024-12-04.16:46:55::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:55::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:55::SCWPlatform:: Platform location is D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:46:55::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:46:55::SCWPlatform::Removing the HwDB with name D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:55::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:55::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:55::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:55::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:46:55::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:46:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:46:55::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-12-04.16:47:00::SCWPlatform::Opened new HwDB with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:00::SCWReader::Active system found as  2_DDS_FFT_noise_ethernet_final_wrapper
TRACE::2024-12-04.16:47:00::SCWReader::Handling sysconfig 2_DDS_FFT_noise_ethernet_final_wrapper
TRACE::2024-12-04.16:47:00::SCWDomain::checking for install qemu data   : 
TRACE::2024-12-04.16:47:00::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-12-04.16:47:00::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-12-04.16:47:00::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:00::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:00::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:00::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:47:00::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:47:00::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:00::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:47:00::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:00::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:00::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:00::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:47:00::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:47:00::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:00::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:47:00::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:00::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:00::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:00::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:47:00::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:47:00::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:00::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:47:00::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-12-04.16:47:00::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:00::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:00::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:00::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:47:00::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:47:00::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:00::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:47:00::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:47:00::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-12-04.16:47:00::SCWMssOS::No sw design opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:47:00::SCWMssOS::mss exists loading the mss file  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:47:00::SCWMssOS::Opened the sw design from mss  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:47:00::SCWMssOS::Adding the swdes entry D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-12-04.16:47:00::SCWMssOS::updating the scw layer about changes
TRACE::2024-12-04.16:47:01::SCWMssOS::Opened the sw design.  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:47:01::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:47:01::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:47:01::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:01::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:47:01::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:47:01::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:47:01::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:47:01::SCWMssOS:: library already available in sw design:  xilffs:4.8
TRACE::2024-12-04.16:47:01::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:47:01::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:47:01::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:01::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:47:01::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:47:01::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:47:01::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:47:01::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-12-04.16:47:01::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:47:01::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-12-04.16:47:01::SCWMssOS::Completed writemss as part of save.
TRACE::2024-12-04.16:47:01::SCWMssOS::Commit changes completed.
TRACE::2024-12-04.16:47:01::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-12-04.16:47:01::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-12-04.16:47:01::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:47:01::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:47:01::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:01::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:47:01::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:47:01::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:47:01::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:47:01::SCWReader::No isolation master present  
TRACE::2024-12-04.16:47:01::SCWDomain::checking for install qemu data   : 
TRACE::2024-12-04.16:47:01::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-12-04.16:47:01::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-12-04.16:47:01::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:47:01::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:47:01::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:01::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:47:01::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:47:01::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:47:01::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:01::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:47:01::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:47:01::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:47:01::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:01::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:47:01::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:01::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:47:01::SCWMssOS::No sw design opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:01::SCWMssOS::mss exists loading the mss file  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:01::SCWMssOS::Opened the sw design from mss  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:01::SCWMssOS::Adding the swdes entry D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-12-04.16:47:01::SCWMssOS::updating the scw layer about changes
TRACE::2024-12-04.16:47:01::SCWMssOS::Opened the sw design.  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:01::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:47:01::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:47:01::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:01::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:47:01::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:01::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:47:01::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:01::SCWMssOS:: library already available in sw design:  lwip211:1.8
TRACE::2024-12-04.16:47:01::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:47:01::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:47:01::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:01::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:47:01::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:01::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:47:01::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:01::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:47:01::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:47:01::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:01::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:47:01::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:01::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:47:01::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:01::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:47:01::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:47:01::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:01::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:47:01::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:01::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:47:01::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:01::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:47:01::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:47:01::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:01::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:47:01::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:01::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:47:01::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:01::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:47:01::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:47:01::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:01::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:47:01::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:01::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:47:01::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:01::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:47:01::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:47:01::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:01::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:47:01::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:01::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:47:01::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:01::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:47:01::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:47:01::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:01::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:47:01::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:01::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:47:01::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:01::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:47:01::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:47:01::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:01::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:47:01::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:01::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:47:01::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:01::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:47:01::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:47:01::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:01::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:47:01::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:01::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:47:01::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:01::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:47:01::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:47:01::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:01::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:47:01::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:01::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:47:01::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:01::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:47:01::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:47:01::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:01::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:47:01::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:01::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:47:01::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:01::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:47:01::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:47:01::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:01::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:47:01::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:01::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:47:01::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:01::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:47:01::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:47:01::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:01::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:47:01::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:01::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:47:01::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:01::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:47:01::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:47:01::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:01::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:47:01::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:01::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:47:01::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:01::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:47:01::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:47:01::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:01::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:47:01::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:01::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:47:01::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:01::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:47:01::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:47:01::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:01::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:47:01::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:01::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:47:01::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:01::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:47:01::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:47:01::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:01::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:47:01::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:01::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:47:01::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:01::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:47:01::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:47:01::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:01::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:47:01::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:01::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:47:01::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:01::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:47:01::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:47:01::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:01::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:47:01::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:01::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:47:01::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:01::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:47:01::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:47:01::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:01::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:47:01::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:01::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:47:01::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:01::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:47:01::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:47:01::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:01::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:47:01::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:01::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:47:01::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:01::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:47:01::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:47:01::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:01::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:47:01::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:01::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:47:01::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:01::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:47:01::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:47:01::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:01::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:47:01::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:01::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:47:01::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:01::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:47:01::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:47:01::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:01::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:47:01::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:01::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:47:01::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:01::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:47:01::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:47:01::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:01::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:47:01::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:01::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:47:01::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:01::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:47:01::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:47:01::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:01::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:47:01::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:01::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:47:01::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:01::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:47:01::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:47:01::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:01::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:47:01::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:01::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:47:01::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:01::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:47:01::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:47:01::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:01::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:47:01::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:01::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:47:01::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:01::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:01::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-12-04.16:47:01::SCWMssOS::Completed writemss as part of save.
TRACE::2024-12-04.16:47:01::SCWMssOS::Commit changes completed.
TRACE::2024-12-04.16:47:01::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-12-04.16:47:01::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-12-04.16:47:01::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:47:01::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:47:01::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:01::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:47:01::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:01::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:47:01::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:01::SCWReader::No isolation master present  
TRACE::2024-12-04.16:47:01::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:47:01::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:47:01::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:01::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:47:01::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:01::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:47:01::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:02::SCWMssOS::In reload Mss file.
TRACE::2024-12-04.16:47:02::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:47:02::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:47:02::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:02::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:47:02::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:02::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:47:02::SCWMssOS::No sw design opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:02::SCWMssOS::mss exists loading the mss file  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:02::SCWMssOS::Opened the sw design from mss  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:02::SCWMssOS::Adding the swdes entry D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-12-04.16:47:02::SCWMssOS::updating the scw layer about changes
TRACE::2024-12-04.16:47:02::SCWMssOS::Opened the sw design.  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:02::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:47:02::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:47:02::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:02::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:47:02::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:02::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:47:02::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:02::SCWMssOS:: library already available in sw design:  lwip211:1.8
TRACE::2024-12-04.16:47:02::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:47:02::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:47:02::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:02::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:47:02::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:02::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:47:02::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:02::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:47:02::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:47:02::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:02::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:47:02::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:02::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:47:02::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:02::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:47:02::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:47:02::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:02::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:47:02::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:02::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:47:02::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:02::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:47:02::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:47:02::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:02::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:47:02::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:02::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:47:02::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:02::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:47:02::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:47:02::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:02::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:47:02::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:02::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:47:02::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:02::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:47:02::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:47:02::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:02::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:47:02::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:02::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:47:02::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:02::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:47:02::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:47:02::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:02::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:47:02::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:02::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:47:02::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:02::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:47:02::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:47:02::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:02::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:47:02::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:02::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:47:02::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:02::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:47:02::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:47:02::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:02::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:47:02::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:02::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:47:02::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:02::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:47:02::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:47:02::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:02::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:47:02::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:02::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:47:02::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:02::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:47:02::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:47:02::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:02::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:47:02::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:02::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:47:02::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:02::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:47:02::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:47:02::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:02::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:47:02::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:02::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:47:02::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:02::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:47:02::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:47:02::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:02::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:47:02::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:02::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:47:02::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:02::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:47:02::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:47:02::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:02::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:47:02::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:02::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:47:02::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:02::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:47:02::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:47:02::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:02::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:47:02::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:02::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:47:02::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:02::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:47:02::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:47:02::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:02::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:47:02::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:02::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:47:02::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:02::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:47:02::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:47:02::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:02::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:47:02::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:02::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:47:02::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:02::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:47:02::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:47:02::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:02::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:47:02::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:02::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:47:02::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:02::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:47:02::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:47:02::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:02::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:47:02::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:02::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:47:02::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:02::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:47:02::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:47:02::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:02::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:47:02::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:02::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:47:02::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:02::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:47:02::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:47:02::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:02::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:47:02::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:02::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:47:02::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:02::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:47:02::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:47:02::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:02::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:47:02::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:02::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:47:02::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:02::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:47:02::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:47:02::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:02::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:47:02::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:02::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:47:02::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:02::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:47:02::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:47:02::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:02::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:47:02::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:02::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:47:02::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:02::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:47:02::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:47:02::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:02::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:47:02::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:02::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:47:02::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:02::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:47:02::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:47:02::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:02::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:47:02::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:02::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:47:02::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:02::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:47:02::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:47:02::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:02::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:47:02::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:02::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:47:02::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:02::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:47:02::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:47:02::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:02::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:47:02::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:02::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:47:02::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:02::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-12-04.16:47:02::SCWMssOS::Completed writemss as part of save.
TRACE::2024-12-04.16:47:02::SCWMssOS::Commit changes completed.
TRACE::2024-12-04.16:47:02::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:47:02::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:47:02::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:02::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:47:02::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:02::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:47:02::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:02::SCWMssOS::Removing the swdes entry for  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:03::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:03::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:03::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:03::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:47:03::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:47:03::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:03::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:47:03::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:03::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:47:03::SCWMssOS::No sw design opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:03::SCWMssOS::mss exists loading the mss file  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:03::SCWMssOS::Opened the sw design from mss  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:03::SCWMssOS::Adding the swdes entry D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-12-04.16:47:03::SCWMssOS::updating the scw layer about changes
TRACE::2024-12-04.16:47:04::SCWMssOS::Opened the sw design.  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:11::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:47:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-12-04.16:47:11::SCWMssOS::Completed writemss as part of save.
TRACE::2024-12-04.16:47:11::SCWMssOS::Commit changes completed.
TRACE::2024-12-04.16:47:11::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-12-04.16:47:11::SCWMssOS::Completed writemss as part of save.
TRACE::2024-12-04.16:47:11::SCWMssOS::Commit changes completed.
TRACE::2024-12-04.16:47:11::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:11::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:11::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:11::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:47:11::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:47:11::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:11::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:47:11::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:47:11::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:47:11::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:47:11::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:11::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:11::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:11::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:47:11::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:47:11::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:11::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:47:11::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:11::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:47:11::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:11::SCWWriter::formatted JSON is {
	"platformName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"platHandOff":	"D:/Vivado/_DATN/FFT/FFT_final/DDS_FFT_noise_ethernet_final_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"systems":	[{
			"systemName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"systemDesc":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"sysActiveDom":	"freertos10_xilinx_ps7_cortexa9_0",
			"sysDefaultDom":	"freertos10_xilinx_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"93a24ad07889577044fa3b70be9e67b21",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.8", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDispName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDesc":	"freertos10_xilinx_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"<platformDir>/resources/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.12",
					"mssFile":	"",
					"md5Digest":	"41aa9a86ec129a732efb10f4e5f38b621",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.8"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"262140",
							"libOptionNames":	["total_heap_size"]
						},
						"lwip211":	{
							"api_mode":	"SOCKET_API",
							"default_tcp_recvmbox_size":	"4096",
							"lwip_tcpip_core_locking_input":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"memp_n_tcp_seg":	"1024",
							"memp_num_netbuf":	"4096",
							"n_rx_descriptors":	"512",
							"n_tx_descriptors":	"512",
							"pbuf_pool_size":	"16384",
							"tcp_snd_buf":	"65535",
							"tcp_wnd":	"65535",
							"tcpip_mbox_size":	"4096",
							"libOptionNames":	["api_mode", "default_tcp_recvmbox_size", "lwip_tcpip_core_locking_input", "mem_size", "memp_n_pbuf", "memp_n_tcp_seg", "memp_num_netbuf", "n_rx_descriptors", "n_tx_descriptors", "pbuf_pool_size", "tcp_snd_buf", "tcp_wnd", "tcpip_mbox_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx", "lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-12-04.16:47:11::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-12-04.16:47:11::SCWMssOS::Completed writemss as part of save.
TRACE::2024-12-04.16:47:11::SCWMssOS::Commit changes completed.
TRACE::2024-12-04.16:47:11::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:11::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:11::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:11::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:47:11::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:47:11::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:11::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:47:11::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:11::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:47:11::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:11::SCWMssOS::Removing the swdes entry for  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
LOG::2024-12-04.16:47:18::SCWPlatform::Started generating the artifacts platform 2_DDS_FFT_noise_ethernet_final_wrapper
TRACE::2024-12-04.16:47:18::SCWPlatform::Sanity checking of platform is completed
LOG::2024-12-04.16:47:18::SCWPlatform::Started generating the artifacts for system configuration 2_DDS_FFT_noise_ethernet_final_wrapper
LOG::2024-12-04.16:47:18::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-12-04.16:47:18::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-12-04.16:47:18::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-12-04.16:47:18::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2024-12-04.16:47:18::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:18::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:18::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:18::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:47:18::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:47:18::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:18::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:47:18::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:47:18::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:47:18::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:47:18::SCWBDomain::Completed writing the mss file at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2024-12-04.16:47:18::SCWBDomain::bsp generated is stale removing and regenerating. 
TRACE::2024-12-04.16:47:21::SCWBDomain::Updating the makefile used for building the Application zynq_fsbl
TRACE::2024-12-04.16:47:21::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:21::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:21::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:21::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:47:21::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:47:21::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:21::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:47:21::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:47:21::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-12-04.16:47:21::SCWMssOS::No sw design opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:47:21::SCWMssOS::mss exists loading the mss file  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:47:21::SCWMssOS::Opened the sw design from mss  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:47:21::SCWMssOS::Adding the swdes entry D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-12-04.16:47:21::SCWMssOS::updating the scw layer about changes
TRACE::2024-12-04.16:47:21::SCWMssOS::Opened the sw design.  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:47:28::SCWBDomain::removing the temporary location in _platform.
TRACE::2024-12-04.16:47:28::SCWBDomain::Makefile is Updated.
TRACE::2024-12-04.16:47:28::SCWBDomain::doing clean.
TRACE::2024-12-04.16:47:28::SCWBDomain::System Command Ran  D:&  cd  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl & make clean
TRACE::2024-12-04.16:47:29::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  nor.o  qspi.o  rsa.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2024-12-04.16:47:29::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a fsbl.elf *.o

TRACE::2024-12-04.16:47:29::SCWBDomain::System Command Ran  D:&  cd  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl& make -C  zynq_fsbl_bsp & make 
TRACE::2024-12-04.16:47:29::SCWBDomain::make: Entering directory 'D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2024-12-04.16:47:29::SCWBDomain::make --no-print-directory seq_libs

TRACE::2024-12-04.16:47:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-12-04.16:47:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-12-04.16:47:29::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-12-04.16:47:29::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:47:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2024-12-04.16:47:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-12-04.16:47:29::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-12-04.16:47:29::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:47:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-12-04.16:47:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-12-04.16:47:29::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-12-04.16:47:29::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:47:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-12-04.16:47:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-12-04.16:47:29::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-12-04.16:47:29::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:47:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2024-12-04.16:47:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-12-04.16:47:30::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-12-04.16:47:30::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:47:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_17/src"

TRACE::2024-12-04.16:47:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_17/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-12-04.16:47:30::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-12-04.16:47:30::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:47:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_10/src"

TRACE::2024-12-04.16:47:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-12-04.16:47:30::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-12-04.16:47:30::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:47:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/myFFT_v1_0/src"

TRACE::2024-12-04.16:47:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/myFFT_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-12-04.16:47:30::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-12-04.16:47:30::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:47:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_10/src"

TRACE::2024-12-04.16:47:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-12-04.16:47:30::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-12-04.16:47:30::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:47:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_0/src"

TRACE::2024-12-04.16:47:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-12-04.16:47:30::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-12-04.16:47:30::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:47:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2024-12-04.16:47:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-12-04.16:47:30::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-12-04.16:47:30::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:47:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2024-12-04.16:47:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-12-04.16:47:30::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-12-04.16:47:30::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:47:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v8_0/src"

TRACE::2024-12-04.16:47:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-12-04.16:47:31::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-12-04.16:47:31::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:47:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2024-12-04.16:47:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-12-04.16:47:32::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-12-04.16:47:32::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:47:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2024-12-04.16:47:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-12-04.16:47:32::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-12-04.16:47:32::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:47:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_8/src"

TRACE::2024-12-04.16:47:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-12-04.16:47:32::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-12-04.16:47:32::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:47:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2024-12-04.16:47:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-12-04.16:47:32::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-12-04.16:47:32::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:47:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/myFFT_v1_0/src"

TRACE::2024-12-04.16:47:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/myFFT_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-12-04.16:47:33::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-12-04.16:47:33::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:47:33::SCWBDomain::"Compiling FFTip..."

TRACE::2024-12-04.16:47:35::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2024-12-04.16:47:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-12-04.16:47:35::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-12-04.16:47:35::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:47:35::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2024-12-04.16:47:35::SCWBDomain::make -j 6 --no-print-directory par_libs

TRACE::2024-12-04.16:47:35::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-12-04.16:47:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-12-04.16:47:35::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-12-04.16:47:35::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:47:35::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2024-12-04.16:47:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-12-04.16:47:35::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-12-04.16:47:35::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:47:35::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-12-04.16:47:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-12-04.16:47:35::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-12-04.16:47:35::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:47:35::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-12-04.16:47:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-12-04.16:47:35::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-12-04.16:47:35::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:47:35::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2024-12-04.16:47:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-12-04.16:47:35::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-12-04.16:47:35::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:47:35::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_17/src"

TRACE::2024-12-04.16:47:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_17/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-12-04.16:47:35::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-12-04.16:47:35::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:47:35::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_10/src"

TRACE::2024-12-04.16:47:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-12-04.16:47:35::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-12-04.16:47:35::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:47:35::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/myFFT_v1_0/src"

TRACE::2024-12-04.16:47:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/myFFT_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-12-04.16:47:35::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-12-04.16:47:35::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:47:35::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_10/src"

TRACE::2024-12-04.16:47:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-12-04.16:47:35::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-12-04.16:47:35::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:47:35::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_0/src"

TRACE::2024-12-04.16:47:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-12-04.16:47:35::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-12-04.16:47:35::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:47:35::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2024-12-04.16:47:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-12-04.16:47:35::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-12-04.16:47:35::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:47:35::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2024-12-04.16:47:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-12-04.16:47:35::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-12-04.16:47:35::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:47:35::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v8_0/src"

TRACE::2024-12-04.16:47:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-12-04.16:47:35::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-12-04.16:47:35::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:47:35::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2024-12-04.16:47:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-12-04.16:47:35::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-12-04.16:47:35::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:47:35::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2024-12-04.16:47:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-12-04.16:47:35::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-12-04.16:47:35::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:47:35::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_8/src"

TRACE::2024-12-04.16:47:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-12-04.16:47:35::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-12-04.16:47:35::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:47:35::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2024-12-04.16:47:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-12-04.16:47:35::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-12-04.16:47:35::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:47:35::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-12-04.16:47:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-12-04.16:47:35::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-12-04.16:47:35::SCWBDomain:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:47:35::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2024-12-04.16:47:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-12-04.16:47:35::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-12-04.16:47:35::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:47:35::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-12-04.16:47:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-12-04.16:47:35::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-12-04.16:47:35::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:47:36::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-12-04.16:47:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-12-04.16:47:36::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-12-04.16:47:36::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:47:36::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2024-12-04.16:47:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-12-04.16:47:36::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-12-04.16:47:36::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:47:36::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_17/src"

TRACE::2024-12-04.16:47:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_17/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-12-04.16:47:36::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-12-04.16:47:36::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:47:36::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_10/src"

TRACE::2024-12-04.16:47:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-12-04.16:47:36::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-12-04.16:47:36::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:47:37::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_10/src"

TRACE::2024-12-04.16:47:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-12-04.16:47:37::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-12-04.16:47:37::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:47:37::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_0/src"

TRACE::2024-12-04.16:47:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-12-04.16:47:37::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-12-04.16:47:37::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:47:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2024-12-04.16:47:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-12-04.16:47:38::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-12-04.16:47:38::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:47:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2024-12-04.16:47:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-12-04.16:47:38::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-12-04.16:47:38::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:47:39::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v8_0/src"

TRACE::2024-12-04.16:47:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-12-04.16:47:39::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-12-04.16:47:39::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:47:40::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2024-12-04.16:47:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-12-04.16:47:40::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-12-04.16:47:40::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:47:40::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2024-12-04.16:47:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-12-04.16:47:40::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-12-04.16:47:40::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:47:40::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_8/src"

TRACE::2024-12-04.16:47:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-12-04.16:47:40::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-12-04.16:47:40::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:47:45::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2024-12-04.16:47:45::SCWBDomain::make --no-print-directory archive

TRACE::2024-12-04.16:47:45::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2024-12-04.16:47:45::SCWBDomain::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa
TRACE::2024-12-04.16:47:45::SCWBDomain::9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2024-12-04.16:47:45::SCWBDomain::fstat.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/kill.o ps7_corte
TRACE::2024-12-04.16:47:45::SCWBDomain::xa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/putnum.o
TRACE::2024-12-04.16:47:45::SCWBDomain:: ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/tr
TRACE::2024-12-04.16:47:45::SCWBDomain::anslation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/write
TRACE::2024-12-04.16:47:45::SCWBDomain::.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xadcps_selftes
TRACE::2024-12-04.16:47:45::SCWBDomain::t.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xdev
TRACE::2024-12-04.16:47:45::SCWBDomain::cfg_g.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/
TRACE::2024-12-04.16:47:45::SCWBDomain::lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib
TRACE::2024-12-04.16:47:45::SCWBDomain::/xdmaps_selftest.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_corte
TRACE::2024-12-04.16:47:45::SCWBDomain::xa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/xemacps_intr.o ps
TRACE::2024-12-04.16:47:45::SCWBDomain::7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xgpiops_hw.o ps
TRACE::2024-12-04.16:47:45::SCWBDomain::7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_cortexa9_0/lib/xil
TRACE::2024-12-04.16:47:45::SCWBDomain::-crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil
TRACE::2024-12-04.16:47:45::SCWBDomain::_exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0
TRACE::2024-12-04.16:47:45::SCWBDomain::/lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xil_spinlock.o ps
TRACE::2024-12-04.16:47:45::SCWBDomain::7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_util.o
TRACE::2024-12-04.16:47:45::SCWBDomain:: ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib
TRACE::2024-12-04.16:47:45::SCWBDomain::/xpm_counter.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/x
TRACE::2024-12-04.16:47:45::SCWBDomain::qspips_options.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xscugic.o ps7_cort
TRACE::2024-12-04.16:47:45::SCWBDomain::exa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o 
TRACE::2024-12-04.16:47:45::SCWBDomain::ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer
TRACE::2024-12-04.16:47:45::SCWBDomain::_selftest.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib
TRACE::2024-12-04.16:47:45::SCWBDomain::/xscuwdt_selftest.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0
TRACE::2024-12-04.16:47:45::SCWBDomain::/lib/xuartps_g.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cor
TRACE::2024-12-04.16:47:45::SCWBDomain::texa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_sinit.o

TRACE::2024-12-04.16:47:45::SCWBDomain::'Finished building libraries'

TRACE::2024-12-04.16:47:45::SCWBDomain::make: Leaving directory 'D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2024-12-04.16:47:45::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2024-12-04.16:47:45::SCWBDomain::exa9_0/include -I.

TRACE::2024-12-04.16:47:45::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-12-04.16:47:45::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-12-04.16:47:46::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c image_mover.c -o image_mover.o -Izynq
TRACE::2024-12-04.16:47:46::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2024-12-04.16:47:46::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2024-12-04.16:47:46::SCWBDomain::rtexa9_0/include -I.

TRACE::2024-12-04.16:47:46::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2024-12-04.16:47:46::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2024-12-04.16:47:46::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-12-04.16:47:46::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-12-04.16:47:47::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2024-12-04.16:47:47::SCWBDomain::rtexa9_0/include -I.

TRACE::2024-12-04.16:47:47::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2024-12-04.16:47:47::SCWBDomain::rtexa9_0/include -I.

TRACE::2024-12-04.16:47:47::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-12-04.16:47:47::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-12-04.16:47:47::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2024-12-04.16:47:47::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2024-12-04.16:47:47::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-12-04.16:47:47::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-12-04.16:47:47::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2024-12-04.16:47:47::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2024-12-04.16:47:48::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf fsbl_handoff.o fsbl_hooks.o image_mover.o main.o md5.o nand.o nor.o pcap.o ps7_init.o qspi.o rsa.
TRACE::2024-12-04.16:47:48::SCWBDomain::o sd.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id
TRACE::2024-12-04.16:47:48::SCWBDomain::=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-
TRACE::2024-12-04.16:47:48::SCWBDomain::group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                  -Wl,--gc-sections -Lzynq_fsbl_bsp/ps
TRACE::2024-12-04.16:47:48::SCWBDomain::7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2024-12-04.16:47:48::SCWSystem::Checking the domain freertos10_xilinx_ps7_cortexa9_0
LOG::2024-12-04.16:47:48::SCWSystem::Not a boot domain 
LOG::2024-12-04.16:47:48::SCWSystem::Started Processing the domain freertos10_xilinx_ps7_cortexa9_0
TRACE::2024-12-04.16:47:48::SCWDomain::Generating domain artifcats
TRACE::2024-12-04.16:47:48::SCWMssOS::Generating standalone artifcats
TRACE::2024-12-04.16:47:48::SCWMssOS::Copying the qemu file from  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/resources/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt To D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/export/2_DDS_FFT_noise_ethernet_final_wrapper/sw/2_DDS_FFT_noise_ethernet_final_wrapper/qemu/
TRACE::2024-12-04.16:47:48::SCWMssOS::Copying the qemu file from  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/resources/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt To D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/export/2_DDS_FFT_noise_ethernet_final_wrapper/sw/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu/
TRACE::2024-12-04.16:47:48::SCWMssOS:: Copying the user libraries. 
TRACE::2024-12-04.16:47:48::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:48::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:48::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:48::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:47:48::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:47:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:47:48::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:48::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:47:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:47:48::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:48::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:47:48::SCWMssOS::No sw design opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:48::SCWMssOS::mss exists loading the mss file  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:48::SCWMssOS::Opened the sw design from mss  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:48::SCWMssOS::Adding the swdes entry D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss with des name system
TRACE::2024-12-04.16:47:48::SCWMssOS::updating the scw layer about changes
TRACE::2024-12-04.16:47:48::SCWMssOS::Opened the sw design.  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:48::SCWMssOS::Completed writing the mss file at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp
TRACE::2024-12-04.16:47:48::SCWMssOS::Mss edits present, copying mssfile into export location D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:47:48::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2024-12-04.16:47:51::SCWMssOS::doing bsp build ... 
TRACE::2024-12-04.16:47:51::SCWMssOS::System Command Ran  D: & cd  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp & make 
TRACE::2024-12-04.16:47:51::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-12-04.16:47:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-12-04.16:47:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-12-04.16:47:51::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-12-04.16:47:51::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:47:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2024-12-04.16:47:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-12-04.16:47:51::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-12-04.16:47:51::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:47:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-12-04.16:47:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-12-04.16:47:52::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-12-04.16:47:52::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:47:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-12-04.16:47:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-12-04.16:47:52::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-12-04.16:47:52::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:47:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2024-12-04.16:47:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-12-04.16:47:52::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-12-04.16:47:52::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:47:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_17/src"

TRACE::2024-12-04.16:47:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_17/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-12-04.16:47:52::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-12-04.16:47:52::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:47:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_12/src"

TRACE::2024-12-04.16:47:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-n
TRACE::2024-12-04.16:47:52::SCWMssOS::one-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-ab
TRACE::2024-12-04.16:47:52::SCWMssOS::i=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:47:53::SCWMssOS::"includes"

TRACE::2024-12-04.16:47:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_10/src"

TRACE::2024-12-04.16:47:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-12-04.16:47:54::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-12-04.16:47:54::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:47:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/lwip211_v1_8/src"

TRACE::2024-12-04.16:47:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-12-04.16:47:54::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-12-04.16:47:54::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:47:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/myFFT_v1_0/src"

TRACE::2024-12-04.16:47:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/myFFT_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-12-04.16:47:57::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-12-04.16:47:57::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:47:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_10/src"

TRACE::2024-12-04.16:47:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-12-04.16:47:57::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-12-04.16:47:57::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:47:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_0/src"

TRACE::2024-12-04.16:47:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-12-04.16:47:57::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-12-04.16:47:57::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:47:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2024-12-04.16:47:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-12-04.16:47:57::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-12-04.16:47:57::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:47:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2024-12-04.16:47:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-12-04.16:47:57::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-12-04.16:47:57::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:47:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2024-12-04.16:47:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-12-04.16:47:57::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-12-04.16:47:57::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:47:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2024-12-04.16:47:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-12-04.16:47:57::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-12-04.16:47:57::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:47:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/lwip211_v1_8/src"

TRACE::2024-12-04.16:47:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-12-04.16:47:58::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-12-04.16:47:58::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:47:58::SCWMssOS::"Compiling lwip src and adapter files"

TRACE::2024-12-04.16:48:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/myFFT_v1_0/src"

TRACE::2024-12-04.16:48:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/myFFT_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-12-04.16:48:09::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-12-04.16:48:09::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:48:09::SCWMssOS::"Compiling FFTip..."

TRACE::2024-12-04.16:48:10::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-12-04.16:48:10::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2024-12-04.16:48:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-12-04.16:48:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-12-04.16:48:10::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-12-04.16:48:10::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:48:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2024-12-04.16:48:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-12-04.16:48:10::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-12-04.16:48:10::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:48:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-12-04.16:48:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-12-04.16:48:10::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-12-04.16:48:10::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:48:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-12-04.16:48:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-12-04.16:48:10::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-12-04.16:48:10::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:48:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2024-12-04.16:48:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-12-04.16:48:10::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-12-04.16:48:10::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:48:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_17/src"

TRACE::2024-12-04.16:48:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_17/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-12-04.16:48:10::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-12-04.16:48:10::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:48:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_12/src"

TRACE::2024-12-04.16:48:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-n
TRACE::2024-12-04.16:48:10::SCWMssOS::one-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-ab
TRACE::2024-12-04.16:48:10::SCWMssOS::i=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:48:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_10/src"

TRACE::2024-12-04.16:48:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-12-04.16:48:10::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-12-04.16:48:10::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:48:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/lwip211_v1_8/src"

TRACE::2024-12-04.16:48:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-12-04.16:48:10::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-12-04.16:48:10::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:48:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/myFFT_v1_0/src"

TRACE::2024-12-04.16:48:10::SCWMssOS::"includes"

TRACE::2024-12-04.16:48:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/myFFT_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-12-04.16:48:10::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-12-04.16:48:10::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:48:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_10/src"

TRACE::2024-12-04.16:48:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-12-04.16:48:10::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-12-04.16:48:10::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:48:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_0/src"

TRACE::2024-12-04.16:48:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-12-04.16:48:10::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-12-04.16:48:10::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:48:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2024-12-04.16:48:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-12-04.16:48:10::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-12-04.16:48:10::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:48:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2024-12-04.16:48:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-12-04.16:48:10::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-12-04.16:48:10::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:48:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2024-12-04.16:48:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-12-04.16:48:11::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-12-04.16:48:11::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:48:11::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2024-12-04.16:48:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-12-04.16:48:11::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-12-04.16:48:11::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:48:11::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-12-04.16:48:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-12-04.16:48:11::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-12-04.16:48:11::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:48:11::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2024-12-04.16:48:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-12-04.16:48:11::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-12-04.16:48:11::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:48:11::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-12-04.16:48:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-12-04.16:48:11::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-12-04.16:48:11::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:48:11::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-12-04.16:48:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-12-04.16:48:11::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-12-04.16:48:11::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:48:11::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2024-12-04.16:48:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-12-04.16:48:11::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-12-04.16:48:11::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:48:11::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_17/src"

TRACE::2024-12-04.16:48:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_17/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-12-04.16:48:11::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-12-04.16:48:11::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:48:11::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_12/src"

TRACE::2024-12-04.16:48:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-12-04.16:48:11::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-12-04.16:48:11::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:48:12::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_10/src"

TRACE::2024-12-04.16:48:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-12-04.16:48:12::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-12-04.16:48:12::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:48:12::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_10/src"

TRACE::2024-12-04.16:48:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-12-04.16:48:12::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-12-04.16:48:12::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:48:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_0/src"

TRACE::2024-12-04.16:48:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-12-04.16:48:14::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-12-04.16:48:14::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:48:15::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2024-12-04.16:48:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-12-04.16:48:15::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-12-04.16:48:15::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:48:15::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2024-12-04.16:48:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-12-04.16:48:16::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-12-04.16:48:16::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:48:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2024-12-04.16:48:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-12-04.16:48:16::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-12-04.16:48:16::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:48:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2024-12-04.16:48:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-12-04.16:48:16::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-12-04.16:48:16::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.16:48:21::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-12-04.16:48:21::SCWMssOS::make --no-print-directory archive

TRACE::2024-12-04.16:48:21::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2024-12-04.16:48:21::SCWMssOS::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/cpputest_time.o ps7_corte
TRACE::2024-12-04.16:48:21::SCWMssOS::xa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/getpid
TRACE::2024-12-04.16:48:21::SCWMssOS::.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/
TRACE::2024-12-04.16:48:21::SCWMssOS::lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/read.o ps7_co
TRACE::2024-12-04.16:48:21::SCWMssOS::rtexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/
TRACE::2024-12-04.16:48:21::SCWMssOS::lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xadcps.o ps
TRACE::2024-12-04.16:48:21::SCWMssOS::7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sin
TRACE::2024-12-04.16:48:21::SCWMssOS::it.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xdevcf
TRACE::2024-12-04.16:48:21::SCWMssOS::g_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_
TRACE::2024-12-04.16:48:21::SCWMssOS::0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0
TRACE::2024-12-04.16:48:21::SCWMssOS::/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/xemacps_control.o ps7_c
TRACE::2024-12-04.16:48:21::SCWMssOS::ortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xemacps_sinit.o 
TRACE::2024-12-04.16:48:21::SCWMssOS::ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xgpiops_intr.o p
TRACE::2024-12-04.16:48:21::SCWMssOS::s7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_as
TRACE::2024-12-04.16:48:21::SCWMssOS::sert.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/x
TRACE::2024-12-04.16:48:21::SCWMssOS::il_mem.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/
TRACE::2024-12-04.16:48:21::SCWMssOS::lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o 
TRACE::2024-12-04.16:48:21::SCWMssOS::ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wr
TRACE::2024-12-04.16:48:21::SCWMssOS::ap.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib
TRACE::2024-12-04.16:48:21::SCWMssOS::/xqspips.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/l
TRACE::2024-12-04.16:48:21::SCWMssOS::ib/xqspips_selftest.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortex
TRACE::2024-12-04.16:48:21::SCWMssOS::a9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xscugic_sinit.
TRACE::2024-12-04.16:48:21::SCWMssOS::o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/xs
TRACE::2024-12-04.16:48:21::SCWMssOS::cutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_
TRACE::2024-12-04.16:48:21::SCWMssOS::0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/l
TRACE::2024-12-04.16:48:21::SCWMssOS::ib/xuartps_hw.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_selftest.o ps
TRACE::2024-12-04.16:48:21::SCWMssOS::7_cortexa9_0/lib/xuartps_sinit.o

TRACE::2024-12-04.16:48:21::SCWMssOS::'Finished building libraries'

TRACE::2024-12-04.16:48:22::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-12-04.16:48:22::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-12-04.16:48:22::SCWSystem::Completed Processing the domain freertos10_xilinx_ps7_cortexa9_0
LOG::2024-12-04.16:48:22::SCWSystem::Completed Processing the sysconfig 2_DDS_FFT_noise_ethernet_final_wrapper
LOG::2024-12-04.16:48:22::SCWPlatform::Completed generating the artifacts for system configuration 2_DDS_FFT_noise_ethernet_final_wrapper
TRACE::2024-12-04.16:48:22::SCWPlatform::Started preparing the platform 
TRACE::2024-12-04.16:48:22::SCWSystem::Writing the bif file for system config 2_DDS_FFT_noise_ethernet_final_wrapper
TRACE::2024-12-04.16:48:22::SCWSystem::dir created 
TRACE::2024-12-04.16:48:22::SCWSystem::Writing the bif 
TRACE::2024-12-04.16:48:22::SCWPlatform::Started writing the spfm file 
TRACE::2024-12-04.16:48:22::SCWPlatform::Started writing the xpfm file 
TRACE::2024-12-04.16:48:22::SCWPlatform::Completed generating the platform
TRACE::2024-12-04.16:48:22::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:48:22::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-12-04.16:48:22::SCWMssOS::Writing the mss file completed D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:48:22::SCWMssOS::Commit changes completed.
TRACE::2024-12-04.16:48:22::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:48:22::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-12-04.16:48:22::SCWMssOS::Writing the mss file completed D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:48:22::SCWMssOS::Commit changes completed.
TRACE::2024-12-04.16:48:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:48:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:48:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:48:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:48:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:48:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:48:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:48:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:48:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:48:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:48:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:48:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.16:48:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:48:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:48:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:48:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:48:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:48:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:48:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:48:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:48:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:48:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:48:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:48:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:48:22::SCWWriter::formatted JSON is {
	"platformName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"platHandOff":	"D:/Vivado/_DATN/FFT/FFT_final/DDS_FFT_noise_ethernet_final_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"systems":	[{
			"systemName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"systemDesc":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"sysActiveDom":	"freertos10_xilinx_ps7_cortexa9_0",
			"sysDefaultDom":	"freertos10_xilinx_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"93a24ad07889577044fa3b70be9e67b2",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.8", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDispName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDesc":	"freertos10_xilinx_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"<platformDir>/resources/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.12",
					"mssFile":	"",
					"md5Digest":	"41aa9a86ec129a732efb10f4e5f38b62",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.8"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"262140",
							"libOptionNames":	["total_heap_size"]
						},
						"lwip211":	{
							"api_mode":	"SOCKET_API",
							"default_tcp_recvmbox_size":	"4096",
							"lwip_tcpip_core_locking_input":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"memp_n_tcp_seg":	"1024",
							"memp_num_netbuf":	"4096",
							"n_rx_descriptors":	"512",
							"n_tx_descriptors":	"512",
							"pbuf_pool_size":	"16384",
							"tcp_snd_buf":	"65535",
							"tcp_wnd":	"65535",
							"tcpip_mbox_size":	"4096",
							"libOptionNames":	["api_mode", "default_tcp_recvmbox_size", "lwip_tcpip_core_locking_input", "mem_size", "memp_n_pbuf", "memp_n_tcp_seg", "memp_num_netbuf", "n_rx_descriptors", "n_tx_descriptors", "pbuf_pool_size", "tcp_snd_buf", "tcp_wnd", "tcpip_mbox_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx", "lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-12-04.16:48:22::SCWPlatform::updated the xpfm file.
TRACE::2024-12-04.16:48:23::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:48:23::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:48:23::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:48:23::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.16:48:23::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.16:48:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.16:48:23::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:48:23::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.16:48:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.16:48:23::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.16:48:23::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-04.16:48:23::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:11::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:11::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:11::SCWPlatform:: Platform location is D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa
TRACE::2024-12-04.19:56:12::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:56:17::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-12-04.19:56:17::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:17::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:17::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:17::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:56:17::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:17::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.19:56:17::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.19:56:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:56:17::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:17::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:17::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:17::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:56:17::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:17::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.19:56:17::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.19:56:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:56:17::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.19:56:17::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.19:56:17::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.19:56:17::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:17::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:17::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:17::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa
TRACE::2024-12-04.19:56:17::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:17::SCWPlatform::update - Opened existing hwdb DDS_FFT_ethernet_final_wrapper_10
TRACE::2024-12-04.19:56:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:56:17::SCWMssOS::Doing hw sync for the mss in domain: freertos10_xilinx_ps7_cortexa9_0
TRACE::2024-12-04.19:56:17::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:17::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:17::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:17::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:56:17::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:17::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.19:56:17::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.19:56:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:56:17::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:17::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:17::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:17::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:56:17::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:17::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.19:56:17::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_8
TRACE::2024-12-04.19:56:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:56:17::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:17::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.19:56:17::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:17::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:17::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:17::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:17::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa
TRACE::2024-12-04.19:56:17::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:17::SCWPlatform::update - Opened existing hwdb DDS_FFT_ethernet_final_wrapper_10
TRACE::2024-12-04.19:56:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:56:17::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.19:56:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-12-04.19:56:17::SCWMssOS::Completed writemss as part of save.
TRACE::2024-12-04.19:56:17::SCWMssOS::Commit changes completed.
TRACE::2024-12-04.19:56:17::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-12-04.19:56:17::SCWMssOS::Removing the swdes entry for  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.19:56:17::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-12-04.19:56:17::SCWMssOS::Completed writemss as part of save.
TRACE::2024-12-04.19:56:17::SCWMssOS::Commit changes completed.
TRACE::2024-12-04.19:56:17::SCWMssOS::Completed hw sync for the mss in domain: freertos10_xilinx_ps7_cortexa9_0
TRACE::2024-12-04.19:56:17::SCWMssOS::Removing the swdes entry for  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:17::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:17::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:17::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:17::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:56:17::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:17::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-12-04.19:56:23::SCWPlatform::Opened new HwDB with name DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-12-04.19:56:23::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.19:56:23::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-12-04.19:56:23::SCWMssOS::Writing the mss file completed D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.19:56:23::SCWMssOS::Commit changes completed.
TRACE::2024-12-04.19:56:23::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:23::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-12-04.19:56:23::SCWMssOS::Writing the mss file completed D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:23::SCWMssOS::Commit changes completed.
TRACE::2024-12-04.19:56:23::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:23::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:23::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:23::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:56:23::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:23::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-12-04.19:56:23::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-12-04.19:56:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:56:23::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.19:56:23::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.19:56:23::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.19:56:23::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:23::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:23::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:23::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:56:23::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:23::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-12-04.19:56:23::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_11
TRACE::2024-12-04.19:56:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:56:23::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:23::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.19:56:23::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:23::SCWWriter::formatted JSON is {
	"platformName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"platHandOff":	"D:/Vivado/_DATN/FFT/FFT_final/DDS_FFT_noise_ethernet_final_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"systems":	[{
			"systemName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"systemDesc":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"sysActiveDom":	"freertos10_xilinx_ps7_cortexa9_0",
			"sysDefaultDom":	"freertos10_xilinx_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"93a24ad07889577044fa3b70be9e67b21",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.8", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDispName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDesc":	"freertos10_xilinx_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"<platformDir>/resources/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.12",
					"mssFile":	"",
					"md5Digest":	"41aa9a86ec129a732efb10f4e5f38b621",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.8"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"262140",
							"libOptionNames":	["total_heap_size"]
						},
						"lwip211":	{
							"api_mode":	"SOCKET_API",
							"default_tcp_recvmbox_size":	"4096",
							"lwip_tcpip_core_locking_input":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"memp_n_tcp_seg":	"1024",
							"memp_num_netbuf":	"4096",
							"n_rx_descriptors":	"512",
							"n_tx_descriptors":	"512",
							"pbuf_pool_size":	"16384",
							"tcp_snd_buf":	"65535",
							"tcp_wnd":	"65535",
							"tcpip_mbox_size":	"4096",
							"libOptionNames":	["api_mode", "default_tcp_recvmbox_size", "lwip_tcpip_core_locking_input", "mem_size", "memp_n_pbuf", "memp_n_tcp_seg", "memp_num_netbuf", "n_rx_descriptors", "n_tx_descriptors", "pbuf_pool_size", "tcp_snd_buf", "tcp_wnd", "tcpip_mbox_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx", "lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-12-04.19:56:24::SCWPlatform::Clearing the existing platform
TRACE::2024-12-04.19:56:24::SCWSystem::Clearing the existing sysconfig
TRACE::2024-12-04.19:56:24::SCWBDomain::clearing the fsbl build
TRACE::2024-12-04.19:56:24::SCWMssOS::Removing the swdes entry for  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.19:56:24::SCWMssOS::Removing the swdes entry for  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:24::SCWSystem::Clearing the domains completed.
TRACE::2024-12-04.19:56:24::SCWPlatform::Clearing the opened hw db.
TRACE::2024-12-04.19:56:24::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:24::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:24::SCWPlatform:: Platform location is D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:56:24::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:24::SCWPlatform::Removing the HwDB with name D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:24::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:24::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:24::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:24::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:56:24::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:24::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-12-04.19:56:30::SCWPlatform::Opened new HwDB with name DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:30::SCWReader::Active system found as  2_DDS_FFT_noise_ethernet_final_wrapper
TRACE::2024-12-04.19:56:30::SCWReader::Handling sysconfig 2_DDS_FFT_noise_ethernet_final_wrapper
TRACE::2024-12-04.19:56:30::SCWDomain::checking for install qemu data   : 
TRACE::2024-12-04.19:56:30::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-12-04.19:56:30::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-12-04.19:56:30::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:56:30::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:30::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:30::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:56:30::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:56:30::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:30::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:30::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:56:30::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:56:30::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:30::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:30::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:56:30::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-12-04.19:56:30::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:56:30::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:30::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:30::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:56:30::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.19:56:30::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.19:56:30::SCWMssOS::No sw design opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.19:56:30::SCWMssOS::mss exists loading the mss file  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.19:56:30::SCWMssOS::Opened the sw design from mss  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.19:56:30::SCWMssOS::Adding the swdes entry D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-12-04.19:56:30::SCWMssOS::updating the scw layer about changes
TRACE::2024-12-04.19:56:30::SCWMssOS::Opened the sw design.  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.19:56:30::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:56:30::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:30::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:30::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:56:30::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.19:56:30::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.19:56:30::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.19:56:30::SCWMssOS:: library already available in sw design:  xilffs:4.8
TRACE::2024-12-04.19:56:30::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:56:30::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:30::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:30::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:56:30::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.19:56:30::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.19:56:30::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.19:56:30::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-12-04.19:56:30::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.19:56:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-12-04.19:56:30::SCWMssOS::Completed writemss as part of save.
TRACE::2024-12-04.19:56:30::SCWMssOS::Commit changes completed.
TRACE::2024-12-04.19:56:30::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-12-04.19:56:30::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-12-04.19:56:30::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:56:30::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:30::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:30::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:56:30::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.19:56:30::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.19:56:30::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.19:56:30::SCWReader::No isolation master present  
TRACE::2024-12-04.19:56:30::SCWDomain::checking for install qemu data   : 
TRACE::2024-12-04.19:56:30::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-12-04.19:56:30::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-12-04.19:56:30::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:56:30::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:30::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:30::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:56:30::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:56:30::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:30::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:30::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:56:30::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:56:30::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:30::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:30::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:56:30::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:30::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.19:56:30::SCWMssOS::No sw design opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:30::SCWMssOS::mss exists loading the mss file  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:30::SCWMssOS::Opened the sw design from mss  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:30::SCWMssOS::Adding the swdes entry D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-12-04.19:56:30::SCWMssOS::updating the scw layer about changes
TRACE::2024-12-04.19:56:30::SCWMssOS::Opened the sw design.  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:30::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:56:30::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:30::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:30::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:56:30::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:30::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.19:56:30::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:30::SCWMssOS:: library already available in sw design:  lwip211:1.8
TRACE::2024-12-04.19:56:30::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:56:30::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:30::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:30::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:56:30::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:30::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.19:56:30::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:30::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:56:30::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:30::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:30::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:56:30::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:30::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.19:56:30::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:30::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:56:30::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:30::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:30::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:56:30::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:30::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.19:56:30::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:30::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:56:30::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:30::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:30::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:56:30::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:30::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.19:56:30::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:30::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:56:30::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:30::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:30::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:56:30::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:30::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.19:56:30::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:30::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:56:30::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:30::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:30::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:56:30::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:30::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.19:56:30::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:30::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:56:30::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:30::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:30::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:56:30::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:30::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.19:56:30::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:30::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:56:30::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:30::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:30::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:56:30::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:30::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.19:56:30::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:30::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:56:30::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:30::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:30::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:56:30::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:30::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.19:56:30::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:30::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:56:30::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:30::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:30::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:56:30::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:30::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.19:56:30::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:30::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:56:30::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:30::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:30::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:56:30::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:30::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.19:56:30::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:30::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:56:30::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:30::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:30::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:56:30::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:30::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.19:56:30::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:30::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:56:30::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:30::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:30::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:56:30::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:30::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.19:56:30::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:30::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:56:30::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:30::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:30::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:56:30::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:30::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.19:56:30::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:30::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:56:30::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:30::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:30::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:56:30::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:30::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.19:56:30::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:30::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:56:30::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:30::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:30::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:56:30::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:30::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.19:56:30::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:30::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:56:30::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:30::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:30::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:56:30::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:30::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.19:56:30::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:30::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:56:30::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:30::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:30::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:56:30::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:30::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.19:56:30::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:30::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:56:30::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:30::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:30::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:56:30::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:30::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.19:56:30::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:30::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:56:30::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:30::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:30::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:56:30::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:30::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.19:56:30::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:30::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:56:30::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:30::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:30::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:56:30::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:30::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.19:56:30::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:30::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:56:30::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:30::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:30::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:56:30::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:30::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.19:56:30::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:30::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:56:30::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:30::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:30::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:56:30::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:30::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.19:56:30::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:30::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:56:30::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:30::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:30::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:56:30::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:30::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.19:56:30::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:30::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:56:30::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:30::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:30::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:56:30::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:30::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.19:56:30::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:30::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:56:30::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:30::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:30::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:56:30::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:30::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.19:56:30::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:30::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:56:30::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:30::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:30::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:56:30::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:30::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.19:56:30::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:30::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:56:30::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:30::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:30::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:56:30::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:30::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.19:56:30::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:30::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-12-04.19:56:30::SCWMssOS::Completed writemss as part of save.
TRACE::2024-12-04.19:56:30::SCWMssOS::Commit changes completed.
TRACE::2024-12-04.19:56:30::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-12-04.19:56:30::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-12-04.19:56:30::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:56:30::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:30::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:30::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:56:30::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:30::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.19:56:30::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:30::SCWReader::No isolation master present  
TRACE::2024-12-04.19:56:31::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:31::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:31::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:31::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:56:31::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:31::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:31::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:56:31::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:31::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.19:56:31::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:32::SCWMssOS::In reload Mss file.
TRACE::2024-12-04.19:56:32::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:56:32::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:32::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:32::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:56:32::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:32::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.19:56:32::SCWMssOS::No sw design opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:32::SCWMssOS::mss exists loading the mss file  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:32::SCWMssOS::Opened the sw design from mss  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:32::SCWMssOS::Adding the swdes entry D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-12-04.19:56:32::SCWMssOS::updating the scw layer about changes
TRACE::2024-12-04.19:56:32::SCWMssOS::Opened the sw design.  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:32::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:56:32::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:32::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:32::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:56:32::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:32::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.19:56:32::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:32::SCWMssOS:: library already available in sw design:  lwip211:1.8
TRACE::2024-12-04.19:56:32::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:56:32::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:32::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:32::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:56:32::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:32::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.19:56:32::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:32::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:56:32::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:32::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:32::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:56:32::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:32::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.19:56:32::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:32::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:56:32::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:32::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:32::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:56:32::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:32::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.19:56:32::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:32::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:56:32::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:32::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:32::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:56:32::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:32::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.19:56:32::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:32::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:56:32::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:32::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:32::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:56:32::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:32::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.19:56:32::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:32::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:56:32::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:32::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:32::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:56:32::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:32::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.19:56:32::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:32::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:56:32::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:32::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:32::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:56:32::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:32::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.19:56:32::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:32::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:56:32::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:32::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:32::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:56:32::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:32::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.19:56:32::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:32::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:56:32::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:32::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:32::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:56:32::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:32::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.19:56:32::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:32::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:56:32::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:32::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:32::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:56:32::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:32::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.19:56:32::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:32::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:56:32::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:32::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:32::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:56:32::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:32::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.19:56:32::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:32::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:56:32::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:32::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:32::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:56:32::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:32::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.19:56:32::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:32::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:56:32::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:32::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:32::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:56:32::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:32::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.19:56:32::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:32::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:56:32::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:32::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:32::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:56:32::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:32::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.19:56:32::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:32::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:56:32::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:32::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:32::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:56:32::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:32::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.19:56:32::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:32::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:56:32::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:32::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:32::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:56:32::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:32::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.19:56:32::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:32::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:56:32::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:32::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:32::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:56:32::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:32::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.19:56:32::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:32::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:56:32::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:32::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:32::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:56:32::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:32::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.19:56:32::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:32::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:56:32::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:32::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:32::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:56:32::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:32::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.19:56:32::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:32::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:56:32::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:32::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:32::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:56:32::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:32::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.19:56:32::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:32::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:56:32::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:32::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:32::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:56:32::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:32::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.19:56:32::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:32::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:56:32::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:32::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:32::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:56:32::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:32::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.19:56:32::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:32::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:56:32::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:32::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:32::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:56:32::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:32::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.19:56:32::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:32::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:56:32::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:32::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:32::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:56:32::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:32::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.19:56:32::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:32::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:56:32::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:32::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:32::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:56:32::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:32::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.19:56:32::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:32::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:56:32::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:32::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:32::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:56:32::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:32::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.19:56:32::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:32::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:56:32::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:32::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:32::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:56:32::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:32::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.19:56:32::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:32::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:56:32::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:32::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:32::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:56:32::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:32::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.19:56:32::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:32::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-12-04.19:56:32::SCWMssOS::Completed writemss as part of save.
TRACE::2024-12-04.19:56:32::SCWMssOS::Commit changes completed.
TRACE::2024-12-04.19:56:32::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:56:32::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:32::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:32::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:56:32::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:32::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.19:56:32::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:32::SCWMssOS::Removing the swdes entry for  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:33::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:33::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:33::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:33::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:56:33::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:33::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:33::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:56:33::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:33::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.19:56:33::SCWMssOS::No sw design opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:33::SCWMssOS::mss exists loading the mss file  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:33::SCWMssOS::Opened the sw design from mss  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:33::SCWMssOS::Adding the swdes entry D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-12-04.19:56:33::SCWMssOS::updating the scw layer about changes
TRACE::2024-12-04.19:56:33::SCWMssOS::Opened the sw design.  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:37::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.19:56:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-12-04.19:56:37::SCWMssOS::Completed writemss as part of save.
TRACE::2024-12-04.19:56:37::SCWMssOS::Commit changes completed.
TRACE::2024-12-04.19:56:37::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-12-04.19:56:37::SCWMssOS::Completed writemss as part of save.
TRACE::2024-12-04.19:56:37::SCWMssOS::Commit changes completed.
TRACE::2024-12-04.19:56:37::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:37::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:37::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:37::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:56:37::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:37::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:37::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:56:37::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.19:56:37::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.19:56:37::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.19:56:37::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:37::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:37::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:37::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:56:37::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:37::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:37::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:56:37::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:37::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.19:56:37::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:37::SCWWriter::formatted JSON is {
	"platformName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"platHandOff":	"D:/Vivado/_DATN/FFT/FFT_final/DDS_FFT_noise_ethernet_final_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"systems":	[{
			"systemName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"systemDesc":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"sysActiveDom":	"freertos10_xilinx_ps7_cortexa9_0",
			"sysDefaultDom":	"freertos10_xilinx_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"93a24ad07889577044fa3b70be9e67b21",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.8", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDispName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDesc":	"freertos10_xilinx_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"<platformDir>/resources/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.12",
					"mssFile":	"",
					"md5Digest":	"41aa9a86ec129a732efb10f4e5f38b621",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.8"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"262140",
							"libOptionNames":	["total_heap_size"]
						},
						"lwip211":	{
							"api_mode":	"SOCKET_API",
							"default_tcp_recvmbox_size":	"4096",
							"lwip_tcpip_core_locking_input":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"memp_n_tcp_seg":	"1024",
							"memp_num_netbuf":	"4096",
							"n_rx_descriptors":	"512",
							"n_tx_descriptors":	"512",
							"pbuf_pool_size":	"16384",
							"tcp_snd_buf":	"65535",
							"tcp_wnd":	"65535",
							"tcpip_mbox_size":	"4096",
							"libOptionNames":	["api_mode", "default_tcp_recvmbox_size", "lwip_tcpip_core_locking_input", "mem_size", "memp_n_pbuf", "memp_n_tcp_seg", "memp_num_netbuf", "n_rx_descriptors", "n_tx_descriptors", "pbuf_pool_size", "tcp_snd_buf", "tcp_wnd", "tcpip_mbox_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx", "lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-12-04.19:56:37::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-12-04.19:56:37::SCWMssOS::Completed writemss as part of save.
TRACE::2024-12-04.19:56:37::SCWMssOS::Commit changes completed.
TRACE::2024-12-04.19:56:37::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:37::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:37::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:37::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:56:37::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:37::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:37::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:56:37::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:37::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.19:56:37::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:37::SCWMssOS::Removing the swdes entry for  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
LOG::2024-12-04.19:56:42::SCWPlatform::Started generating the artifacts platform 2_DDS_FFT_noise_ethernet_final_wrapper
TRACE::2024-12-04.19:56:42::SCWPlatform::Sanity checking of platform is completed
LOG::2024-12-04.19:56:43::SCWPlatform::Started generating the artifacts for system configuration 2_DDS_FFT_noise_ethernet_final_wrapper
LOG::2024-12-04.19:56:43::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-12-04.19:56:43::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-12-04.19:56:43::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-12-04.19:56:43::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-12-04.19:56:43::SCWSystem::Checking the domain freertos10_xilinx_ps7_cortexa9_0
LOG::2024-12-04.19:56:43::SCWSystem::Not a boot domain 
LOG::2024-12-04.19:56:43::SCWSystem::Started Processing the domain freertos10_xilinx_ps7_cortexa9_0
TRACE::2024-12-04.19:56:43::SCWDomain::Generating domain artifcats
TRACE::2024-12-04.19:56:43::SCWMssOS::Generating standalone artifcats
TRACE::2024-12-04.19:56:43::SCWMssOS::Copying the qemu file from  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/resources/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt To D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/export/2_DDS_FFT_noise_ethernet_final_wrapper/sw/2_DDS_FFT_noise_ethernet_final_wrapper/qemu/
TRACE::2024-12-04.19:56:43::SCWMssOS::Copying the qemu file from  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/resources/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt To D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/export/2_DDS_FFT_noise_ethernet_final_wrapper/sw/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu/
TRACE::2024-12-04.19:56:43::SCWMssOS:: Copying the user libraries. 
TRACE::2024-12-04.19:56:43::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:43::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:43::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:43::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:56:43::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:56:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:56:43::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:43::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:56:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:56:43::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:43::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.19:56:43::SCWMssOS::No sw design opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:43::SCWMssOS::mss exists loading the mss file  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:43::SCWMssOS::Opened the sw design from mss  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:43::SCWMssOS::Adding the swdes entry D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-12-04.19:56:43::SCWMssOS::updating the scw layer about changes
TRACE::2024-12-04.19:56:43::SCWMssOS::Opened the sw design.  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:43::SCWMssOS::Completed writing the mss file at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp
TRACE::2024-12-04.19:56:43::SCWMssOS::Mss edits present, copying mssfile into export location D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:56:43::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2024-12-04.19:56:47::SCWMssOS::doing bsp build ... 
TRACE::2024-12-04.19:56:47::SCWMssOS::System Command Ran  D: & cd  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp & make 
TRACE::2024-12-04.19:56:47::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-12-04.19:56:47::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-12-04.19:56:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-12-04.19:56:47::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-12-04.19:56:47::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.19:56:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2024-12-04.19:56:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-12-04.19:56:48::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-12-04.19:56:48::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.19:56:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-12-04.19:56:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-12-04.19:56:48::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-12-04.19:56:48::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.19:56:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-12-04.19:56:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-12-04.19:56:48::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-12-04.19:56:48::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.19:56:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2024-12-04.19:56:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-12-04.19:56:48::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-12-04.19:56:48::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.19:56:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_17/src"

TRACE::2024-12-04.19:56:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_17/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-12-04.19:56:48::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-12-04.19:56:48::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.19:56:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_12/src"

TRACE::2024-12-04.19:56:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-n
TRACE::2024-12-04.19:56:49::SCWMssOS::one-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-ab
TRACE::2024-12-04.19:56:49::SCWMssOS::i=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.19:56:50::SCWMssOS::"includes"

TRACE::2024-12-04.19:56:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_10/src"

TRACE::2024-12-04.19:56:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-12-04.19:56:51::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-12-04.19:56:51::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.19:56:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/lwip211_v1_8/src"

TRACE::2024-12-04.19:56:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-12-04.19:56:51::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-12-04.19:56:51::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.19:56:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/myFFT_v1_0/src"

TRACE::2024-12-04.19:56:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/myFFT_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-12-04.19:56:55::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-12-04.19:56:55::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.19:56:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_10/src"

TRACE::2024-12-04.19:56:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-12-04.19:56:55::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-12-04.19:56:55::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.19:56:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_0/src"

TRACE::2024-12-04.19:56:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-12-04.19:56:55::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-12-04.19:56:55::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.19:56:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2024-12-04.19:56:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-12-04.19:56:55::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-12-04.19:56:55::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.19:56:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2024-12-04.19:56:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-12-04.19:56:55::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-12-04.19:56:55::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.19:56:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2024-12-04.19:56:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-12-04.19:56:56::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-12-04.19:56:56::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.19:56:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2024-12-04.19:56:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-12-04.19:56:56::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-12-04.19:56:56::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.19:56:56::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/lwip211_v1_8/src"

TRACE::2024-12-04.19:56:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-12-04.19:56:56::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-12-04.19:56:56::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.19:56:56::SCWMssOS::"Compiling lwip src and adapter files"

TRACE::2024-12-04.19:57:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/myFFT_v1_0/src"

TRACE::2024-12-04.19:57:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/myFFT_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-12-04.19:57:10::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-12-04.19:57:10::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.19:57:10::SCWMssOS::"Compiling FFTip..."

TRACE::2024-12-04.19:57:10::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-12-04.19:57:10::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2024-12-04.19:57:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-12-04.19:57:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-12-04.19:57:10::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-12-04.19:57:10::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.19:57:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2024-12-04.19:57:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-12-04.19:57:10::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-12-04.19:57:10::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.19:57:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-12-04.19:57:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-12-04.19:57:10::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-12-04.19:57:10::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.19:57:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-12-04.19:57:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-12-04.19:57:10::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-12-04.19:57:10::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.19:57:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2024-12-04.19:57:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-12-04.19:57:10::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-12-04.19:57:10::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.19:57:11::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_17/src"

TRACE::2024-12-04.19:57:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_17/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-12-04.19:57:11::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-12-04.19:57:11::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.19:57:11::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_12/src"

TRACE::2024-12-04.19:57:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-n
TRACE::2024-12-04.19:57:11::SCWMssOS::one-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-ab
TRACE::2024-12-04.19:57:11::SCWMssOS::i=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.19:57:11::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_10/src"

TRACE::2024-12-04.19:57:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-12-04.19:57:11::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-12-04.19:57:11::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.19:57:11::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/lwip211_v1_8/src"

TRACE::2024-12-04.19:57:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-12-04.19:57:11::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-12-04.19:57:11::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.19:57:11::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/myFFT_v1_0/src"

TRACE::2024-12-04.19:57:11::SCWMssOS::"includes"

TRACE::2024-12-04.19:57:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/myFFT_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-12-04.19:57:11::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-12-04.19:57:11::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.19:57:11::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_10/src"

TRACE::2024-12-04.19:57:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-12-04.19:57:11::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-12-04.19:57:11::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.19:57:11::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_0/src"

TRACE::2024-12-04.19:57:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-12-04.19:57:11::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-12-04.19:57:11::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.19:57:11::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2024-12-04.19:57:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-12-04.19:57:11::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-12-04.19:57:11::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.19:57:11::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2024-12-04.19:57:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-12-04.19:57:11::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-12-04.19:57:11::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.19:57:11::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2024-12-04.19:57:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-12-04.19:57:11::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-12-04.19:57:11::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.19:57:11::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2024-12-04.19:57:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-12-04.19:57:11::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-12-04.19:57:11::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.19:57:12::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-12-04.19:57:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-12-04.19:57:12::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-12-04.19:57:12::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.19:57:12::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2024-12-04.19:57:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-12-04.19:57:12::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-12-04.19:57:12::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.19:57:12::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-12-04.19:57:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-12-04.19:57:12::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-12-04.19:57:12::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.19:57:12::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-12-04.19:57:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-12-04.19:57:12::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-12-04.19:57:12::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.19:57:12::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2024-12-04.19:57:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-12-04.19:57:12::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-12-04.19:57:12::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.19:57:12::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_17/src"

TRACE::2024-12-04.19:57:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_17/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-12-04.19:57:12::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-12-04.19:57:12::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.19:57:12::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_12/src"

TRACE::2024-12-04.19:57:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-12-04.19:57:12::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-12-04.19:57:12::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.19:57:13::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_10/src"

TRACE::2024-12-04.19:57:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-12-04.19:57:13::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-12-04.19:57:13::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.19:57:13::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_10/src"

TRACE::2024-12-04.19:57:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-12-04.19:57:13::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-12-04.19:57:13::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.19:57:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_0/src"

TRACE::2024-12-04.19:57:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-12-04.19:57:14::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-12-04.19:57:14::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.19:57:15::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2024-12-04.19:57:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-12-04.19:57:15::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-12-04.19:57:15::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.19:57:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2024-12-04.19:57:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-12-04.19:57:16::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-12-04.19:57:16::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.19:57:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2024-12-04.19:57:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-12-04.19:57:17::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-12-04.19:57:17::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.19:57:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2024-12-04.19:57:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-12-04.19:57:17::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-12-04.19:57:17::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.19:57:23::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-12-04.19:57:23::SCWMssOS::make --no-print-directory archive

TRACE::2024-12-04.19:57:23::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2024-12-04.19:57:23::SCWMssOS::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/cpputest_time.o ps7_corte
TRACE::2024-12-04.19:57:23::SCWMssOS::xa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/getpid
TRACE::2024-12-04.19:57:23::SCWMssOS::.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/
TRACE::2024-12-04.19:57:23::SCWMssOS::lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/read.o ps7_co
TRACE::2024-12-04.19:57:23::SCWMssOS::rtexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/
TRACE::2024-12-04.19:57:23::SCWMssOS::lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xadcps.o ps
TRACE::2024-12-04.19:57:23::SCWMssOS::7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sin
TRACE::2024-12-04.19:57:23::SCWMssOS::it.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xdevcf
TRACE::2024-12-04.19:57:23::SCWMssOS::g_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_
TRACE::2024-12-04.19:57:23::SCWMssOS::0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0
TRACE::2024-12-04.19:57:23::SCWMssOS::/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/xemacps_control.o ps7_c
TRACE::2024-12-04.19:57:23::SCWMssOS::ortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xemacps_sinit.o 
TRACE::2024-12-04.19:57:23::SCWMssOS::ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xgpiops_intr.o p
TRACE::2024-12-04.19:57:23::SCWMssOS::s7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_as
TRACE::2024-12-04.19:57:23::SCWMssOS::sert.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/x
TRACE::2024-12-04.19:57:23::SCWMssOS::il_mem.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/
TRACE::2024-12-04.19:57:23::SCWMssOS::lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o 
TRACE::2024-12-04.19:57:23::SCWMssOS::ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wr
TRACE::2024-12-04.19:57:23::SCWMssOS::ap.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib
TRACE::2024-12-04.19:57:23::SCWMssOS::/xqspips.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/l
TRACE::2024-12-04.19:57:23::SCWMssOS::ib/xqspips_selftest.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortex
TRACE::2024-12-04.19:57:23::SCWMssOS::a9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xscugic_sinit.
TRACE::2024-12-04.19:57:23::SCWMssOS::o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/xs
TRACE::2024-12-04.19:57:23::SCWMssOS::cutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_
TRACE::2024-12-04.19:57:23::SCWMssOS::0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/l
TRACE::2024-12-04.19:57:23::SCWMssOS::ib/xuartps_hw.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_selftest.o ps
TRACE::2024-12-04.19:57:23::SCWMssOS::7_cortexa9_0/lib/xuartps_sinit.o

TRACE::2024-12-04.19:57:23::SCWMssOS::'Finished building libraries'

TRACE::2024-12-04.19:57:23::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-12-04.19:57:23::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-12-04.19:57:23::SCWSystem::Completed Processing the domain freertos10_xilinx_ps7_cortexa9_0
LOG::2024-12-04.19:57:23::SCWSystem::Completed Processing the sysconfig 2_DDS_FFT_noise_ethernet_final_wrapper
LOG::2024-12-04.19:57:23::SCWPlatform::Completed generating the artifacts for system configuration 2_DDS_FFT_noise_ethernet_final_wrapper
TRACE::2024-12-04.19:57:23::SCWPlatform::Started preparing the platform 
TRACE::2024-12-04.19:57:23::SCWSystem::Writing the bif file for system config 2_DDS_FFT_noise_ethernet_final_wrapper
TRACE::2024-12-04.19:57:23::SCWSystem::dir created 
TRACE::2024-12-04.19:57:23::SCWSystem::Writing the bif 
TRACE::2024-12-04.19:57:23::SCWPlatform::Started writing the spfm file 
TRACE::2024-12-04.19:57:23::SCWPlatform::Started writing the xpfm file 
TRACE::2024-12-04.19:57:23::SCWPlatform::Completed generating the platform
TRACE::2024-12-04.19:57:23::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.19:57:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-12-04.19:57:23::SCWMssOS::Completed writemss as part of save.
TRACE::2024-12-04.19:57:23::SCWMssOS::Commit changes completed.
TRACE::2024-12-04.19:57:23::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:57:23::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-12-04.19:57:23::SCWMssOS::Writing the mss file completed D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:57:23::SCWMssOS::Commit changes completed.
TRACE::2024-12-04.19:57:23::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:57:23::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:57:23::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:57:23::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:57:23::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:57:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:57:23::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:57:23::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:57:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:57:23::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.19:57:23::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.19:57:23::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.19:57:23::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:57:23::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:57:23::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:57:23::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:57:23::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:57:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:57:23::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:57:23::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:57:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:57:23::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:57:23::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.19:57:23::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:57:23::SCWWriter::formatted JSON is {
	"platformName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"platHandOff":	"D:/Vivado/_DATN/FFT/FFT_final/DDS_FFT_noise_ethernet_final_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"systems":	[{
			"systemName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"systemDesc":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"sysActiveDom":	"freertos10_xilinx_ps7_cortexa9_0",
			"sysDefaultDom":	"freertos10_xilinx_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"93a24ad07889577044fa3b70be9e67b21",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.8", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDispName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDesc":	"freertos10_xilinx_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"<platformDir>/resources/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.12",
					"mssFile":	"",
					"md5Digest":	"41aa9a86ec129a732efb10f4e5f38b62",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.8"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"262140",
							"libOptionNames":	["total_heap_size"]
						},
						"lwip211":	{
							"api_mode":	"SOCKET_API",
							"default_tcp_recvmbox_size":	"4096",
							"lwip_tcpip_core_locking_input":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"memp_n_tcp_seg":	"1024",
							"memp_num_netbuf":	"4096",
							"n_rx_descriptors":	"512",
							"n_tx_descriptors":	"512",
							"pbuf_pool_size":	"16384",
							"tcp_snd_buf":	"65535",
							"tcp_wnd":	"65535",
							"tcpip_mbox_size":	"4096",
							"libOptionNames":	["api_mode", "default_tcp_recvmbox_size", "lwip_tcpip_core_locking_input", "mem_size", "memp_n_pbuf", "memp_n_tcp_seg", "memp_num_netbuf", "n_rx_descriptors", "n_tx_descriptors", "pbuf_pool_size", "tcp_snd_buf", "tcp_wnd", "tcpip_mbox_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx", "lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-12-04.19:57:23::SCWPlatform::updated the xpfm file.
TRACE::2024-12-04.19:57:24::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:57:24::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:57:24::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:57:24::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.19:57:24::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.19:57:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.19:57:24::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:57:24::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.19:57:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.19:57:24::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.19:57:24::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.19:57:24::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:01::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:01::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:01::SCWPlatform:: Platform location is D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa
TRACE::2024-12-04.20:34:01::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:34:07::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-12-04.20:34:07::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:07::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:07::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:07::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:34:07::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:07::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.20:34:07::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.20:34:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:34:07::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:07::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:07::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:07::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:34:07::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:07::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.20:34:07::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.20:34:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:34:07::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.20:34:07::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.20:34:07::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.20:34:07::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:07::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:07::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:07::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa
TRACE::2024-12-04.20:34:07::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:07::SCWPlatform::update - Opened existing hwdb DDS_FFT_ethernet_final_wrapper_13
TRACE::2024-12-04.20:34:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:34:07::SCWMssOS::Doing hw sync for the mss in domain: freertos10_xilinx_ps7_cortexa9_0
TRACE::2024-12-04.20:34:07::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:07::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:07::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:07::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:34:07::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:07::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.20:34:07::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.20:34:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:34:07::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:07::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:07::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:07::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:34:07::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:07::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.20:34:07::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_12
TRACE::2024-12-04.20:34:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:34:07::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:07::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.20:34:07::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:07::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:07::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:07::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:07::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa
TRACE::2024-12-04.20:34:07::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/tempdsa/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:07::SCWPlatform::update - Opened existing hwdb DDS_FFT_ethernet_final_wrapper_13
TRACE::2024-12-04.20:34:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:34:07::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.20:34:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-12-04.20:34:07::SCWMssOS::Completed writemss as part of save.
TRACE::2024-12-04.20:34:07::SCWMssOS::Commit changes completed.
TRACE::2024-12-04.20:34:07::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-12-04.20:34:07::SCWMssOS::Removing the swdes entry for  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.20:34:07::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-12-04.20:34:07::SCWMssOS::Completed writemss as part of save.
TRACE::2024-12-04.20:34:07::SCWMssOS::Commit changes completed.
TRACE::2024-12-04.20:34:07::SCWMssOS::Completed hw sync for the mss in domain: freertos10_xilinx_ps7_cortexa9_0
TRACE::2024-12-04.20:34:07::SCWMssOS::Removing the swdes entry for  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:07::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:07::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:07::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:07::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:34:07::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:07::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-12-04.20:34:13::SCWPlatform::Opened new HwDB with name DDS_FFT_ethernet_final_wrapper_14
TRACE::2024-12-04.20:34:13::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.20:34:13::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-12-04.20:34:13::SCWMssOS::Writing the mss file completed D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.20:34:13::SCWMssOS::Commit changes completed.
TRACE::2024-12-04.20:34:13::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:13::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-12-04.20:34:13::SCWMssOS::Writing the mss file completed D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:13::SCWMssOS::Commit changes completed.
TRACE::2024-12-04.20:34:13::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:13::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:13::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:13::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:34:13::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:13::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_14
TRACE::2024-12-04.20:34:13::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_14
TRACE::2024-12-04.20:34:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:34:13::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.20:34:13::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.20:34:13::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.20:34:13::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:13::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:13::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:13::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:34:13::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:13::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_14
TRACE::2024-12-04.20:34:13::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_14
TRACE::2024-12-04.20:34:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:34:13::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:13::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.20:34:13::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:13::SCWWriter::formatted JSON is {
	"platformName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"platHandOff":	"D:/Vivado/_DATN/FFT/FFT_final/DDS_FFT_noise_ethernet_final_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"systems":	[{
			"systemName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"systemDesc":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"sysActiveDom":	"freertos10_xilinx_ps7_cortexa9_0",
			"sysDefaultDom":	"freertos10_xilinx_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"93a24ad07889577044fa3b70be9e67b21",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.8", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDispName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDesc":	"freertos10_xilinx_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"<platformDir>/resources/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.12",
					"mssFile":	"",
					"md5Digest":	"41aa9a86ec129a732efb10f4e5f38b621",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.8"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"262140",
							"libOptionNames":	["total_heap_size"]
						},
						"lwip211":	{
							"api_mode":	"SOCKET_API",
							"default_tcp_recvmbox_size":	"4096",
							"lwip_tcpip_core_locking_input":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"memp_n_tcp_seg":	"1024",
							"memp_num_netbuf":	"4096",
							"n_rx_descriptors":	"512",
							"n_tx_descriptors":	"512",
							"pbuf_pool_size":	"16384",
							"tcp_snd_buf":	"65535",
							"tcp_wnd":	"65535",
							"tcpip_mbox_size":	"4096",
							"libOptionNames":	["api_mode", "default_tcp_recvmbox_size", "lwip_tcpip_core_locking_input", "mem_size", "memp_n_pbuf", "memp_n_tcp_seg", "memp_num_netbuf", "n_rx_descriptors", "n_tx_descriptors", "pbuf_pool_size", "tcp_snd_buf", "tcp_wnd", "tcpip_mbox_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx", "lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-12-04.20:34:15::SCWPlatform::Clearing the existing platform
TRACE::2024-12-04.20:34:15::SCWSystem::Clearing the existing sysconfig
TRACE::2024-12-04.20:34:15::SCWBDomain::clearing the fsbl build
TRACE::2024-12-04.20:34:15::SCWMssOS::Removing the swdes entry for  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.20:34:15::SCWMssOS::Removing the swdes entry for  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:15::SCWSystem::Clearing the domains completed.
TRACE::2024-12-04.20:34:15::SCWPlatform::Clearing the opened hw db.
TRACE::2024-12-04.20:34:15::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:15::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:15::SCWPlatform:: Platform location is D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:34:15::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:15::SCWPlatform::Removing the HwDB with name D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:15::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:15::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:15::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:15::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:34:15::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:15::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-12-04.20:34:21::SCWPlatform::Opened new HwDB with name DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:21::SCWReader::Active system found as  2_DDS_FFT_noise_ethernet_final_wrapper
TRACE::2024-12-04.20:34:21::SCWReader::Handling sysconfig 2_DDS_FFT_noise_ethernet_final_wrapper
TRACE::2024-12-04.20:34:21::SCWDomain::checking for install qemu data   : 
TRACE::2024-12-04.20:34:21::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-12-04.20:34:21::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-12-04.20:34:21::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:21::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:21::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:21::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:34:21::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:21::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:21::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:34:21::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:21::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:21::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:21::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:34:21::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:21::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:21::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:34:21::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:21::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:21::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:21::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:34:21::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:21::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:21::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:34:21::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-12-04.20:34:21::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:21::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:21::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:21::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:34:21::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:21::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:21::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:34:21::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.20:34:21::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.20:34:21::SCWMssOS::No sw design opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.20:34:21::SCWMssOS::mss exists loading the mss file  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.20:34:21::SCWMssOS::Opened the sw design from mss  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.20:34:21::SCWMssOS::Adding the swdes entry D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-12-04.20:34:21::SCWMssOS::updating the scw layer about changes
TRACE::2024-12-04.20:34:21::SCWMssOS::Opened the sw design.  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.20:34:21::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:21::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:21::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:21::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:34:21::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:21::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:21::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:34:21::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.20:34:21::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.20:34:21::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.20:34:21::SCWMssOS:: library already available in sw design:  xilffs:4.8
TRACE::2024-12-04.20:34:21::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:21::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:21::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:21::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:34:21::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:21::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:21::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:34:21::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.20:34:21::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.20:34:21::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.20:34:21::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-12-04.20:34:21::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.20:34:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-12-04.20:34:21::SCWMssOS::Completed writemss as part of save.
TRACE::2024-12-04.20:34:21::SCWMssOS::Commit changes completed.
TRACE::2024-12-04.20:34:21::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-12-04.20:34:21::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-12-04.20:34:21::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:21::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:21::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:21::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:34:21::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:21::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:21::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:34:21::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.20:34:21::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.20:34:21::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.20:34:21::SCWReader::No isolation master present  
TRACE::2024-12-04.20:34:21::SCWDomain::checking for install qemu data   : 
TRACE::2024-12-04.20:34:21::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-12-04.20:34:21::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-12-04.20:34:21::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:21::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:21::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:21::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:34:21::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:21::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:21::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:34:21::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:21::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:21::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:21::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:34:21::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:21::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:21::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:34:21::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:21::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:21::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:21::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:34:21::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:21::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:21::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:34:21::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:21::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.20:34:21::SCWMssOS::No sw design opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:21::SCWMssOS::mss exists loading the mss file  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:21::SCWMssOS::Opened the sw design from mss  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:21::SCWMssOS::Adding the swdes entry D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-12-04.20:34:21::SCWMssOS::updating the scw layer about changes
TRACE::2024-12-04.20:34:22::SCWMssOS::Opened the sw design.  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:34:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:34:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.20:34:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWMssOS:: library already available in sw design:  lwip211:1.8
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:34:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:34:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.20:34:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:34:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:34:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.20:34:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:34:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:34:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.20:34:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:34:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:34:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.20:34:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:34:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:34:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.20:34:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:34:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:34:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.20:34:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:34:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:34:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.20:34:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:34:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:34:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.20:34:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:34:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:34:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.20:34:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:34:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:34:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.20:34:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:34:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:34:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.20:34:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:34:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:34:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.20:34:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:34:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:34:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.20:34:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:34:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:34:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.20:34:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:34:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:34:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.20:34:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:34:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:34:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.20:34:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:34:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:34:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.20:34:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:34:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:34:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.20:34:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:34:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:34:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.20:34:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:34:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:34:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.20:34:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:34:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:34:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.20:34:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:34:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:34:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.20:34:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:34:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:34:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.20:34:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:34:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:34:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.20:34:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:34:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:34:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.20:34:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:34:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:34:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.20:34:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:34:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:34:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.20:34:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:34:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:34:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.20:34:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-12-04.20:34:22::SCWMssOS::Completed writemss as part of save.
TRACE::2024-12-04.20:34:22::SCWMssOS::Commit changes completed.
TRACE::2024-12-04.20:34:22::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-12-04.20:34:22::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:34:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:34:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.20:34:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWReader::No isolation master present  
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:34:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:34:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.20:34:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWMssOS::In reload Mss file.
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:34:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:34:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.20:34:22::SCWMssOS::No sw design opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWMssOS::mss exists loading the mss file  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWMssOS::Opened the sw design from mss  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWMssOS::Adding the swdes entry D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-12-04.20:34:22::SCWMssOS::updating the scw layer about changes
TRACE::2024-12-04.20:34:22::SCWMssOS::Opened the sw design.  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:34:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:34:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.20:34:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWMssOS:: library already available in sw design:  lwip211:1.8
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:34:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:34:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.20:34:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:34:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:34:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.20:34:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:34:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:34:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.20:34:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:34:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:34:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.20:34:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:34:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:34:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.20:34:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:34:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:34:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.20:34:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:34:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:34:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.20:34:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:34:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:34:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.20:34:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:34:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:34:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.20:34:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:34:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:34:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.20:34:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:34:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:34:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.20:34:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:34:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:34:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.20:34:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:34:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:34:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.20:34:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:34:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:34:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.20:34:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:34:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:34:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.20:34:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:34:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:34:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.20:34:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:34:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:34:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.20:34:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:34:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:34:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.20:34:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:34:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:34:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.20:34:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:34:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:34:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.20:34:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:34:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:34:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.20:34:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:34:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:34:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.20:34:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:34:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:34:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.20:34:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:34:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:34:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.20:34:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:34:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:34:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.20:34:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:34:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:34:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.20:34:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:34:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:34:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.20:34:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:34:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:34:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.20:34:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-12-04.20:34:22::SCWMssOS::Completed writemss as part of save.
TRACE::2024-12-04.20:34:22::SCWMssOS::Commit changes completed.
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:34:22::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:22::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:34:22::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.20:34:22::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:22::SCWMssOS::Removing the swdes entry for  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:24::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:24::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:24::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:24::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:34:24::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:24::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:24::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:34:24::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:24::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.20:34:24::SCWMssOS::No sw design opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:24::SCWMssOS::mss exists loading the mss file  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:24::SCWMssOS::Opened the sw design from mss  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:24::SCWMssOS::Adding the swdes entry D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-12-04.20:34:24::SCWMssOS::updating the scw layer about changes
TRACE::2024-12-04.20:34:24::SCWMssOS::Opened the sw design.  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:29::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.20:34:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-12-04.20:34:29::SCWMssOS::Completed writemss as part of save.
TRACE::2024-12-04.20:34:29::SCWMssOS::Commit changes completed.
TRACE::2024-12-04.20:34:29::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-12-04.20:34:29::SCWMssOS::Completed writemss as part of save.
TRACE::2024-12-04.20:34:29::SCWMssOS::Commit changes completed.
TRACE::2024-12-04.20:34:29::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:29::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:29::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:29::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:34:29::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:29::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:29::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:34:29::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.20:34:29::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.20:34:29::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.20:34:29::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:29::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:29::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:29::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:34:29::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:29::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:29::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:34:29::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:29::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.20:34:29::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:29::SCWWriter::formatted JSON is {
	"platformName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"platHandOff":	"D:/Vivado/_DATN/FFT/FFT_final/DDS_FFT_noise_ethernet_final_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"systems":	[{
			"systemName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"systemDesc":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"sysActiveDom":	"freertos10_xilinx_ps7_cortexa9_0",
			"sysDefaultDom":	"freertos10_xilinx_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"93a24ad07889577044fa3b70be9e67b21",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.8", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDispName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDesc":	"freertos10_xilinx_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"<platformDir>/resources/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.12",
					"mssFile":	"",
					"md5Digest":	"41aa9a86ec129a732efb10f4e5f38b621",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.8"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"262140",
							"libOptionNames":	["total_heap_size"]
						},
						"lwip211":	{
							"api_mode":	"SOCKET_API",
							"default_tcp_recvmbox_size":	"4096",
							"lwip_tcpip_core_locking_input":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"memp_n_tcp_seg":	"1024",
							"memp_num_netbuf":	"4096",
							"n_rx_descriptors":	"512",
							"n_tx_descriptors":	"512",
							"pbuf_pool_size":	"16384",
							"tcp_snd_buf":	"65535",
							"tcp_wnd":	"65535",
							"tcpip_mbox_size":	"4096",
							"libOptionNames":	["api_mode", "default_tcp_recvmbox_size", "lwip_tcpip_core_locking_input", "mem_size", "memp_n_pbuf", "memp_n_tcp_seg", "memp_num_netbuf", "n_rx_descriptors", "n_tx_descriptors", "pbuf_pool_size", "tcp_snd_buf", "tcp_wnd", "tcpip_mbox_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx", "lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-12-04.20:34:29::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-12-04.20:34:29::SCWMssOS::Completed writemss as part of save.
TRACE::2024-12-04.20:34:29::SCWMssOS::Commit changes completed.
TRACE::2024-12-04.20:34:29::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:29::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:29::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:29::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:34:29::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:29::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:29::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:34:29::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:29::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.20:34:29::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:29::SCWMssOS::Removing the swdes entry for  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
LOG::2024-12-04.20:34:35::SCWPlatform::Started generating the artifacts platform 2_DDS_FFT_noise_ethernet_final_wrapper
TRACE::2024-12-04.20:34:35::SCWPlatform::Sanity checking of platform is completed
LOG::2024-12-04.20:34:35::SCWPlatform::Started generating the artifacts for system configuration 2_DDS_FFT_noise_ethernet_final_wrapper
LOG::2024-12-04.20:34:35::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-12-04.20:34:35::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-12-04.20:34:35::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-12-04.20:34:35::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-12-04.20:34:35::SCWSystem::Checking the domain freertos10_xilinx_ps7_cortexa9_0
LOG::2024-12-04.20:34:35::SCWSystem::Not a boot domain 
LOG::2024-12-04.20:34:35::SCWSystem::Started Processing the domain freertos10_xilinx_ps7_cortexa9_0
TRACE::2024-12-04.20:34:35::SCWDomain::Generating domain artifcats
TRACE::2024-12-04.20:34:35::SCWMssOS::Generating standalone artifcats
TRACE::2024-12-04.20:34:35::SCWMssOS::Copying the qemu file from  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/resources/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt To D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/export/2_DDS_FFT_noise_ethernet_final_wrapper/sw/2_DDS_FFT_noise_ethernet_final_wrapper/qemu/
TRACE::2024-12-04.20:34:35::SCWMssOS::Copying the qemu file from  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/resources/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt To D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/export/2_DDS_FFT_noise_ethernet_final_wrapper/sw/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu/
TRACE::2024-12-04.20:34:35::SCWMssOS:: Copying the user libraries. 
TRACE::2024-12-04.20:34:35::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:35::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:35::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:35::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:34:35::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:34:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:34:35::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:35::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:34:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:34:35::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:35::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.20:34:35::SCWMssOS::No sw design opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:35::SCWMssOS::mss exists loading the mss file  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:35::SCWMssOS::Opened the sw design from mss  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:35::SCWMssOS::Adding the swdes entry D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-12-04.20:34:35::SCWMssOS::updating the scw layer about changes
TRACE::2024-12-04.20:34:35::SCWMssOS::Opened the sw design.  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:35::SCWMssOS::Completed writing the mss file at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp
TRACE::2024-12-04.20:34:35::SCWMssOS::Mss edits present, copying mssfile into export location D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:34:35::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2024-12-04.20:34:39::SCWMssOS::doing bsp build ... 
TRACE::2024-12-04.20:34:39::SCWMssOS::System Command Ran  D: & cd  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp & make 
TRACE::2024-12-04.20:34:39::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-12-04.20:34:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-12-04.20:34:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-12-04.20:34:39::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-12-04.20:34:39::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.20:34:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2024-12-04.20:34:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-12-04.20:34:39::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-12-04.20:34:39::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.20:34:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-12-04.20:34:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-12-04.20:34:40::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-12-04.20:34:40::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.20:34:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-12-04.20:34:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-12-04.20:34:40::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-12-04.20:34:40::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.20:34:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2024-12-04.20:34:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-12-04.20:34:40::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-12-04.20:34:40::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.20:34:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_17/src"

TRACE::2024-12-04.20:34:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_17/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-12-04.20:34:40::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-12-04.20:34:40::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.20:34:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_12/src"

TRACE::2024-12-04.20:34:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-n
TRACE::2024-12-04.20:34:40::SCWMssOS::one-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-ab
TRACE::2024-12-04.20:34:40::SCWMssOS::i=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.20:34:41::SCWMssOS::"includes"

TRACE::2024-12-04.20:34:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_10/src"

TRACE::2024-12-04.20:34:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-12-04.20:34:43::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-12-04.20:34:43::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.20:34:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/lwip211_v1_8/src"

TRACE::2024-12-04.20:34:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-12-04.20:34:43::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-12-04.20:34:43::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.20:34:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/myFFT_v1_0/src"

TRACE::2024-12-04.20:34:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/myFFT_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-12-04.20:34:45::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-12-04.20:34:45::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.20:34:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_10/src"

TRACE::2024-12-04.20:34:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-12-04.20:34:45::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-12-04.20:34:45::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.20:34:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_0/src"

TRACE::2024-12-04.20:34:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-12-04.20:34:45::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-12-04.20:34:45::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.20:34:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2024-12-04.20:34:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-12-04.20:34:46::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-12-04.20:34:46::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.20:34:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2024-12-04.20:34:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-12-04.20:34:46::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-12-04.20:34:46::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.20:34:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2024-12-04.20:34:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-12-04.20:34:46::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-12-04.20:34:46::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.20:34:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2024-12-04.20:34:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-12-04.20:34:46::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-12-04.20:34:46::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.20:34:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/lwip211_v1_8/src"

TRACE::2024-12-04.20:34:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-12-04.20:34:46::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-12-04.20:34:46::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.20:34:46::SCWMssOS::"Compiling lwip src and adapter files"

TRACE::2024-12-04.20:35:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/myFFT_v1_0/src"

TRACE::2024-12-04.20:35:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/myFFT_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-12-04.20:35:00::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-12-04.20:35:00::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.20:35:00::SCWMssOS::"Compiling FFTip..."

TRACE::2024-12-04.20:35:00::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-12-04.20:35:00::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2024-12-04.20:35:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-12-04.20:35:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-12-04.20:35:00::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-12-04.20:35:00::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.20:35:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2024-12-04.20:35:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-12-04.20:35:00::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-12-04.20:35:00::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.20:35:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-12-04.20:35:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-12-04.20:35:00::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-12-04.20:35:00::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.20:35:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-12-04.20:35:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-12-04.20:35:00::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-12-04.20:35:00::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.20:35:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2024-12-04.20:35:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-12-04.20:35:00::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-12-04.20:35:00::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.20:35:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_17/src"

TRACE::2024-12-04.20:35:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_17/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-12-04.20:35:00::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-12-04.20:35:00::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.20:35:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_12/src"

TRACE::2024-12-04.20:35:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-n
TRACE::2024-12-04.20:35:00::SCWMssOS::one-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-ab
TRACE::2024-12-04.20:35:00::SCWMssOS::i=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.20:35:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_10/src"

TRACE::2024-12-04.20:35:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-12-04.20:35:01::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-12-04.20:35:01::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.20:35:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/lwip211_v1_8/src"

TRACE::2024-12-04.20:35:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-12-04.20:35:01::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-12-04.20:35:01::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.20:35:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/myFFT_v1_0/src"

TRACE::2024-12-04.20:35:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/myFFT_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-12-04.20:35:01::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-12-04.20:35:01::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.20:35:01::SCWMssOS::"includes"

TRACE::2024-12-04.20:35:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_10/src"

TRACE::2024-12-04.20:35:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-12-04.20:35:01::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-12-04.20:35:01::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.20:35:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_0/src"

TRACE::2024-12-04.20:35:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2024-12-04.20:35:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-12-04.20:35:01::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-12-04.20:35:01::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.20:35:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-12-04.20:35:01::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-12-04.20:35:01::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.20:35:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2024-12-04.20:35:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-12-04.20:35:01::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-12-04.20:35:01::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.20:35:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2024-12-04.20:35:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-12-04.20:35:01::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-12-04.20:35:01::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.20:35:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2024-12-04.20:35:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-12-04.20:35:01::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-12-04.20:35:01::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.20:35:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-12-04.20:35:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-12-04.20:35:02::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-12-04.20:35:02::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.20:35:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2024-12-04.20:35:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-12-04.20:35:02::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-12-04.20:35:02::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.20:35:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-12-04.20:35:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-12-04.20:35:02::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-12-04.20:35:02::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.20:35:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-12-04.20:35:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-12-04.20:35:02::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-12-04.20:35:02::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.20:35:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2024-12-04.20:35:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-12-04.20:35:02::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-12-04.20:35:02::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.20:35:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_17/src"

TRACE::2024-12-04.20:35:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_17/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-12-04.20:35:02::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-12-04.20:35:02::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.20:35:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_12/src"

TRACE::2024-12-04.20:35:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-12-04.20:35:02::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-12-04.20:35:02::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.20:35:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_10/src"

TRACE::2024-12-04.20:35:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-12-04.20:35:03::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-12-04.20:35:03::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.20:35:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_10/src"

TRACE::2024-12-04.20:35:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-12-04.20:35:03::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-12-04.20:35:03::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.20:35:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_0/src"

TRACE::2024-12-04.20:35:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-12-04.20:35:04::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-12-04.20:35:04::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.20:35:05::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2024-12-04.20:35:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-12-04.20:35:05::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-12-04.20:35:05::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.20:35:06::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2024-12-04.20:35:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-12-04.20:35:06::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-12-04.20:35:06::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.20:35:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2024-12-04.20:35:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-12-04.20:35:07::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-12-04.20:35:07::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.20:35:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2024-12-04.20:35:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-12-04.20:35:07::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-12-04.20:35:07::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-04.20:35:13::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-12-04.20:35:13::SCWMssOS::make --no-print-directory archive

TRACE::2024-12-04.20:35:13::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2024-12-04.20:35:13::SCWMssOS::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/cpputest_time.o ps7_corte
TRACE::2024-12-04.20:35:13::SCWMssOS::xa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/getpid
TRACE::2024-12-04.20:35:13::SCWMssOS::.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/
TRACE::2024-12-04.20:35:13::SCWMssOS::lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/read.o ps7_co
TRACE::2024-12-04.20:35:13::SCWMssOS::rtexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/
TRACE::2024-12-04.20:35:13::SCWMssOS::lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xadcps.o ps
TRACE::2024-12-04.20:35:13::SCWMssOS::7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sin
TRACE::2024-12-04.20:35:13::SCWMssOS::it.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xdevcf
TRACE::2024-12-04.20:35:13::SCWMssOS::g_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_
TRACE::2024-12-04.20:35:13::SCWMssOS::0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0
TRACE::2024-12-04.20:35:13::SCWMssOS::/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/xemacps_control.o ps7_c
TRACE::2024-12-04.20:35:13::SCWMssOS::ortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xemacps_sinit.o 
TRACE::2024-12-04.20:35:13::SCWMssOS::ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xgpiops_intr.o p
TRACE::2024-12-04.20:35:13::SCWMssOS::s7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_as
TRACE::2024-12-04.20:35:13::SCWMssOS::sert.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/x
TRACE::2024-12-04.20:35:13::SCWMssOS::il_mem.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/
TRACE::2024-12-04.20:35:13::SCWMssOS::lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o 
TRACE::2024-12-04.20:35:13::SCWMssOS::ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wr
TRACE::2024-12-04.20:35:13::SCWMssOS::ap.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib
TRACE::2024-12-04.20:35:13::SCWMssOS::/xqspips.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/l
TRACE::2024-12-04.20:35:13::SCWMssOS::ib/xqspips_selftest.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortex
TRACE::2024-12-04.20:35:13::SCWMssOS::a9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xscugic_sinit.
TRACE::2024-12-04.20:35:13::SCWMssOS::o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/xs
TRACE::2024-12-04.20:35:13::SCWMssOS::cutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_
TRACE::2024-12-04.20:35:13::SCWMssOS::0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/l
TRACE::2024-12-04.20:35:13::SCWMssOS::ib/xuartps_hw.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_selftest.o ps
TRACE::2024-12-04.20:35:13::SCWMssOS::7_cortexa9_0/lib/xuartps_sinit.o

TRACE::2024-12-04.20:35:13::SCWMssOS::'Finished building libraries'

TRACE::2024-12-04.20:35:14::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-12-04.20:35:14::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-12-04.20:35:14::SCWSystem::Completed Processing the domain freertos10_xilinx_ps7_cortexa9_0
LOG::2024-12-04.20:35:14::SCWSystem::Completed Processing the sysconfig 2_DDS_FFT_noise_ethernet_final_wrapper
LOG::2024-12-04.20:35:14::SCWPlatform::Completed generating the artifacts for system configuration 2_DDS_FFT_noise_ethernet_final_wrapper
TRACE::2024-12-04.20:35:14::SCWPlatform::Started preparing the platform 
TRACE::2024-12-04.20:35:14::SCWSystem::Writing the bif file for system config 2_DDS_FFT_noise_ethernet_final_wrapper
TRACE::2024-12-04.20:35:14::SCWSystem::dir created 
TRACE::2024-12-04.20:35:14::SCWSystem::Writing the bif 
TRACE::2024-12-04.20:35:14::SCWPlatform::Started writing the spfm file 
TRACE::2024-12-04.20:35:14::SCWPlatform::Started writing the xpfm file 
TRACE::2024-12-04.20:35:14::SCWPlatform::Completed generating the platform
TRACE::2024-12-04.20:35:14::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.20:35:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-12-04.20:35:14::SCWMssOS::Completed writemss as part of save.
TRACE::2024-12-04.20:35:14::SCWMssOS::Commit changes completed.
TRACE::2024-12-04.20:35:14::SCWMssOS::Saving the mss changes D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:35:14::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-12-04.20:35:14::SCWMssOS::Writing the mss file completed D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:35:14::SCWMssOS::Commit changes completed.
TRACE::2024-12-04.20:35:14::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:35:14::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:35:14::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:35:14::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:35:14::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:35:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:35:14::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:35:14::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:35:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:35:14::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.20:35:14::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.20:35:14::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-04.20:35:14::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:35:14::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:35:14::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:35:14::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:35:14::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:35:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:35:14::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:35:14::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:35:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:35:14::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:35:14::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.20:35:14::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:35:14::SCWWriter::formatted JSON is {
	"platformName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"platHandOff":	"D:/Vivado/_DATN/FFT/FFT_final/DDS_FFT_noise_ethernet_final_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"2_DDS_FFT_noise_ethernet_final_wrapper",
	"systems":	[{
			"systemName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"systemDesc":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"2_DDS_FFT_noise_ethernet_final_wrapper",
			"sysActiveDom":	"freertos10_xilinx_ps7_cortexa9_0",
			"sysDefaultDom":	"freertos10_xilinx_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"93a24ad07889577044fa3b70be9e67b21",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.8", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDispName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDesc":	"freertos10_xilinx_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"<platformDir>/resources/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/2_DDS_FFT_noise_ethernet_final_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.12",
					"mssFile":	"",
					"md5Digest":	"41aa9a86ec129a732efb10f4e5f38b62",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.8"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"262140",
							"libOptionNames":	["total_heap_size"]
						},
						"lwip211":	{
							"api_mode":	"SOCKET_API",
							"default_tcp_recvmbox_size":	"4096",
							"lwip_tcpip_core_locking_input":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"memp_n_tcp_seg":	"1024",
							"memp_num_netbuf":	"4096",
							"n_rx_descriptors":	"512",
							"n_tx_descriptors":	"512",
							"pbuf_pool_size":	"16384",
							"tcp_snd_buf":	"65535",
							"tcp_wnd":	"65535",
							"tcpip_mbox_size":	"4096",
							"libOptionNames":	["api_mode", "default_tcp_recvmbox_size", "lwip_tcpip_core_locking_input", "mem_size", "memp_n_pbuf", "memp_n_tcp_seg", "memp_num_netbuf", "n_rx_descriptors", "n_tx_descriptors", "pbuf_pool_size", "tcp_snd_buf", "tcp_wnd", "tcpip_mbox_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx", "lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-12-04.20:35:14::SCWPlatform::updated the xpfm file.
TRACE::2024-12-04.20:35:15::SCWPlatform::Trying to open the hw design at D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:35:15::SCWPlatform::DSA given D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:35:15::SCWPlatform::DSA absoulate path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:35:15::SCWPlatform::DSA directory D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw
TRACE::2024-12-04.20:35:15::SCWPlatform:: Platform Path D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/hw/DDS_FFT_noise_ethernet_final_wrapper.xsa
TRACE::2024-12-04.20:35:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-04.20:35:15::SCWPlatform::Trying to set the existing hwdb with name DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:35:15::SCWPlatform::Opened existing hwdb DDS_FFT_ethernet_final_wrapper_15
TRACE::2024-12-04.20:35:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-04.20:35:15::SCWMssOS::Checking the sw design at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-04.20:35:15::SCWMssOS::DEBUG:  swdes dump  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Vivado/_lab_vitis2022.2/3_FFT_update_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-12-04.20:35:15::SCWMssOS::Sw design exists and opened at  D:/Vivado/_lab_vitis2022.2/2_DDS_FFT_noise_ethernet_final_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
