library ieee;
use ieee.std_logic_1164.all;

entity mux2 is
    generic (n : integer := 8);
    port (
        d0    : in  std_logic_vector(n-1 downto 0);
        d1    : in  std_logic_vector(n-1 downto 0);
        sel   : in  std_logic;
        q     : out std_logic_vector(n-1 downto 0)
    );
end entity mux2;

architecture behavioral of mux2 is
begin
    process (d0, d1, sel)
    begin
        if sel = '0' then
            q <= d0;
        else
            q <= d1;
        end if;
    end process;
end architecture behavioral;
