Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Tue Mar 12 17:22:54 2024
| Host         : eddard.hfe.rwth-aachen.de running 64-bit Rocky Linux release 8.8 (Green Obsidian)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree          1           
TIMING-17  Critical Warning  Non-clocked sequential cell    12          
TIMING-16  Warning           Large setup violation          47          
TIMING-18  Warning           Missing input or output delay  202         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (12)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (24)
5. checking no_input_delay (1)
6. checking no_output_delay (129)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (12)
-------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: adjustable_clock/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (24)
-------------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (129)
---------------------------------
 There are 129 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -29.389    -1294.048                     48                 1571        0.082        0.000                      0                 1571        2.100        0.000                       0                   559  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
SYSCLK_P  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
SYSCLK_P          -29.389    -1294.048                     48                 1556        0.082        0.000                      0                 1556        2.100        0.000                       0                   559  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  SYSCLK_P           SYSCLK_P                 3.886        0.000                      0                   15        0.328        0.000                      0                   15  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        SYSCLK_P                    
(none)                      SYSCLK_P      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  SYSCLK_P
  To Clock:  SYSCLK_P

Setup :           48  Failing Endpoints,  Worst Slack      -29.389ns,  Total Violation    -1294.048ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -29.389ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        34.214ns  (logic 23.229ns (67.893%)  route 10.985ns (32.107%))
  Logic Levels:           200  (CARRY4=179 DSP48E1=1 LUT1=1 LUT2=17 LUT3=2)
  Clock Path Skew:        0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.083ns = ( 9.083 - 5.000 ) 
    Source Clock Delay      (SCD):    4.215ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=562, routed)         1.302     4.215    clk_BUFG
    SLICE_X161Y165       FDRE                                         r  r_dacWRTConfig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y165       FDRE (Prop_fdre_C_Q)         0.223     4.438 r  r_dacWRTConfig_reg[1]/Q
                         net (fo=1, routed)           0.224     4.662    adjustable_clock/divisor[1]
    DSP48_X15Y66         DSP48E1 (Prop_dsp48e1_A[1]_P[1])
                                                      2.737     7.399 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.587     7.986    adjustable_clock/counter3_n_104
    SLICE_X160Y170       LUT1 (Prop_lut1_I0_O)        0.043     8.029 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     8.029    adjustable_clock/clk_out_i_577_n_0
    SLICE_X160Y170       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.285 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     8.285    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X160Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.339 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     8.339    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X160Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.393 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     8.393    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X160Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.447 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     8.447    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X160Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.501 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.007     8.508    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X160Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.562 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.563     9.125    adjustable_clock/counter2[24]
    SLICE_X161Y173       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287     9.412 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     9.412    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X161Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.465 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.007     9.473    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X161Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.526 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     9.526    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X161Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.579 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     9.579    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X161Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.632 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.632    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X161Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.685 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.685    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X161Y179       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     9.824 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.384    10.208    adjustable_clock/counter2[23]
    SLICE_X160Y177       LUT2 (Prop_lut2_I1_O)        0.131    10.339 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000    10.339    adjustable_clock/clk_out_i_698_n_0
    SLICE_X160Y177       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.595 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000    10.595    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X160Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.649 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    10.649    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X160Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.703 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000    10.703    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X160Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.757 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    10.757    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X160Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.811 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    10.811    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X160Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.865 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    10.865    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X160Y183       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    10.998 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.427    11.425    adjustable_clock/counter2[22]
    SLICE_X161Y180       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    11.797 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    11.797    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X161Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.850 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    11.850    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X161Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.903 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    11.903    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X161Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.956 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    11.956    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X161Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.009 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    12.009    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X161Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.062 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    12.062    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X161Y186       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.201 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.275    12.476    adjustable_clock/counter2[21]
    SLICE_X160Y186       LUT2 (Prop_lut2_I1_O)        0.131    12.607 r  adjustable_clock/clk_out_i_705/O
                         net (fo=1, routed)           0.000    12.607    adjustable_clock/clk_out_i_705_n_0
    SLICE_X160Y186       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.863 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    12.863    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X160Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.917 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    12.917    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X160Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.971 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    12.971    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X160Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.025 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    13.025    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X160Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.079 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000    13.079    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X160Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.133 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000    13.133    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X160Y192       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    13.266 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.376    13.642    adjustable_clock/counter2[20]
    SLICE_X161Y192       LUT2 (Prop_lut2_I1_O)        0.128    13.770 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000    13.770    adjustable_clock/clk_out_i_702_n_0
    SLICE_X161Y192       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.037 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000    14.037    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X161Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.090 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000    14.090    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X161Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.143 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000    14.143    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X161Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.196 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000    14.196    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X161Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.249 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    14.249    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X161Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.302 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    14.302    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X161Y198       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.441 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.390    14.831    adjustable_clock/counter2[19]
    SLICE_X161Y201       LUT3 (Prop_lut3_I0_O)        0.131    14.962 r  adjustable_clock/clk_out_i_484/O
                         net (fo=1, routed)           0.000    14.962    adjustable_clock/clk_out_i_484_n_0
    SLICE_X161Y201       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.229 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    15.229    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X161Y202       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.282 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    15.282    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X161Y203       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.335 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.335    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X161Y204       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.388 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000    15.388    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X161Y205       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    15.527 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.292    15.819    adjustable_clock/counter2[18]
    SLICE_X161Y206       LUT2 (Prop_lut2_I1_O)        0.131    15.950 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    15.950    adjustable_clock/clk_out_i_709_n_0
    SLICE_X161Y206       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.217 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    16.217    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X161Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.270 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    16.270    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X161Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.323 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    16.323    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X161Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.376 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    16.376    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X161Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.429 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    16.429    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X161Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.482 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.482    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X161Y212       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.621 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.268    16.889    adjustable_clock/counter2[17]
    SLICE_X160Y212       LUT2 (Prop_lut2_I1_O)        0.131    17.020 r  adjustable_clock/clk_out_i_760/O
                         net (fo=1, routed)           0.000    17.020    adjustable_clock/clk_out_i_760_n_0
    SLICE_X160Y212       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    17.276 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    17.276    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X160Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.330 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    17.330    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X160Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.384 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    17.384    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X160Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.438 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    17.438    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X160Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.492 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    17.492    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X160Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.546 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    17.546    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X160Y218       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.679 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.404    18.083    adjustable_clock/counter2[16]
    SLICE_X161Y216       LUT2 (Prop_lut2_I1_O)        0.128    18.211 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    18.211    adjustable_clock/clk_out_i_757_n_0
    SLICE_X161Y216       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.478 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    18.478    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X161Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.531 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    18.531    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X161Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.584 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    18.584    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X161Y219       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.637 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    18.637    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X161Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.690 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    18.690    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X161Y221       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.743 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    18.743    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X161Y222       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.882 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.356    19.237    adjustable_clock/counter2[15]
    SLICE_X160Y221       LUT2 (Prop_lut2_I1_O)        0.131    19.368 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    19.368    adjustable_clock/clk_out_i_767_n_0
    SLICE_X160Y221       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    19.624 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    19.624    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X160Y222       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.678 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    19.678    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X160Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.732 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    19.732    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X160Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.786 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.007    19.793    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X160Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.847 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    19.847    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X160Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.901 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    19.901    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X160Y227       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.034 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.351    20.385    adjustable_clock/counter2[14]
    SLICE_X161Y225       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    20.757 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    20.757    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X161Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.810 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    20.810    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X161Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.863 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    20.863    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X161Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.916 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    20.916    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X161Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.969 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    20.969    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X161Y230       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.022 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.022    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X161Y231       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.161 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.362    21.524    adjustable_clock/counter2[13]
    SLICE_X160Y230       LUT2 (Prop_lut2_I1_O)        0.131    21.655 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    21.655    adjustable_clock/clk_out_i_774_n_0
    SLICE_X160Y230       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    21.911 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    21.911    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X160Y231       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.965 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    21.965    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X160Y232       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.019 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    22.019    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X160Y233       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.073 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    22.073    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X160Y234       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.127 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    22.127    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X160Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.181 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.181    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X160Y236       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.314 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.315    22.629    adjustable_clock/counter2[12]
    SLICE_X159Y235       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    23.001 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    23.001    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X159Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.054 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    23.054    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X159Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.107 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    23.107    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X159Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.160 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    23.160    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X159Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.213 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    23.213    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X159Y240       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.266 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    23.266    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X159Y241       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    23.405 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.255    23.660    adjustable_clock/counter2[11]
    SLICE_X159Y242       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    24.035 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    24.035    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X159Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.088 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    24.088    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X159Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.141 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    24.141    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X159Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.194 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    24.194    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X159Y246       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.247 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    24.247    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X159Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.300 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    24.300    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X159Y248       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.439 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.380    24.819    adjustable_clock/counter2[10]
    SLICE_X160Y248       LUT2 (Prop_lut2_I1_O)        0.131    24.950 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    24.950    adjustable_clock/clk_out_i_778_n_0
    SLICE_X160Y248       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.206 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    25.206    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X160Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.260 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.001    25.261    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X160Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.315 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    25.315    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X160Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.369 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    25.369    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X160Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.423 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    25.423    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X160Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.477 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    25.477    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X160Y254       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    25.610 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.345    25.955    adjustable_clock/counter2[9]
    SLICE_X161Y252       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    26.327 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    26.327    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X161Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.380 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    26.380    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X161Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.433 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    26.433    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X161Y255       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.486 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    26.486    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X161Y256       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.539 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    26.539    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X161Y257       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.592 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    26.592    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X161Y258       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    26.731 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.447    27.178    adjustable_clock/counter2[8]
    SLICE_X162Y257       LUT2 (Prop_lut2_I1_O)        0.131    27.309 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    27.309    adjustable_clock/clk_out_i_785_n_0
    SLICE_X162Y257       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    27.565 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    27.565    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X162Y258       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.619 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    27.619    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X162Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.673 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    27.673    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X162Y260       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.727 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    27.727    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X162Y261       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.781 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    27.781    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X162Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.835 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    27.835    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X162Y263       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    27.968 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.296    28.264    adjustable_clock/counter2[7]
    SLICE_X162Y264       LUT2 (Prop_lut2_I1_O)        0.128    28.392 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    28.392    adjustable_clock/clk_out_i_796_n_0
    SLICE_X162Y264       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    28.648 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    28.648    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X162Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.702 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    28.702    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X162Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.756 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    28.756    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X162Y267       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.810 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    28.810    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X162Y268       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.864 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    28.864    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X162Y269       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.918 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    28.918    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X162Y270       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    29.051 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.375    29.427    adjustable_clock/counter2[6]
    SLICE_X163Y269       LUT2 (Prop_lut2_I1_O)        0.128    29.555 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    29.555    adjustable_clock/clk_out_i_792_n_0
    SLICE_X163Y269       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    29.822 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    29.822    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X163Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.875 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    29.875    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X163Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.928 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    29.928    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X163Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.981 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    29.981    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X163Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.034 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    30.034    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X163Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.087 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.007    30.094    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X163Y275       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    30.233 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.304    30.537    adjustable_clock/counter2[5]
    SLICE_X162Y275       LUT2 (Prop_lut2_I1_O)        0.131    30.668 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    30.668    adjustable_clock/clk_out_i_804_n_0
    SLICE_X162Y275       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    30.924 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    30.924    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X162Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.978 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    30.978    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X162Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.032 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    31.032    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X162Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.086 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    31.086    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X162Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.140 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    31.140    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X162Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.194 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    31.194    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X162Y281       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.327 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.382    31.709    adjustable_clock/counter2[4]
    SLICE_X163Y281       LUT2 (Prop_lut2_I1_O)        0.128    31.837 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    31.837    adjustable_clock/clk_out_i_800_n_0
    SLICE_X163Y281       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    32.104 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    32.104    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X163Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.157 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    32.157    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X163Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.210 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    32.210    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X163Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.263 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    32.263    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X163Y285       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.316 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    32.316    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X163Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.369 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    32.369    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X163Y287       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    32.508 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.395    32.903    adjustable_clock/counter2[3]
    SLICE_X164Y286       LUT2 (Prop_lut2_I1_O)        0.131    33.034 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    33.034    adjustable_clock/clk_out_i_812_n_0
    SLICE_X164Y286       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    33.290 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    33.290    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X164Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.344 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    33.344    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X164Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.398 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    33.398    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X164Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.452 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    33.452    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X164Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.506 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    33.506    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X164Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.560 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    33.560    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X164Y292       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    33.693 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.453    34.146    adjustable_clock/counter2[2]
    SLICE_X163Y290       LUT2 (Prop_lut2_I1_O)        0.128    34.274 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    34.274    adjustable_clock/clk_out_i_808_n_0
    SLICE_X163Y290       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    34.541 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    34.541    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X163Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.594 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    34.594    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X163Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.647 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    34.647    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X163Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.700 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    34.700    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X163Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.753 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    34.753    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X163Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.806 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    34.806    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X163Y296       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    34.945 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.499    35.444    adjustable_clock/counter2[1]
    SLICE_X162Y292       LUT2 (Prop_lut2_I1_O)        0.131    35.575 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    35.575    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X162Y292       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    35.821 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    35.821    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X162Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.875 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    35.875    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X162Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.929 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    35.929    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X162Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.983 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    35.983    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X162Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.037 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    36.037    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X162Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.091 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.423    36.514    adjustable_clock/counter2[0]
    SLICE_X161Y297       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    36.801 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    36.801    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X161Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.854 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.854    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X161Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.907 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.001    36.908    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X161Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.961 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.961    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X161Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.014 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.014    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X161Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.067 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.067    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X161Y303       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    37.206 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.372    37.578    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X159Y302       LUT3 (Prop_lut3_I2_O)        0.131    37.709 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    37.709    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X159Y302       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    37.976 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.452    38.429    adjustable_clock/clear
    SLICE_X159Y301       FDRE                                         r  adjustable_clock/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=562, routed)         1.415     9.083    adjustable_clock/clk_BUFG
    SLICE_X159Y301       FDRE                                         r  adjustable_clock/counter_reg[4]/C
                         clock pessimism              0.245     9.328    
                         clock uncertainty           -0.035     9.292    
    SLICE_X159Y301       FDRE (Setup_fdre_C_R)       -0.253     9.039    adjustable_clock/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          9.039    
                         arrival time                         -38.429    
  -------------------------------------------------------------------
                         slack                                -29.389    

Slack (VIOLATED) :        -29.389ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        34.214ns  (logic 23.229ns (67.893%)  route 10.985ns (32.107%))
  Logic Levels:           200  (CARRY4=179 DSP48E1=1 LUT1=1 LUT2=17 LUT3=2)
  Clock Path Skew:        0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.083ns = ( 9.083 - 5.000 ) 
    Source Clock Delay      (SCD):    4.215ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=562, routed)         1.302     4.215    clk_BUFG
    SLICE_X161Y165       FDRE                                         r  r_dacWRTConfig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y165       FDRE (Prop_fdre_C_Q)         0.223     4.438 r  r_dacWRTConfig_reg[1]/Q
                         net (fo=1, routed)           0.224     4.662    adjustable_clock/divisor[1]
    DSP48_X15Y66         DSP48E1 (Prop_dsp48e1_A[1]_P[1])
                                                      2.737     7.399 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.587     7.986    adjustable_clock/counter3_n_104
    SLICE_X160Y170       LUT1 (Prop_lut1_I0_O)        0.043     8.029 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     8.029    adjustable_clock/clk_out_i_577_n_0
    SLICE_X160Y170       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.285 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     8.285    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X160Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.339 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     8.339    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X160Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.393 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     8.393    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X160Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.447 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     8.447    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X160Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.501 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.007     8.508    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X160Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.562 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.563     9.125    adjustable_clock/counter2[24]
    SLICE_X161Y173       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287     9.412 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     9.412    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X161Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.465 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.007     9.473    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X161Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.526 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     9.526    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X161Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.579 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     9.579    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X161Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.632 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.632    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X161Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.685 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.685    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X161Y179       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     9.824 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.384    10.208    adjustable_clock/counter2[23]
    SLICE_X160Y177       LUT2 (Prop_lut2_I1_O)        0.131    10.339 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000    10.339    adjustable_clock/clk_out_i_698_n_0
    SLICE_X160Y177       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.595 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000    10.595    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X160Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.649 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    10.649    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X160Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.703 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000    10.703    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X160Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.757 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    10.757    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X160Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.811 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    10.811    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X160Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.865 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    10.865    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X160Y183       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    10.998 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.427    11.425    adjustable_clock/counter2[22]
    SLICE_X161Y180       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    11.797 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    11.797    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X161Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.850 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    11.850    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X161Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.903 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    11.903    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X161Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.956 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    11.956    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X161Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.009 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    12.009    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X161Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.062 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    12.062    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X161Y186       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.201 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.275    12.476    adjustable_clock/counter2[21]
    SLICE_X160Y186       LUT2 (Prop_lut2_I1_O)        0.131    12.607 r  adjustable_clock/clk_out_i_705/O
                         net (fo=1, routed)           0.000    12.607    adjustable_clock/clk_out_i_705_n_0
    SLICE_X160Y186       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.863 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    12.863    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X160Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.917 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    12.917    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X160Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.971 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    12.971    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X160Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.025 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    13.025    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X160Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.079 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000    13.079    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X160Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.133 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000    13.133    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X160Y192       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    13.266 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.376    13.642    adjustable_clock/counter2[20]
    SLICE_X161Y192       LUT2 (Prop_lut2_I1_O)        0.128    13.770 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000    13.770    adjustable_clock/clk_out_i_702_n_0
    SLICE_X161Y192       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.037 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000    14.037    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X161Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.090 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000    14.090    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X161Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.143 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000    14.143    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X161Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.196 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000    14.196    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X161Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.249 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    14.249    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X161Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.302 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    14.302    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X161Y198       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.441 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.390    14.831    adjustable_clock/counter2[19]
    SLICE_X161Y201       LUT3 (Prop_lut3_I0_O)        0.131    14.962 r  adjustable_clock/clk_out_i_484/O
                         net (fo=1, routed)           0.000    14.962    adjustable_clock/clk_out_i_484_n_0
    SLICE_X161Y201       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.229 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    15.229    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X161Y202       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.282 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    15.282    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X161Y203       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.335 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.335    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X161Y204       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.388 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000    15.388    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X161Y205       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    15.527 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.292    15.819    adjustable_clock/counter2[18]
    SLICE_X161Y206       LUT2 (Prop_lut2_I1_O)        0.131    15.950 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    15.950    adjustable_clock/clk_out_i_709_n_0
    SLICE_X161Y206       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.217 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    16.217    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X161Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.270 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    16.270    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X161Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.323 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    16.323    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X161Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.376 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    16.376    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X161Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.429 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    16.429    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X161Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.482 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.482    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X161Y212       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.621 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.268    16.889    adjustable_clock/counter2[17]
    SLICE_X160Y212       LUT2 (Prop_lut2_I1_O)        0.131    17.020 r  adjustable_clock/clk_out_i_760/O
                         net (fo=1, routed)           0.000    17.020    adjustable_clock/clk_out_i_760_n_0
    SLICE_X160Y212       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    17.276 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    17.276    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X160Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.330 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    17.330    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X160Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.384 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    17.384    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X160Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.438 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    17.438    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X160Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.492 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    17.492    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X160Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.546 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    17.546    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X160Y218       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.679 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.404    18.083    adjustable_clock/counter2[16]
    SLICE_X161Y216       LUT2 (Prop_lut2_I1_O)        0.128    18.211 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    18.211    adjustable_clock/clk_out_i_757_n_0
    SLICE_X161Y216       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.478 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    18.478    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X161Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.531 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    18.531    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X161Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.584 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    18.584    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X161Y219       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.637 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    18.637    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X161Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.690 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    18.690    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X161Y221       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.743 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    18.743    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X161Y222       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.882 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.356    19.237    adjustable_clock/counter2[15]
    SLICE_X160Y221       LUT2 (Prop_lut2_I1_O)        0.131    19.368 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    19.368    adjustable_clock/clk_out_i_767_n_0
    SLICE_X160Y221       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    19.624 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    19.624    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X160Y222       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.678 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    19.678    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X160Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.732 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    19.732    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X160Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.786 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.007    19.793    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X160Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.847 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    19.847    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X160Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.901 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    19.901    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X160Y227       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.034 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.351    20.385    adjustable_clock/counter2[14]
    SLICE_X161Y225       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    20.757 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    20.757    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X161Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.810 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    20.810    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X161Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.863 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    20.863    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X161Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.916 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    20.916    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X161Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.969 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    20.969    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X161Y230       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.022 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.022    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X161Y231       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.161 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.362    21.524    adjustable_clock/counter2[13]
    SLICE_X160Y230       LUT2 (Prop_lut2_I1_O)        0.131    21.655 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    21.655    adjustable_clock/clk_out_i_774_n_0
    SLICE_X160Y230       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    21.911 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    21.911    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X160Y231       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.965 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    21.965    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X160Y232       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.019 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    22.019    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X160Y233       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.073 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    22.073    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X160Y234       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.127 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    22.127    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X160Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.181 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.181    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X160Y236       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.314 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.315    22.629    adjustable_clock/counter2[12]
    SLICE_X159Y235       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    23.001 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    23.001    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X159Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.054 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    23.054    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X159Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.107 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    23.107    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X159Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.160 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    23.160    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X159Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.213 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    23.213    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X159Y240       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.266 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    23.266    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X159Y241       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    23.405 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.255    23.660    adjustable_clock/counter2[11]
    SLICE_X159Y242       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    24.035 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    24.035    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X159Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.088 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    24.088    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X159Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.141 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    24.141    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X159Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.194 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    24.194    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X159Y246       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.247 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    24.247    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X159Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.300 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    24.300    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X159Y248       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.439 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.380    24.819    adjustable_clock/counter2[10]
    SLICE_X160Y248       LUT2 (Prop_lut2_I1_O)        0.131    24.950 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    24.950    adjustable_clock/clk_out_i_778_n_0
    SLICE_X160Y248       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.206 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    25.206    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X160Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.260 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.001    25.261    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X160Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.315 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    25.315    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X160Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.369 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    25.369    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X160Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.423 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    25.423    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X160Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.477 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    25.477    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X160Y254       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    25.610 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.345    25.955    adjustable_clock/counter2[9]
    SLICE_X161Y252       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    26.327 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    26.327    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X161Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.380 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    26.380    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X161Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.433 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    26.433    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X161Y255       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.486 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    26.486    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X161Y256       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.539 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    26.539    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X161Y257       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.592 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    26.592    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X161Y258       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    26.731 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.447    27.178    adjustable_clock/counter2[8]
    SLICE_X162Y257       LUT2 (Prop_lut2_I1_O)        0.131    27.309 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    27.309    adjustable_clock/clk_out_i_785_n_0
    SLICE_X162Y257       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    27.565 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    27.565    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X162Y258       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.619 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    27.619    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X162Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.673 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    27.673    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X162Y260       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.727 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    27.727    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X162Y261       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.781 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    27.781    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X162Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.835 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    27.835    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X162Y263       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    27.968 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.296    28.264    adjustable_clock/counter2[7]
    SLICE_X162Y264       LUT2 (Prop_lut2_I1_O)        0.128    28.392 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    28.392    adjustable_clock/clk_out_i_796_n_0
    SLICE_X162Y264       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    28.648 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    28.648    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X162Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.702 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    28.702    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X162Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.756 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    28.756    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X162Y267       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.810 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    28.810    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X162Y268       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.864 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    28.864    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X162Y269       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.918 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    28.918    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X162Y270       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    29.051 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.375    29.427    adjustable_clock/counter2[6]
    SLICE_X163Y269       LUT2 (Prop_lut2_I1_O)        0.128    29.555 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    29.555    adjustable_clock/clk_out_i_792_n_0
    SLICE_X163Y269       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    29.822 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    29.822    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X163Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.875 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    29.875    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X163Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.928 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    29.928    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X163Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.981 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    29.981    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X163Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.034 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    30.034    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X163Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.087 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.007    30.094    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X163Y275       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    30.233 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.304    30.537    adjustable_clock/counter2[5]
    SLICE_X162Y275       LUT2 (Prop_lut2_I1_O)        0.131    30.668 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    30.668    adjustable_clock/clk_out_i_804_n_0
    SLICE_X162Y275       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    30.924 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    30.924    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X162Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.978 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    30.978    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X162Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.032 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    31.032    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X162Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.086 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    31.086    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X162Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.140 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    31.140    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X162Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.194 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    31.194    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X162Y281       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.327 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.382    31.709    adjustable_clock/counter2[4]
    SLICE_X163Y281       LUT2 (Prop_lut2_I1_O)        0.128    31.837 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    31.837    adjustable_clock/clk_out_i_800_n_0
    SLICE_X163Y281       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    32.104 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    32.104    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X163Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.157 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    32.157    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X163Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.210 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    32.210    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X163Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.263 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    32.263    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X163Y285       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.316 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    32.316    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X163Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.369 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    32.369    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X163Y287       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    32.508 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.395    32.903    adjustable_clock/counter2[3]
    SLICE_X164Y286       LUT2 (Prop_lut2_I1_O)        0.131    33.034 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    33.034    adjustable_clock/clk_out_i_812_n_0
    SLICE_X164Y286       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    33.290 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    33.290    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X164Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.344 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    33.344    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X164Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.398 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    33.398    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X164Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.452 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    33.452    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X164Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.506 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    33.506    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X164Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.560 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    33.560    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X164Y292       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    33.693 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.453    34.146    adjustable_clock/counter2[2]
    SLICE_X163Y290       LUT2 (Prop_lut2_I1_O)        0.128    34.274 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    34.274    adjustable_clock/clk_out_i_808_n_0
    SLICE_X163Y290       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    34.541 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    34.541    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X163Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.594 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    34.594    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X163Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.647 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    34.647    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X163Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.700 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    34.700    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X163Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.753 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    34.753    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X163Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.806 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    34.806    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X163Y296       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    34.945 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.499    35.444    adjustable_clock/counter2[1]
    SLICE_X162Y292       LUT2 (Prop_lut2_I1_O)        0.131    35.575 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    35.575    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X162Y292       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    35.821 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    35.821    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X162Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.875 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    35.875    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X162Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.929 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    35.929    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X162Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.983 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    35.983    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X162Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.037 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    36.037    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X162Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.091 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.423    36.514    adjustable_clock/counter2[0]
    SLICE_X161Y297       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    36.801 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    36.801    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X161Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.854 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.854    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X161Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.907 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.001    36.908    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X161Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.961 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.961    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X161Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.014 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.014    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X161Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.067 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.067    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X161Y303       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    37.206 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.372    37.578    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X159Y302       LUT3 (Prop_lut3_I2_O)        0.131    37.709 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    37.709    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X159Y302       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    37.976 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.452    38.429    adjustable_clock/clear
    SLICE_X159Y301       FDRE                                         r  adjustable_clock/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=562, routed)         1.415     9.083    adjustable_clock/clk_BUFG
    SLICE_X159Y301       FDRE                                         r  adjustable_clock/counter_reg[5]/C
                         clock pessimism              0.245     9.328    
                         clock uncertainty           -0.035     9.292    
    SLICE_X159Y301       FDRE (Setup_fdre_C_R)       -0.253     9.039    adjustable_clock/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          9.039    
                         arrival time                         -38.429    
  -------------------------------------------------------------------
                         slack                                -29.389    

Slack (VIOLATED) :        -29.389ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        34.214ns  (logic 23.229ns (67.893%)  route 10.985ns (32.107%))
  Logic Levels:           200  (CARRY4=179 DSP48E1=1 LUT1=1 LUT2=17 LUT3=2)
  Clock Path Skew:        0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.083ns = ( 9.083 - 5.000 ) 
    Source Clock Delay      (SCD):    4.215ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=562, routed)         1.302     4.215    clk_BUFG
    SLICE_X161Y165       FDRE                                         r  r_dacWRTConfig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y165       FDRE (Prop_fdre_C_Q)         0.223     4.438 r  r_dacWRTConfig_reg[1]/Q
                         net (fo=1, routed)           0.224     4.662    adjustable_clock/divisor[1]
    DSP48_X15Y66         DSP48E1 (Prop_dsp48e1_A[1]_P[1])
                                                      2.737     7.399 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.587     7.986    adjustable_clock/counter3_n_104
    SLICE_X160Y170       LUT1 (Prop_lut1_I0_O)        0.043     8.029 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     8.029    adjustable_clock/clk_out_i_577_n_0
    SLICE_X160Y170       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.285 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     8.285    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X160Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.339 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     8.339    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X160Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.393 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     8.393    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X160Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.447 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     8.447    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X160Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.501 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.007     8.508    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X160Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.562 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.563     9.125    adjustable_clock/counter2[24]
    SLICE_X161Y173       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287     9.412 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     9.412    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X161Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.465 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.007     9.473    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X161Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.526 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     9.526    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X161Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.579 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     9.579    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X161Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.632 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.632    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X161Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.685 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.685    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X161Y179       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     9.824 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.384    10.208    adjustable_clock/counter2[23]
    SLICE_X160Y177       LUT2 (Prop_lut2_I1_O)        0.131    10.339 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000    10.339    adjustable_clock/clk_out_i_698_n_0
    SLICE_X160Y177       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.595 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000    10.595    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X160Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.649 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    10.649    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X160Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.703 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000    10.703    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X160Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.757 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    10.757    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X160Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.811 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    10.811    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X160Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.865 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    10.865    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X160Y183       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    10.998 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.427    11.425    adjustable_clock/counter2[22]
    SLICE_X161Y180       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    11.797 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    11.797    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X161Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.850 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    11.850    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X161Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.903 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    11.903    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X161Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.956 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    11.956    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X161Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.009 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    12.009    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X161Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.062 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    12.062    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X161Y186       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.201 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.275    12.476    adjustable_clock/counter2[21]
    SLICE_X160Y186       LUT2 (Prop_lut2_I1_O)        0.131    12.607 r  adjustable_clock/clk_out_i_705/O
                         net (fo=1, routed)           0.000    12.607    adjustable_clock/clk_out_i_705_n_0
    SLICE_X160Y186       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.863 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    12.863    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X160Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.917 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    12.917    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X160Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.971 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    12.971    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X160Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.025 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    13.025    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X160Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.079 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000    13.079    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X160Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.133 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000    13.133    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X160Y192       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    13.266 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.376    13.642    adjustable_clock/counter2[20]
    SLICE_X161Y192       LUT2 (Prop_lut2_I1_O)        0.128    13.770 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000    13.770    adjustable_clock/clk_out_i_702_n_0
    SLICE_X161Y192       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.037 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000    14.037    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X161Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.090 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000    14.090    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X161Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.143 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000    14.143    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X161Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.196 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000    14.196    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X161Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.249 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    14.249    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X161Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.302 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    14.302    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X161Y198       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.441 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.390    14.831    adjustable_clock/counter2[19]
    SLICE_X161Y201       LUT3 (Prop_lut3_I0_O)        0.131    14.962 r  adjustable_clock/clk_out_i_484/O
                         net (fo=1, routed)           0.000    14.962    adjustable_clock/clk_out_i_484_n_0
    SLICE_X161Y201       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.229 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    15.229    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X161Y202       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.282 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    15.282    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X161Y203       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.335 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.335    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X161Y204       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.388 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000    15.388    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X161Y205       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    15.527 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.292    15.819    adjustable_clock/counter2[18]
    SLICE_X161Y206       LUT2 (Prop_lut2_I1_O)        0.131    15.950 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    15.950    adjustable_clock/clk_out_i_709_n_0
    SLICE_X161Y206       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.217 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    16.217    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X161Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.270 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    16.270    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X161Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.323 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    16.323    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X161Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.376 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    16.376    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X161Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.429 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    16.429    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X161Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.482 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.482    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X161Y212       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.621 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.268    16.889    adjustable_clock/counter2[17]
    SLICE_X160Y212       LUT2 (Prop_lut2_I1_O)        0.131    17.020 r  adjustable_clock/clk_out_i_760/O
                         net (fo=1, routed)           0.000    17.020    adjustable_clock/clk_out_i_760_n_0
    SLICE_X160Y212       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    17.276 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    17.276    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X160Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.330 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    17.330    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X160Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.384 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    17.384    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X160Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.438 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    17.438    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X160Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.492 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    17.492    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X160Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.546 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    17.546    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X160Y218       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.679 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.404    18.083    adjustable_clock/counter2[16]
    SLICE_X161Y216       LUT2 (Prop_lut2_I1_O)        0.128    18.211 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    18.211    adjustable_clock/clk_out_i_757_n_0
    SLICE_X161Y216       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.478 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    18.478    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X161Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.531 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    18.531    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X161Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.584 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    18.584    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X161Y219       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.637 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    18.637    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X161Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.690 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    18.690    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X161Y221       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.743 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    18.743    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X161Y222       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.882 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.356    19.237    adjustable_clock/counter2[15]
    SLICE_X160Y221       LUT2 (Prop_lut2_I1_O)        0.131    19.368 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    19.368    adjustable_clock/clk_out_i_767_n_0
    SLICE_X160Y221       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    19.624 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    19.624    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X160Y222       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.678 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    19.678    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X160Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.732 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    19.732    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X160Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.786 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.007    19.793    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X160Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.847 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    19.847    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X160Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.901 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    19.901    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X160Y227       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.034 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.351    20.385    adjustable_clock/counter2[14]
    SLICE_X161Y225       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    20.757 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    20.757    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X161Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.810 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    20.810    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X161Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.863 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    20.863    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X161Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.916 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    20.916    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X161Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.969 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    20.969    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X161Y230       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.022 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.022    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X161Y231       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.161 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.362    21.524    adjustable_clock/counter2[13]
    SLICE_X160Y230       LUT2 (Prop_lut2_I1_O)        0.131    21.655 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    21.655    adjustable_clock/clk_out_i_774_n_0
    SLICE_X160Y230       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    21.911 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    21.911    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X160Y231       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.965 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    21.965    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X160Y232       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.019 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    22.019    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X160Y233       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.073 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    22.073    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X160Y234       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.127 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    22.127    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X160Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.181 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.181    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X160Y236       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.314 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.315    22.629    adjustable_clock/counter2[12]
    SLICE_X159Y235       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    23.001 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    23.001    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X159Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.054 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    23.054    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X159Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.107 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    23.107    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X159Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.160 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    23.160    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X159Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.213 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    23.213    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X159Y240       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.266 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    23.266    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X159Y241       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    23.405 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.255    23.660    adjustable_clock/counter2[11]
    SLICE_X159Y242       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    24.035 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    24.035    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X159Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.088 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    24.088    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X159Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.141 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    24.141    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X159Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.194 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    24.194    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X159Y246       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.247 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    24.247    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X159Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.300 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    24.300    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X159Y248       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.439 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.380    24.819    adjustable_clock/counter2[10]
    SLICE_X160Y248       LUT2 (Prop_lut2_I1_O)        0.131    24.950 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    24.950    adjustable_clock/clk_out_i_778_n_0
    SLICE_X160Y248       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.206 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    25.206    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X160Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.260 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.001    25.261    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X160Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.315 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    25.315    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X160Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.369 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    25.369    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X160Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.423 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    25.423    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X160Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.477 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    25.477    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X160Y254       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    25.610 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.345    25.955    adjustable_clock/counter2[9]
    SLICE_X161Y252       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    26.327 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    26.327    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X161Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.380 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    26.380    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X161Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.433 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    26.433    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X161Y255       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.486 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    26.486    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X161Y256       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.539 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    26.539    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X161Y257       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.592 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    26.592    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X161Y258       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    26.731 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.447    27.178    adjustable_clock/counter2[8]
    SLICE_X162Y257       LUT2 (Prop_lut2_I1_O)        0.131    27.309 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    27.309    adjustable_clock/clk_out_i_785_n_0
    SLICE_X162Y257       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    27.565 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    27.565    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X162Y258       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.619 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    27.619    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X162Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.673 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    27.673    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X162Y260       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.727 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    27.727    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X162Y261       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.781 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    27.781    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X162Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.835 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    27.835    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X162Y263       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    27.968 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.296    28.264    adjustable_clock/counter2[7]
    SLICE_X162Y264       LUT2 (Prop_lut2_I1_O)        0.128    28.392 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    28.392    adjustable_clock/clk_out_i_796_n_0
    SLICE_X162Y264       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    28.648 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    28.648    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X162Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.702 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    28.702    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X162Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.756 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    28.756    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X162Y267       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.810 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    28.810    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X162Y268       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.864 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    28.864    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X162Y269       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.918 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    28.918    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X162Y270       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    29.051 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.375    29.427    adjustable_clock/counter2[6]
    SLICE_X163Y269       LUT2 (Prop_lut2_I1_O)        0.128    29.555 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    29.555    adjustable_clock/clk_out_i_792_n_0
    SLICE_X163Y269       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    29.822 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    29.822    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X163Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.875 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    29.875    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X163Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.928 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    29.928    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X163Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.981 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    29.981    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X163Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.034 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    30.034    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X163Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.087 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.007    30.094    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X163Y275       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    30.233 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.304    30.537    adjustable_clock/counter2[5]
    SLICE_X162Y275       LUT2 (Prop_lut2_I1_O)        0.131    30.668 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    30.668    adjustable_clock/clk_out_i_804_n_0
    SLICE_X162Y275       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    30.924 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    30.924    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X162Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.978 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    30.978    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X162Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.032 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    31.032    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X162Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.086 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    31.086    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X162Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.140 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    31.140    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X162Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.194 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    31.194    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X162Y281       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.327 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.382    31.709    adjustable_clock/counter2[4]
    SLICE_X163Y281       LUT2 (Prop_lut2_I1_O)        0.128    31.837 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    31.837    adjustable_clock/clk_out_i_800_n_0
    SLICE_X163Y281       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    32.104 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    32.104    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X163Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.157 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    32.157    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X163Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.210 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    32.210    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X163Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.263 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    32.263    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X163Y285       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.316 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    32.316    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X163Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.369 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    32.369    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X163Y287       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    32.508 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.395    32.903    adjustable_clock/counter2[3]
    SLICE_X164Y286       LUT2 (Prop_lut2_I1_O)        0.131    33.034 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    33.034    adjustable_clock/clk_out_i_812_n_0
    SLICE_X164Y286       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    33.290 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    33.290    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X164Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.344 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    33.344    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X164Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.398 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    33.398    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X164Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.452 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    33.452    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X164Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.506 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    33.506    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X164Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.560 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    33.560    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X164Y292       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    33.693 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.453    34.146    adjustable_clock/counter2[2]
    SLICE_X163Y290       LUT2 (Prop_lut2_I1_O)        0.128    34.274 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    34.274    adjustable_clock/clk_out_i_808_n_0
    SLICE_X163Y290       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    34.541 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    34.541    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X163Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.594 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    34.594    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X163Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.647 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    34.647    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X163Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.700 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    34.700    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X163Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.753 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    34.753    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X163Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.806 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    34.806    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X163Y296       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    34.945 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.499    35.444    adjustable_clock/counter2[1]
    SLICE_X162Y292       LUT2 (Prop_lut2_I1_O)        0.131    35.575 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    35.575    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X162Y292       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    35.821 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    35.821    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X162Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.875 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    35.875    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X162Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.929 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    35.929    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X162Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.983 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    35.983    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X162Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.037 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    36.037    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X162Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.091 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.423    36.514    adjustable_clock/counter2[0]
    SLICE_X161Y297       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    36.801 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    36.801    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X161Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.854 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.854    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X161Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.907 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.001    36.908    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X161Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.961 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.961    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X161Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.014 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.014    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X161Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.067 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.067    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X161Y303       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    37.206 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.372    37.578    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X159Y302       LUT3 (Prop_lut3_I2_O)        0.131    37.709 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    37.709    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X159Y302       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    37.976 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.452    38.429    adjustable_clock/clear
    SLICE_X159Y301       FDRE                                         r  adjustable_clock/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=562, routed)         1.415     9.083    adjustable_clock/clk_BUFG
    SLICE_X159Y301       FDRE                                         r  adjustable_clock/counter_reg[6]/C
                         clock pessimism              0.245     9.328    
                         clock uncertainty           -0.035     9.292    
    SLICE_X159Y301       FDRE (Setup_fdre_C_R)       -0.253     9.039    adjustable_clock/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          9.039    
                         arrival time                         -38.429    
  -------------------------------------------------------------------
                         slack                                -29.389    

Slack (VIOLATED) :        -29.389ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        34.214ns  (logic 23.229ns (67.893%)  route 10.985ns (32.107%))
  Logic Levels:           200  (CARRY4=179 DSP48E1=1 LUT1=1 LUT2=17 LUT3=2)
  Clock Path Skew:        0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.083ns = ( 9.083 - 5.000 ) 
    Source Clock Delay      (SCD):    4.215ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=562, routed)         1.302     4.215    clk_BUFG
    SLICE_X161Y165       FDRE                                         r  r_dacWRTConfig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y165       FDRE (Prop_fdre_C_Q)         0.223     4.438 r  r_dacWRTConfig_reg[1]/Q
                         net (fo=1, routed)           0.224     4.662    adjustable_clock/divisor[1]
    DSP48_X15Y66         DSP48E1 (Prop_dsp48e1_A[1]_P[1])
                                                      2.737     7.399 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.587     7.986    adjustable_clock/counter3_n_104
    SLICE_X160Y170       LUT1 (Prop_lut1_I0_O)        0.043     8.029 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     8.029    adjustable_clock/clk_out_i_577_n_0
    SLICE_X160Y170       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.285 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     8.285    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X160Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.339 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     8.339    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X160Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.393 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     8.393    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X160Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.447 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     8.447    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X160Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.501 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.007     8.508    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X160Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.562 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.563     9.125    adjustable_clock/counter2[24]
    SLICE_X161Y173       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287     9.412 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     9.412    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X161Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.465 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.007     9.473    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X161Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.526 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     9.526    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X161Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.579 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     9.579    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X161Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.632 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.632    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X161Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.685 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.685    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X161Y179       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     9.824 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.384    10.208    adjustable_clock/counter2[23]
    SLICE_X160Y177       LUT2 (Prop_lut2_I1_O)        0.131    10.339 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000    10.339    adjustable_clock/clk_out_i_698_n_0
    SLICE_X160Y177       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.595 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000    10.595    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X160Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.649 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    10.649    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X160Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.703 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000    10.703    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X160Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.757 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    10.757    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X160Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.811 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    10.811    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X160Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.865 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    10.865    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X160Y183       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    10.998 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.427    11.425    adjustable_clock/counter2[22]
    SLICE_X161Y180       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    11.797 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    11.797    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X161Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.850 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    11.850    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X161Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.903 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    11.903    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X161Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.956 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    11.956    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X161Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.009 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    12.009    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X161Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.062 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    12.062    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X161Y186       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.201 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.275    12.476    adjustable_clock/counter2[21]
    SLICE_X160Y186       LUT2 (Prop_lut2_I1_O)        0.131    12.607 r  adjustable_clock/clk_out_i_705/O
                         net (fo=1, routed)           0.000    12.607    adjustable_clock/clk_out_i_705_n_0
    SLICE_X160Y186       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.863 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    12.863    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X160Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.917 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    12.917    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X160Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.971 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    12.971    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X160Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.025 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    13.025    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X160Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.079 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000    13.079    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X160Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.133 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000    13.133    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X160Y192       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    13.266 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.376    13.642    adjustable_clock/counter2[20]
    SLICE_X161Y192       LUT2 (Prop_lut2_I1_O)        0.128    13.770 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000    13.770    adjustable_clock/clk_out_i_702_n_0
    SLICE_X161Y192       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.037 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000    14.037    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X161Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.090 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000    14.090    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X161Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.143 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000    14.143    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X161Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.196 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000    14.196    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X161Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.249 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    14.249    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X161Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.302 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    14.302    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X161Y198       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.441 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.390    14.831    adjustable_clock/counter2[19]
    SLICE_X161Y201       LUT3 (Prop_lut3_I0_O)        0.131    14.962 r  adjustable_clock/clk_out_i_484/O
                         net (fo=1, routed)           0.000    14.962    adjustable_clock/clk_out_i_484_n_0
    SLICE_X161Y201       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.229 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    15.229    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X161Y202       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.282 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    15.282    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X161Y203       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.335 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.335    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X161Y204       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.388 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000    15.388    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X161Y205       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    15.527 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.292    15.819    adjustable_clock/counter2[18]
    SLICE_X161Y206       LUT2 (Prop_lut2_I1_O)        0.131    15.950 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    15.950    adjustable_clock/clk_out_i_709_n_0
    SLICE_X161Y206       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.217 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    16.217    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X161Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.270 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    16.270    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X161Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.323 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    16.323    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X161Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.376 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    16.376    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X161Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.429 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    16.429    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X161Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.482 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.482    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X161Y212       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.621 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.268    16.889    adjustable_clock/counter2[17]
    SLICE_X160Y212       LUT2 (Prop_lut2_I1_O)        0.131    17.020 r  adjustable_clock/clk_out_i_760/O
                         net (fo=1, routed)           0.000    17.020    adjustable_clock/clk_out_i_760_n_0
    SLICE_X160Y212       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    17.276 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    17.276    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X160Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.330 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    17.330    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X160Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.384 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    17.384    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X160Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.438 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    17.438    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X160Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.492 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    17.492    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X160Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.546 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    17.546    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X160Y218       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.679 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.404    18.083    adjustable_clock/counter2[16]
    SLICE_X161Y216       LUT2 (Prop_lut2_I1_O)        0.128    18.211 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    18.211    adjustable_clock/clk_out_i_757_n_0
    SLICE_X161Y216       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.478 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    18.478    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X161Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.531 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    18.531    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X161Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.584 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    18.584    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X161Y219       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.637 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    18.637    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X161Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.690 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    18.690    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X161Y221       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.743 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    18.743    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X161Y222       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.882 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.356    19.237    adjustable_clock/counter2[15]
    SLICE_X160Y221       LUT2 (Prop_lut2_I1_O)        0.131    19.368 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    19.368    adjustable_clock/clk_out_i_767_n_0
    SLICE_X160Y221       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    19.624 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    19.624    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X160Y222       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.678 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    19.678    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X160Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.732 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    19.732    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X160Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.786 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.007    19.793    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X160Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.847 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    19.847    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X160Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.901 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    19.901    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X160Y227       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.034 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.351    20.385    adjustable_clock/counter2[14]
    SLICE_X161Y225       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    20.757 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    20.757    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X161Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.810 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    20.810    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X161Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.863 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    20.863    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X161Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.916 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    20.916    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X161Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.969 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    20.969    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X161Y230       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.022 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.022    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X161Y231       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.161 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.362    21.524    adjustable_clock/counter2[13]
    SLICE_X160Y230       LUT2 (Prop_lut2_I1_O)        0.131    21.655 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    21.655    adjustable_clock/clk_out_i_774_n_0
    SLICE_X160Y230       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    21.911 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    21.911    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X160Y231       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.965 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    21.965    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X160Y232       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.019 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    22.019    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X160Y233       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.073 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    22.073    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X160Y234       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.127 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    22.127    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X160Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.181 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.181    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X160Y236       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.314 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.315    22.629    adjustable_clock/counter2[12]
    SLICE_X159Y235       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    23.001 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    23.001    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X159Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.054 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    23.054    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X159Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.107 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    23.107    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X159Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.160 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    23.160    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X159Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.213 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    23.213    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X159Y240       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.266 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    23.266    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X159Y241       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    23.405 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.255    23.660    adjustable_clock/counter2[11]
    SLICE_X159Y242       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    24.035 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    24.035    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X159Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.088 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    24.088    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X159Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.141 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    24.141    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X159Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.194 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    24.194    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X159Y246       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.247 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    24.247    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X159Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.300 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    24.300    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X159Y248       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.439 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.380    24.819    adjustable_clock/counter2[10]
    SLICE_X160Y248       LUT2 (Prop_lut2_I1_O)        0.131    24.950 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    24.950    adjustable_clock/clk_out_i_778_n_0
    SLICE_X160Y248       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.206 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    25.206    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X160Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.260 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.001    25.261    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X160Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.315 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    25.315    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X160Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.369 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    25.369    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X160Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.423 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    25.423    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X160Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.477 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    25.477    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X160Y254       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    25.610 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.345    25.955    adjustable_clock/counter2[9]
    SLICE_X161Y252       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    26.327 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    26.327    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X161Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.380 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    26.380    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X161Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.433 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    26.433    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X161Y255       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.486 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    26.486    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X161Y256       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.539 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    26.539    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X161Y257       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.592 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    26.592    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X161Y258       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    26.731 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.447    27.178    adjustable_clock/counter2[8]
    SLICE_X162Y257       LUT2 (Prop_lut2_I1_O)        0.131    27.309 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    27.309    adjustable_clock/clk_out_i_785_n_0
    SLICE_X162Y257       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    27.565 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    27.565    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X162Y258       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.619 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    27.619    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X162Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.673 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    27.673    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X162Y260       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.727 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    27.727    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X162Y261       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.781 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    27.781    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X162Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.835 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    27.835    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X162Y263       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    27.968 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.296    28.264    adjustable_clock/counter2[7]
    SLICE_X162Y264       LUT2 (Prop_lut2_I1_O)        0.128    28.392 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    28.392    adjustable_clock/clk_out_i_796_n_0
    SLICE_X162Y264       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    28.648 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    28.648    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X162Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.702 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    28.702    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X162Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.756 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    28.756    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X162Y267       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.810 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    28.810    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X162Y268       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.864 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    28.864    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X162Y269       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.918 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    28.918    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X162Y270       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    29.051 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.375    29.427    adjustable_clock/counter2[6]
    SLICE_X163Y269       LUT2 (Prop_lut2_I1_O)        0.128    29.555 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    29.555    adjustable_clock/clk_out_i_792_n_0
    SLICE_X163Y269       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    29.822 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    29.822    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X163Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.875 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    29.875    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X163Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.928 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    29.928    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X163Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.981 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    29.981    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X163Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.034 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    30.034    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X163Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.087 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.007    30.094    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X163Y275       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    30.233 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.304    30.537    adjustable_clock/counter2[5]
    SLICE_X162Y275       LUT2 (Prop_lut2_I1_O)        0.131    30.668 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    30.668    adjustable_clock/clk_out_i_804_n_0
    SLICE_X162Y275       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    30.924 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    30.924    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X162Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.978 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    30.978    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X162Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.032 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    31.032    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X162Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.086 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    31.086    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X162Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.140 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    31.140    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X162Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.194 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    31.194    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X162Y281       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.327 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.382    31.709    adjustable_clock/counter2[4]
    SLICE_X163Y281       LUT2 (Prop_lut2_I1_O)        0.128    31.837 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    31.837    adjustable_clock/clk_out_i_800_n_0
    SLICE_X163Y281       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    32.104 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    32.104    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X163Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.157 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    32.157    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X163Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.210 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    32.210    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X163Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.263 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    32.263    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X163Y285       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.316 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    32.316    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X163Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.369 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    32.369    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X163Y287       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    32.508 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.395    32.903    adjustable_clock/counter2[3]
    SLICE_X164Y286       LUT2 (Prop_lut2_I1_O)        0.131    33.034 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    33.034    adjustable_clock/clk_out_i_812_n_0
    SLICE_X164Y286       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    33.290 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    33.290    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X164Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.344 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    33.344    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X164Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.398 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    33.398    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X164Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.452 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    33.452    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X164Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.506 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    33.506    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X164Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.560 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    33.560    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X164Y292       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    33.693 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.453    34.146    adjustable_clock/counter2[2]
    SLICE_X163Y290       LUT2 (Prop_lut2_I1_O)        0.128    34.274 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    34.274    adjustable_clock/clk_out_i_808_n_0
    SLICE_X163Y290       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    34.541 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    34.541    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X163Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.594 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    34.594    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X163Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.647 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    34.647    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X163Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.700 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    34.700    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X163Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.753 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    34.753    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X163Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.806 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    34.806    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X163Y296       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    34.945 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.499    35.444    adjustable_clock/counter2[1]
    SLICE_X162Y292       LUT2 (Prop_lut2_I1_O)        0.131    35.575 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    35.575    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X162Y292       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    35.821 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    35.821    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X162Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.875 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    35.875    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X162Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.929 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    35.929    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X162Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.983 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    35.983    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X162Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.037 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    36.037    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X162Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.091 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.423    36.514    adjustable_clock/counter2[0]
    SLICE_X161Y297       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    36.801 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    36.801    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X161Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.854 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.854    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X161Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.907 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.001    36.908    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X161Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.961 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.961    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X161Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.014 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.014    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X161Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.067 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.067    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X161Y303       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    37.206 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.372    37.578    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X159Y302       LUT3 (Prop_lut3_I2_O)        0.131    37.709 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    37.709    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X159Y302       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    37.976 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.452    38.429    adjustable_clock/clear
    SLICE_X159Y301       FDRE                                         r  adjustable_clock/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=562, routed)         1.415     9.083    adjustable_clock/clk_BUFG
    SLICE_X159Y301       FDRE                                         r  adjustable_clock/counter_reg[7]/C
                         clock pessimism              0.245     9.328    
                         clock uncertainty           -0.035     9.292    
    SLICE_X159Y301       FDRE (Setup_fdre_C_R)       -0.253     9.039    adjustable_clock/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          9.039    
                         arrival time                         -38.429    
  -------------------------------------------------------------------
                         slack                                -29.389    

Slack (VIOLATED) :        -29.381ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        34.230ns  (logic 23.229ns (67.861%)  route 11.001ns (32.139%))
  Logic Levels:           200  (CARRY4=179 DSP48E1=1 LUT1=1 LUT2=17 LUT3=2)
  Clock Path Skew:        0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.083ns = ( 9.083 - 5.000 ) 
    Source Clock Delay      (SCD):    4.215ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=562, routed)         1.302     4.215    clk_BUFG
    SLICE_X161Y165       FDRE                                         r  r_dacWRTConfig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y165       FDRE (Prop_fdre_C_Q)         0.223     4.438 r  r_dacWRTConfig_reg[1]/Q
                         net (fo=1, routed)           0.224     4.662    adjustable_clock/divisor[1]
    DSP48_X15Y66         DSP48E1 (Prop_dsp48e1_A[1]_P[1])
                                                      2.737     7.399 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.587     7.986    adjustable_clock/counter3_n_104
    SLICE_X160Y170       LUT1 (Prop_lut1_I0_O)        0.043     8.029 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     8.029    adjustable_clock/clk_out_i_577_n_0
    SLICE_X160Y170       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.285 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     8.285    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X160Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.339 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     8.339    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X160Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.393 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     8.393    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X160Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.447 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     8.447    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X160Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.501 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.007     8.508    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X160Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.562 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.563     9.125    adjustable_clock/counter2[24]
    SLICE_X161Y173       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287     9.412 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     9.412    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X161Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.465 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.007     9.473    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X161Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.526 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     9.526    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X161Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.579 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     9.579    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X161Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.632 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.632    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X161Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.685 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.685    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X161Y179       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     9.824 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.384    10.208    adjustable_clock/counter2[23]
    SLICE_X160Y177       LUT2 (Prop_lut2_I1_O)        0.131    10.339 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000    10.339    adjustable_clock/clk_out_i_698_n_0
    SLICE_X160Y177       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.595 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000    10.595    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X160Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.649 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    10.649    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X160Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.703 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000    10.703    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X160Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.757 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    10.757    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X160Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.811 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    10.811    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X160Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.865 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    10.865    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X160Y183       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    10.998 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.427    11.425    adjustable_clock/counter2[22]
    SLICE_X161Y180       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    11.797 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    11.797    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X161Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.850 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    11.850    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X161Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.903 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    11.903    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X161Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.956 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    11.956    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X161Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.009 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    12.009    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X161Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.062 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    12.062    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X161Y186       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.201 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.275    12.476    adjustable_clock/counter2[21]
    SLICE_X160Y186       LUT2 (Prop_lut2_I1_O)        0.131    12.607 r  adjustable_clock/clk_out_i_705/O
                         net (fo=1, routed)           0.000    12.607    adjustable_clock/clk_out_i_705_n_0
    SLICE_X160Y186       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.863 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    12.863    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X160Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.917 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    12.917    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X160Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.971 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    12.971    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X160Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.025 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    13.025    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X160Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.079 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000    13.079    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X160Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.133 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000    13.133    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X160Y192       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    13.266 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.376    13.642    adjustable_clock/counter2[20]
    SLICE_X161Y192       LUT2 (Prop_lut2_I1_O)        0.128    13.770 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000    13.770    adjustable_clock/clk_out_i_702_n_0
    SLICE_X161Y192       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.037 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000    14.037    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X161Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.090 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000    14.090    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X161Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.143 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000    14.143    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X161Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.196 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000    14.196    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X161Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.249 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    14.249    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X161Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.302 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    14.302    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X161Y198       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.441 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.390    14.831    adjustable_clock/counter2[19]
    SLICE_X161Y201       LUT3 (Prop_lut3_I0_O)        0.131    14.962 r  adjustable_clock/clk_out_i_484/O
                         net (fo=1, routed)           0.000    14.962    adjustable_clock/clk_out_i_484_n_0
    SLICE_X161Y201       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.229 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    15.229    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X161Y202       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.282 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    15.282    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X161Y203       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.335 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.335    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X161Y204       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.388 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000    15.388    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X161Y205       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    15.527 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.292    15.819    adjustable_clock/counter2[18]
    SLICE_X161Y206       LUT2 (Prop_lut2_I1_O)        0.131    15.950 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    15.950    adjustable_clock/clk_out_i_709_n_0
    SLICE_X161Y206       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.217 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    16.217    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X161Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.270 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    16.270    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X161Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.323 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    16.323    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X161Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.376 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    16.376    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X161Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.429 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    16.429    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X161Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.482 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.482    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X161Y212       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.621 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.268    16.889    adjustable_clock/counter2[17]
    SLICE_X160Y212       LUT2 (Prop_lut2_I1_O)        0.131    17.020 r  adjustable_clock/clk_out_i_760/O
                         net (fo=1, routed)           0.000    17.020    adjustable_clock/clk_out_i_760_n_0
    SLICE_X160Y212       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    17.276 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    17.276    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X160Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.330 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    17.330    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X160Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.384 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    17.384    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X160Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.438 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    17.438    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X160Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.492 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    17.492    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X160Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.546 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    17.546    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X160Y218       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.679 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.404    18.083    adjustable_clock/counter2[16]
    SLICE_X161Y216       LUT2 (Prop_lut2_I1_O)        0.128    18.211 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    18.211    adjustable_clock/clk_out_i_757_n_0
    SLICE_X161Y216       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.478 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    18.478    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X161Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.531 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    18.531    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X161Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.584 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    18.584    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X161Y219       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.637 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    18.637    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X161Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.690 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    18.690    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X161Y221       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.743 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    18.743    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X161Y222       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.882 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.356    19.237    adjustable_clock/counter2[15]
    SLICE_X160Y221       LUT2 (Prop_lut2_I1_O)        0.131    19.368 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    19.368    adjustable_clock/clk_out_i_767_n_0
    SLICE_X160Y221       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    19.624 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    19.624    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X160Y222       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.678 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    19.678    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X160Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.732 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    19.732    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X160Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.786 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.007    19.793    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X160Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.847 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    19.847    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X160Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.901 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    19.901    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X160Y227       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.034 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.351    20.385    adjustable_clock/counter2[14]
    SLICE_X161Y225       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    20.757 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    20.757    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X161Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.810 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    20.810    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X161Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.863 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    20.863    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X161Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.916 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    20.916    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X161Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.969 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    20.969    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X161Y230       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.022 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.022    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X161Y231       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.161 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.362    21.524    adjustable_clock/counter2[13]
    SLICE_X160Y230       LUT2 (Prop_lut2_I1_O)        0.131    21.655 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    21.655    adjustable_clock/clk_out_i_774_n_0
    SLICE_X160Y230       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    21.911 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    21.911    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X160Y231       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.965 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    21.965    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X160Y232       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.019 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    22.019    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X160Y233       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.073 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    22.073    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X160Y234       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.127 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    22.127    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X160Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.181 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.181    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X160Y236       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.314 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.315    22.629    adjustable_clock/counter2[12]
    SLICE_X159Y235       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    23.001 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    23.001    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X159Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.054 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    23.054    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X159Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.107 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    23.107    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X159Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.160 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    23.160    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X159Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.213 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    23.213    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X159Y240       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.266 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    23.266    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X159Y241       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    23.405 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.255    23.660    adjustable_clock/counter2[11]
    SLICE_X159Y242       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    24.035 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    24.035    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X159Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.088 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    24.088    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X159Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.141 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    24.141    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X159Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.194 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    24.194    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X159Y246       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.247 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    24.247    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X159Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.300 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    24.300    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X159Y248       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.439 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.380    24.819    adjustable_clock/counter2[10]
    SLICE_X160Y248       LUT2 (Prop_lut2_I1_O)        0.131    24.950 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    24.950    adjustable_clock/clk_out_i_778_n_0
    SLICE_X160Y248       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.206 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    25.206    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X160Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.260 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.001    25.261    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X160Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.315 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    25.315    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X160Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.369 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    25.369    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X160Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.423 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    25.423    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X160Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.477 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    25.477    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X160Y254       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    25.610 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.345    25.955    adjustable_clock/counter2[9]
    SLICE_X161Y252       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    26.327 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    26.327    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X161Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.380 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    26.380    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X161Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.433 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    26.433    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X161Y255       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.486 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    26.486    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X161Y256       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.539 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    26.539    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X161Y257       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.592 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    26.592    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X161Y258       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    26.731 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.447    27.178    adjustable_clock/counter2[8]
    SLICE_X162Y257       LUT2 (Prop_lut2_I1_O)        0.131    27.309 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    27.309    adjustable_clock/clk_out_i_785_n_0
    SLICE_X162Y257       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    27.565 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    27.565    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X162Y258       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.619 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    27.619    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X162Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.673 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    27.673    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X162Y260       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.727 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    27.727    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X162Y261       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.781 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    27.781    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X162Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.835 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    27.835    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X162Y263       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    27.968 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.296    28.264    adjustable_clock/counter2[7]
    SLICE_X162Y264       LUT2 (Prop_lut2_I1_O)        0.128    28.392 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    28.392    adjustable_clock/clk_out_i_796_n_0
    SLICE_X162Y264       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    28.648 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    28.648    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X162Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.702 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    28.702    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X162Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.756 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    28.756    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X162Y267       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.810 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    28.810    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X162Y268       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.864 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    28.864    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X162Y269       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.918 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    28.918    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X162Y270       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    29.051 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.375    29.427    adjustable_clock/counter2[6]
    SLICE_X163Y269       LUT2 (Prop_lut2_I1_O)        0.128    29.555 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    29.555    adjustable_clock/clk_out_i_792_n_0
    SLICE_X163Y269       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    29.822 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    29.822    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X163Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.875 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    29.875    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X163Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.928 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    29.928    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X163Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.981 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    29.981    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X163Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.034 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    30.034    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X163Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.087 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.007    30.094    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X163Y275       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    30.233 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.304    30.537    adjustable_clock/counter2[5]
    SLICE_X162Y275       LUT2 (Prop_lut2_I1_O)        0.131    30.668 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    30.668    adjustable_clock/clk_out_i_804_n_0
    SLICE_X162Y275       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    30.924 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    30.924    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X162Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.978 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    30.978    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X162Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.032 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    31.032    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X162Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.086 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    31.086    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X162Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.140 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    31.140    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X162Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.194 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    31.194    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X162Y281       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.327 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.382    31.709    adjustable_clock/counter2[4]
    SLICE_X163Y281       LUT2 (Prop_lut2_I1_O)        0.128    31.837 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    31.837    adjustable_clock/clk_out_i_800_n_0
    SLICE_X163Y281       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    32.104 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    32.104    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X163Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.157 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    32.157    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X163Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.210 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    32.210    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X163Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.263 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    32.263    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X163Y285       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.316 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    32.316    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X163Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.369 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    32.369    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X163Y287       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    32.508 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.395    32.903    adjustable_clock/counter2[3]
    SLICE_X164Y286       LUT2 (Prop_lut2_I1_O)        0.131    33.034 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    33.034    adjustable_clock/clk_out_i_812_n_0
    SLICE_X164Y286       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    33.290 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    33.290    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X164Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.344 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    33.344    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X164Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.398 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    33.398    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X164Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.452 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    33.452    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X164Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.506 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    33.506    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X164Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.560 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    33.560    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X164Y292       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    33.693 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.453    34.146    adjustable_clock/counter2[2]
    SLICE_X163Y290       LUT2 (Prop_lut2_I1_O)        0.128    34.274 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    34.274    adjustable_clock/clk_out_i_808_n_0
    SLICE_X163Y290       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    34.541 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    34.541    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X163Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.594 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    34.594    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X163Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.647 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    34.647    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X163Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.700 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    34.700    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X163Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.753 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    34.753    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X163Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.806 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    34.806    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X163Y296       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    34.945 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.499    35.444    adjustable_clock/counter2[1]
    SLICE_X162Y292       LUT2 (Prop_lut2_I1_O)        0.131    35.575 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    35.575    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X162Y292       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    35.821 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    35.821    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X162Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.875 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    35.875    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X162Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.929 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    35.929    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X162Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.983 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    35.983    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X162Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.037 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    36.037    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X162Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.091 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.423    36.514    adjustable_clock/counter2[0]
    SLICE_X161Y297       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    36.801 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    36.801    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X161Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.854 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.854    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X161Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.907 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.001    36.908    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X161Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.961 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.961    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X161Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.014 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.014    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X161Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.067 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.067    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X161Y303       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    37.206 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.372    37.578    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X159Y302       LUT3 (Prop_lut3_I2_O)        0.131    37.709 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    37.709    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X159Y302       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    37.976 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.469    38.445    adjustable_clock/clear
    SLICE_X160Y303       FDRE                                         r  adjustable_clock/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=562, routed)         1.415     9.083    adjustable_clock/clk_BUFG
    SLICE_X160Y303       FDRE                                         r  adjustable_clock/counter_reg[20]/C
                         clock pessimism              0.245     9.328    
                         clock uncertainty           -0.035     9.292    
    SLICE_X160Y303       FDRE (Setup_fdre_C_R)       -0.228     9.064    adjustable_clock/counter_reg[20]
  -------------------------------------------------------------------
                         required time                          9.064    
                         arrival time                         -38.445    
  -------------------------------------------------------------------
                         slack                                -29.381    

Slack (VIOLATED) :        -29.381ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        34.230ns  (logic 23.229ns (67.861%)  route 11.001ns (32.139%))
  Logic Levels:           200  (CARRY4=179 DSP48E1=1 LUT1=1 LUT2=17 LUT3=2)
  Clock Path Skew:        0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.083ns = ( 9.083 - 5.000 ) 
    Source Clock Delay      (SCD):    4.215ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=562, routed)         1.302     4.215    clk_BUFG
    SLICE_X161Y165       FDRE                                         r  r_dacWRTConfig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y165       FDRE (Prop_fdre_C_Q)         0.223     4.438 r  r_dacWRTConfig_reg[1]/Q
                         net (fo=1, routed)           0.224     4.662    adjustable_clock/divisor[1]
    DSP48_X15Y66         DSP48E1 (Prop_dsp48e1_A[1]_P[1])
                                                      2.737     7.399 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.587     7.986    adjustable_clock/counter3_n_104
    SLICE_X160Y170       LUT1 (Prop_lut1_I0_O)        0.043     8.029 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     8.029    adjustable_clock/clk_out_i_577_n_0
    SLICE_X160Y170       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.285 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     8.285    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X160Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.339 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     8.339    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X160Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.393 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     8.393    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X160Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.447 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     8.447    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X160Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.501 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.007     8.508    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X160Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.562 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.563     9.125    adjustable_clock/counter2[24]
    SLICE_X161Y173       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287     9.412 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     9.412    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X161Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.465 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.007     9.473    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X161Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.526 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     9.526    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X161Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.579 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     9.579    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X161Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.632 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.632    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X161Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.685 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.685    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X161Y179       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     9.824 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.384    10.208    adjustable_clock/counter2[23]
    SLICE_X160Y177       LUT2 (Prop_lut2_I1_O)        0.131    10.339 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000    10.339    adjustable_clock/clk_out_i_698_n_0
    SLICE_X160Y177       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.595 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000    10.595    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X160Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.649 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    10.649    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X160Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.703 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000    10.703    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X160Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.757 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    10.757    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X160Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.811 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    10.811    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X160Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.865 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    10.865    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X160Y183       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    10.998 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.427    11.425    adjustable_clock/counter2[22]
    SLICE_X161Y180       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    11.797 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    11.797    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X161Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.850 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    11.850    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X161Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.903 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    11.903    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X161Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.956 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    11.956    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X161Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.009 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    12.009    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X161Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.062 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    12.062    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X161Y186       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.201 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.275    12.476    adjustable_clock/counter2[21]
    SLICE_X160Y186       LUT2 (Prop_lut2_I1_O)        0.131    12.607 r  adjustable_clock/clk_out_i_705/O
                         net (fo=1, routed)           0.000    12.607    adjustable_clock/clk_out_i_705_n_0
    SLICE_X160Y186       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.863 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    12.863    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X160Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.917 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    12.917    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X160Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.971 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    12.971    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X160Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.025 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    13.025    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X160Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.079 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000    13.079    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X160Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.133 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000    13.133    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X160Y192       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    13.266 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.376    13.642    adjustable_clock/counter2[20]
    SLICE_X161Y192       LUT2 (Prop_lut2_I1_O)        0.128    13.770 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000    13.770    adjustable_clock/clk_out_i_702_n_0
    SLICE_X161Y192       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.037 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000    14.037    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X161Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.090 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000    14.090    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X161Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.143 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000    14.143    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X161Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.196 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000    14.196    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X161Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.249 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    14.249    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X161Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.302 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    14.302    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X161Y198       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.441 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.390    14.831    adjustable_clock/counter2[19]
    SLICE_X161Y201       LUT3 (Prop_lut3_I0_O)        0.131    14.962 r  adjustable_clock/clk_out_i_484/O
                         net (fo=1, routed)           0.000    14.962    adjustable_clock/clk_out_i_484_n_0
    SLICE_X161Y201       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.229 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    15.229    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X161Y202       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.282 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    15.282    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X161Y203       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.335 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.335    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X161Y204       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.388 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000    15.388    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X161Y205       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    15.527 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.292    15.819    adjustable_clock/counter2[18]
    SLICE_X161Y206       LUT2 (Prop_lut2_I1_O)        0.131    15.950 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    15.950    adjustable_clock/clk_out_i_709_n_0
    SLICE_X161Y206       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.217 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    16.217    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X161Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.270 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    16.270    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X161Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.323 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    16.323    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X161Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.376 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    16.376    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X161Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.429 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    16.429    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X161Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.482 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.482    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X161Y212       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.621 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.268    16.889    adjustable_clock/counter2[17]
    SLICE_X160Y212       LUT2 (Prop_lut2_I1_O)        0.131    17.020 r  adjustable_clock/clk_out_i_760/O
                         net (fo=1, routed)           0.000    17.020    adjustable_clock/clk_out_i_760_n_0
    SLICE_X160Y212       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    17.276 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    17.276    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X160Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.330 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    17.330    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X160Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.384 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    17.384    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X160Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.438 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    17.438    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X160Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.492 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    17.492    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X160Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.546 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    17.546    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X160Y218       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.679 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.404    18.083    adjustable_clock/counter2[16]
    SLICE_X161Y216       LUT2 (Prop_lut2_I1_O)        0.128    18.211 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    18.211    adjustable_clock/clk_out_i_757_n_0
    SLICE_X161Y216       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.478 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    18.478    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X161Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.531 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    18.531    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X161Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.584 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    18.584    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X161Y219       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.637 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    18.637    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X161Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.690 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    18.690    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X161Y221       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.743 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    18.743    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X161Y222       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.882 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.356    19.237    adjustable_clock/counter2[15]
    SLICE_X160Y221       LUT2 (Prop_lut2_I1_O)        0.131    19.368 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    19.368    adjustable_clock/clk_out_i_767_n_0
    SLICE_X160Y221       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    19.624 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    19.624    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X160Y222       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.678 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    19.678    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X160Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.732 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    19.732    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X160Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.786 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.007    19.793    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X160Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.847 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    19.847    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X160Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.901 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    19.901    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X160Y227       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.034 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.351    20.385    adjustable_clock/counter2[14]
    SLICE_X161Y225       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    20.757 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    20.757    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X161Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.810 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    20.810    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X161Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.863 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    20.863    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X161Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.916 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    20.916    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X161Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.969 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    20.969    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X161Y230       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.022 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.022    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X161Y231       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.161 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.362    21.524    adjustable_clock/counter2[13]
    SLICE_X160Y230       LUT2 (Prop_lut2_I1_O)        0.131    21.655 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    21.655    adjustable_clock/clk_out_i_774_n_0
    SLICE_X160Y230       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    21.911 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    21.911    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X160Y231       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.965 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    21.965    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X160Y232       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.019 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    22.019    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X160Y233       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.073 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    22.073    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X160Y234       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.127 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    22.127    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X160Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.181 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.181    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X160Y236       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.314 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.315    22.629    adjustable_clock/counter2[12]
    SLICE_X159Y235       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    23.001 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    23.001    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X159Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.054 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    23.054    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X159Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.107 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    23.107    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X159Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.160 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    23.160    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X159Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.213 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    23.213    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X159Y240       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.266 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    23.266    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X159Y241       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    23.405 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.255    23.660    adjustable_clock/counter2[11]
    SLICE_X159Y242       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    24.035 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    24.035    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X159Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.088 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    24.088    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X159Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.141 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    24.141    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X159Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.194 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    24.194    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X159Y246       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.247 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    24.247    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X159Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.300 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    24.300    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X159Y248       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.439 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.380    24.819    adjustable_clock/counter2[10]
    SLICE_X160Y248       LUT2 (Prop_lut2_I1_O)        0.131    24.950 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    24.950    adjustable_clock/clk_out_i_778_n_0
    SLICE_X160Y248       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.206 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    25.206    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X160Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.260 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.001    25.261    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X160Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.315 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    25.315    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X160Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.369 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    25.369    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X160Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.423 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    25.423    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X160Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.477 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    25.477    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X160Y254       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    25.610 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.345    25.955    adjustable_clock/counter2[9]
    SLICE_X161Y252       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    26.327 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    26.327    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X161Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.380 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    26.380    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X161Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.433 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    26.433    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X161Y255       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.486 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    26.486    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X161Y256       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.539 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    26.539    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X161Y257       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.592 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    26.592    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X161Y258       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    26.731 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.447    27.178    adjustable_clock/counter2[8]
    SLICE_X162Y257       LUT2 (Prop_lut2_I1_O)        0.131    27.309 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    27.309    adjustable_clock/clk_out_i_785_n_0
    SLICE_X162Y257       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    27.565 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    27.565    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X162Y258       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.619 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    27.619    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X162Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.673 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    27.673    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X162Y260       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.727 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    27.727    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X162Y261       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.781 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    27.781    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X162Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.835 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    27.835    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X162Y263       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    27.968 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.296    28.264    adjustable_clock/counter2[7]
    SLICE_X162Y264       LUT2 (Prop_lut2_I1_O)        0.128    28.392 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    28.392    adjustable_clock/clk_out_i_796_n_0
    SLICE_X162Y264       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    28.648 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    28.648    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X162Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.702 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    28.702    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X162Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.756 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    28.756    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X162Y267       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.810 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    28.810    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X162Y268       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.864 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    28.864    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X162Y269       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.918 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    28.918    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X162Y270       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    29.051 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.375    29.427    adjustable_clock/counter2[6]
    SLICE_X163Y269       LUT2 (Prop_lut2_I1_O)        0.128    29.555 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    29.555    adjustable_clock/clk_out_i_792_n_0
    SLICE_X163Y269       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    29.822 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    29.822    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X163Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.875 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    29.875    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X163Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.928 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    29.928    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X163Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.981 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    29.981    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X163Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.034 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    30.034    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X163Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.087 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.007    30.094    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X163Y275       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    30.233 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.304    30.537    adjustable_clock/counter2[5]
    SLICE_X162Y275       LUT2 (Prop_lut2_I1_O)        0.131    30.668 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    30.668    adjustable_clock/clk_out_i_804_n_0
    SLICE_X162Y275       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    30.924 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    30.924    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X162Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.978 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    30.978    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X162Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.032 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    31.032    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X162Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.086 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    31.086    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X162Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.140 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    31.140    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X162Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.194 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    31.194    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X162Y281       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.327 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.382    31.709    adjustable_clock/counter2[4]
    SLICE_X163Y281       LUT2 (Prop_lut2_I1_O)        0.128    31.837 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    31.837    adjustable_clock/clk_out_i_800_n_0
    SLICE_X163Y281       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    32.104 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    32.104    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X163Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.157 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    32.157    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X163Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.210 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    32.210    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X163Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.263 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    32.263    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X163Y285       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.316 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    32.316    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X163Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.369 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    32.369    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X163Y287       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    32.508 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.395    32.903    adjustable_clock/counter2[3]
    SLICE_X164Y286       LUT2 (Prop_lut2_I1_O)        0.131    33.034 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    33.034    adjustable_clock/clk_out_i_812_n_0
    SLICE_X164Y286       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    33.290 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    33.290    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X164Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.344 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    33.344    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X164Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.398 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    33.398    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X164Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.452 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    33.452    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X164Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.506 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    33.506    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X164Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.560 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    33.560    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X164Y292       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    33.693 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.453    34.146    adjustable_clock/counter2[2]
    SLICE_X163Y290       LUT2 (Prop_lut2_I1_O)        0.128    34.274 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    34.274    adjustable_clock/clk_out_i_808_n_0
    SLICE_X163Y290       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    34.541 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    34.541    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X163Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.594 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    34.594    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X163Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.647 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    34.647    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X163Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.700 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    34.700    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X163Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.753 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    34.753    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X163Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.806 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    34.806    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X163Y296       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    34.945 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.499    35.444    adjustable_clock/counter2[1]
    SLICE_X162Y292       LUT2 (Prop_lut2_I1_O)        0.131    35.575 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    35.575    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X162Y292       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    35.821 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    35.821    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X162Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.875 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    35.875    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X162Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.929 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    35.929    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X162Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.983 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    35.983    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X162Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.037 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    36.037    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X162Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.091 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.423    36.514    adjustable_clock/counter2[0]
    SLICE_X161Y297       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    36.801 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    36.801    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X161Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.854 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.854    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X161Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.907 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.001    36.908    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X161Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.961 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.961    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X161Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.014 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.014    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X161Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.067 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.067    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X161Y303       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    37.206 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.372    37.578    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X159Y302       LUT3 (Prop_lut3_I2_O)        0.131    37.709 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    37.709    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X159Y302       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    37.976 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.469    38.445    adjustable_clock/clear
    SLICE_X160Y303       FDRE                                         r  adjustable_clock/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=562, routed)         1.415     9.083    adjustable_clock/clk_BUFG
    SLICE_X160Y303       FDRE                                         r  adjustable_clock/counter_reg[21]/C
                         clock pessimism              0.245     9.328    
                         clock uncertainty           -0.035     9.292    
    SLICE_X160Y303       FDRE (Setup_fdre_C_R)       -0.228     9.064    adjustable_clock/counter_reg[21]
  -------------------------------------------------------------------
                         required time                          9.064    
                         arrival time                         -38.445    
  -------------------------------------------------------------------
                         slack                                -29.381    

Slack (VIOLATED) :        -29.381ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        34.230ns  (logic 23.229ns (67.861%)  route 11.001ns (32.139%))
  Logic Levels:           200  (CARRY4=179 DSP48E1=1 LUT1=1 LUT2=17 LUT3=2)
  Clock Path Skew:        0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.083ns = ( 9.083 - 5.000 ) 
    Source Clock Delay      (SCD):    4.215ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=562, routed)         1.302     4.215    clk_BUFG
    SLICE_X161Y165       FDRE                                         r  r_dacWRTConfig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y165       FDRE (Prop_fdre_C_Q)         0.223     4.438 r  r_dacWRTConfig_reg[1]/Q
                         net (fo=1, routed)           0.224     4.662    adjustable_clock/divisor[1]
    DSP48_X15Y66         DSP48E1 (Prop_dsp48e1_A[1]_P[1])
                                                      2.737     7.399 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.587     7.986    adjustable_clock/counter3_n_104
    SLICE_X160Y170       LUT1 (Prop_lut1_I0_O)        0.043     8.029 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     8.029    adjustable_clock/clk_out_i_577_n_0
    SLICE_X160Y170       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.285 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     8.285    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X160Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.339 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     8.339    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X160Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.393 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     8.393    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X160Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.447 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     8.447    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X160Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.501 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.007     8.508    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X160Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.562 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.563     9.125    adjustable_clock/counter2[24]
    SLICE_X161Y173       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287     9.412 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     9.412    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X161Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.465 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.007     9.473    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X161Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.526 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     9.526    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X161Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.579 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     9.579    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X161Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.632 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.632    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X161Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.685 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.685    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X161Y179       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     9.824 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.384    10.208    adjustable_clock/counter2[23]
    SLICE_X160Y177       LUT2 (Prop_lut2_I1_O)        0.131    10.339 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000    10.339    adjustable_clock/clk_out_i_698_n_0
    SLICE_X160Y177       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.595 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000    10.595    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X160Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.649 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    10.649    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X160Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.703 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000    10.703    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X160Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.757 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    10.757    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X160Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.811 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    10.811    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X160Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.865 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    10.865    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X160Y183       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    10.998 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.427    11.425    adjustable_clock/counter2[22]
    SLICE_X161Y180       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    11.797 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    11.797    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X161Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.850 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    11.850    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X161Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.903 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    11.903    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X161Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.956 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    11.956    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X161Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.009 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    12.009    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X161Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.062 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    12.062    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X161Y186       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.201 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.275    12.476    adjustable_clock/counter2[21]
    SLICE_X160Y186       LUT2 (Prop_lut2_I1_O)        0.131    12.607 r  adjustable_clock/clk_out_i_705/O
                         net (fo=1, routed)           0.000    12.607    adjustable_clock/clk_out_i_705_n_0
    SLICE_X160Y186       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.863 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    12.863    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X160Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.917 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    12.917    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X160Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.971 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    12.971    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X160Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.025 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    13.025    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X160Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.079 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000    13.079    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X160Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.133 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000    13.133    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X160Y192       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    13.266 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.376    13.642    adjustable_clock/counter2[20]
    SLICE_X161Y192       LUT2 (Prop_lut2_I1_O)        0.128    13.770 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000    13.770    adjustable_clock/clk_out_i_702_n_0
    SLICE_X161Y192       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.037 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000    14.037    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X161Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.090 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000    14.090    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X161Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.143 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000    14.143    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X161Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.196 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000    14.196    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X161Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.249 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    14.249    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X161Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.302 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    14.302    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X161Y198       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.441 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.390    14.831    adjustable_clock/counter2[19]
    SLICE_X161Y201       LUT3 (Prop_lut3_I0_O)        0.131    14.962 r  adjustable_clock/clk_out_i_484/O
                         net (fo=1, routed)           0.000    14.962    adjustable_clock/clk_out_i_484_n_0
    SLICE_X161Y201       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.229 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    15.229    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X161Y202       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.282 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    15.282    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X161Y203       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.335 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.335    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X161Y204       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.388 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000    15.388    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X161Y205       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    15.527 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.292    15.819    adjustable_clock/counter2[18]
    SLICE_X161Y206       LUT2 (Prop_lut2_I1_O)        0.131    15.950 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    15.950    adjustable_clock/clk_out_i_709_n_0
    SLICE_X161Y206       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.217 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    16.217    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X161Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.270 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    16.270    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X161Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.323 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    16.323    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X161Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.376 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    16.376    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X161Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.429 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    16.429    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X161Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.482 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.482    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X161Y212       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.621 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.268    16.889    adjustable_clock/counter2[17]
    SLICE_X160Y212       LUT2 (Prop_lut2_I1_O)        0.131    17.020 r  adjustable_clock/clk_out_i_760/O
                         net (fo=1, routed)           0.000    17.020    adjustable_clock/clk_out_i_760_n_0
    SLICE_X160Y212       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    17.276 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    17.276    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X160Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.330 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    17.330    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X160Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.384 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    17.384    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X160Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.438 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    17.438    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X160Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.492 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    17.492    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X160Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.546 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    17.546    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X160Y218       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.679 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.404    18.083    adjustable_clock/counter2[16]
    SLICE_X161Y216       LUT2 (Prop_lut2_I1_O)        0.128    18.211 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    18.211    adjustable_clock/clk_out_i_757_n_0
    SLICE_X161Y216       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.478 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    18.478    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X161Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.531 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    18.531    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X161Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.584 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    18.584    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X161Y219       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.637 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    18.637    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X161Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.690 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    18.690    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X161Y221       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.743 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    18.743    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X161Y222       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.882 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.356    19.237    adjustable_clock/counter2[15]
    SLICE_X160Y221       LUT2 (Prop_lut2_I1_O)        0.131    19.368 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    19.368    adjustable_clock/clk_out_i_767_n_0
    SLICE_X160Y221       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    19.624 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    19.624    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X160Y222       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.678 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    19.678    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X160Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.732 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    19.732    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X160Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.786 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.007    19.793    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X160Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.847 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    19.847    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X160Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.901 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    19.901    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X160Y227       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.034 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.351    20.385    adjustable_clock/counter2[14]
    SLICE_X161Y225       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    20.757 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    20.757    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X161Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.810 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    20.810    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X161Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.863 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    20.863    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X161Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.916 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    20.916    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X161Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.969 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    20.969    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X161Y230       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.022 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.022    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X161Y231       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.161 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.362    21.524    adjustable_clock/counter2[13]
    SLICE_X160Y230       LUT2 (Prop_lut2_I1_O)        0.131    21.655 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    21.655    adjustable_clock/clk_out_i_774_n_0
    SLICE_X160Y230       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    21.911 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    21.911    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X160Y231       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.965 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    21.965    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X160Y232       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.019 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    22.019    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X160Y233       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.073 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    22.073    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X160Y234       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.127 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    22.127    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X160Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.181 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.181    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X160Y236       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.314 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.315    22.629    adjustable_clock/counter2[12]
    SLICE_X159Y235       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    23.001 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    23.001    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X159Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.054 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    23.054    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X159Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.107 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    23.107    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X159Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.160 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    23.160    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X159Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.213 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    23.213    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X159Y240       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.266 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    23.266    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X159Y241       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    23.405 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.255    23.660    adjustable_clock/counter2[11]
    SLICE_X159Y242       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    24.035 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    24.035    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X159Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.088 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    24.088    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X159Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.141 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    24.141    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X159Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.194 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    24.194    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X159Y246       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.247 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    24.247    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X159Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.300 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    24.300    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X159Y248       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.439 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.380    24.819    adjustable_clock/counter2[10]
    SLICE_X160Y248       LUT2 (Prop_lut2_I1_O)        0.131    24.950 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    24.950    adjustable_clock/clk_out_i_778_n_0
    SLICE_X160Y248       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.206 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    25.206    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X160Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.260 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.001    25.261    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X160Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.315 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    25.315    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X160Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.369 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    25.369    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X160Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.423 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    25.423    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X160Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.477 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    25.477    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X160Y254       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    25.610 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.345    25.955    adjustable_clock/counter2[9]
    SLICE_X161Y252       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    26.327 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    26.327    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X161Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.380 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    26.380    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X161Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.433 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    26.433    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X161Y255       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.486 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    26.486    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X161Y256       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.539 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    26.539    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X161Y257       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.592 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    26.592    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X161Y258       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    26.731 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.447    27.178    adjustable_clock/counter2[8]
    SLICE_X162Y257       LUT2 (Prop_lut2_I1_O)        0.131    27.309 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    27.309    adjustable_clock/clk_out_i_785_n_0
    SLICE_X162Y257       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    27.565 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    27.565    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X162Y258       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.619 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    27.619    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X162Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.673 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    27.673    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X162Y260       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.727 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    27.727    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X162Y261       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.781 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    27.781    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X162Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.835 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    27.835    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X162Y263       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    27.968 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.296    28.264    adjustable_clock/counter2[7]
    SLICE_X162Y264       LUT2 (Prop_lut2_I1_O)        0.128    28.392 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    28.392    adjustable_clock/clk_out_i_796_n_0
    SLICE_X162Y264       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    28.648 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    28.648    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X162Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.702 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    28.702    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X162Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.756 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    28.756    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X162Y267       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.810 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    28.810    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X162Y268       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.864 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    28.864    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X162Y269       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.918 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    28.918    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X162Y270       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    29.051 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.375    29.427    adjustable_clock/counter2[6]
    SLICE_X163Y269       LUT2 (Prop_lut2_I1_O)        0.128    29.555 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    29.555    adjustable_clock/clk_out_i_792_n_0
    SLICE_X163Y269       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    29.822 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    29.822    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X163Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.875 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    29.875    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X163Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.928 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    29.928    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X163Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.981 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    29.981    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X163Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.034 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    30.034    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X163Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.087 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.007    30.094    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X163Y275       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    30.233 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.304    30.537    adjustable_clock/counter2[5]
    SLICE_X162Y275       LUT2 (Prop_lut2_I1_O)        0.131    30.668 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    30.668    adjustable_clock/clk_out_i_804_n_0
    SLICE_X162Y275       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    30.924 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    30.924    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X162Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.978 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    30.978    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X162Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.032 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    31.032    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X162Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.086 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    31.086    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X162Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.140 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    31.140    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X162Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.194 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    31.194    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X162Y281       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.327 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.382    31.709    adjustable_clock/counter2[4]
    SLICE_X163Y281       LUT2 (Prop_lut2_I1_O)        0.128    31.837 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    31.837    adjustable_clock/clk_out_i_800_n_0
    SLICE_X163Y281       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    32.104 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    32.104    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X163Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.157 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    32.157    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X163Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.210 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    32.210    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X163Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.263 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    32.263    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X163Y285       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.316 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    32.316    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X163Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.369 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    32.369    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X163Y287       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    32.508 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.395    32.903    adjustable_clock/counter2[3]
    SLICE_X164Y286       LUT2 (Prop_lut2_I1_O)        0.131    33.034 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    33.034    adjustable_clock/clk_out_i_812_n_0
    SLICE_X164Y286       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    33.290 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    33.290    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X164Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.344 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    33.344    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X164Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.398 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    33.398    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X164Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.452 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    33.452    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X164Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.506 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    33.506    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X164Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.560 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    33.560    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X164Y292       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    33.693 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.453    34.146    adjustable_clock/counter2[2]
    SLICE_X163Y290       LUT2 (Prop_lut2_I1_O)        0.128    34.274 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    34.274    adjustable_clock/clk_out_i_808_n_0
    SLICE_X163Y290       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    34.541 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    34.541    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X163Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.594 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    34.594    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X163Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.647 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    34.647    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X163Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.700 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    34.700    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X163Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.753 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    34.753    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X163Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.806 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    34.806    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X163Y296       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    34.945 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.499    35.444    adjustable_clock/counter2[1]
    SLICE_X162Y292       LUT2 (Prop_lut2_I1_O)        0.131    35.575 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    35.575    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X162Y292       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    35.821 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    35.821    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X162Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.875 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    35.875    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X162Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.929 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    35.929    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X162Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.983 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    35.983    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X162Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.037 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    36.037    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X162Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.091 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.423    36.514    adjustable_clock/counter2[0]
    SLICE_X161Y297       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    36.801 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    36.801    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X161Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.854 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.854    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X161Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.907 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.001    36.908    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X161Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.961 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.961    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X161Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.014 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.014    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X161Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.067 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.067    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X161Y303       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    37.206 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.372    37.578    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X159Y302       LUT3 (Prop_lut3_I2_O)        0.131    37.709 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    37.709    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X159Y302       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    37.976 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.469    38.445    adjustable_clock/clear
    SLICE_X160Y303       FDRE                                         r  adjustable_clock/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=562, routed)         1.415     9.083    adjustable_clock/clk_BUFG
    SLICE_X160Y303       FDRE                                         r  adjustable_clock/counter_reg[22]/C
                         clock pessimism              0.245     9.328    
                         clock uncertainty           -0.035     9.292    
    SLICE_X160Y303       FDRE (Setup_fdre_C_R)       -0.228     9.064    adjustable_clock/counter_reg[22]
  -------------------------------------------------------------------
                         required time                          9.064    
                         arrival time                         -38.445    
  -------------------------------------------------------------------
                         slack                                -29.381    

Slack (VIOLATED) :        -29.381ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        34.230ns  (logic 23.229ns (67.861%)  route 11.001ns (32.139%))
  Logic Levels:           200  (CARRY4=179 DSP48E1=1 LUT1=1 LUT2=17 LUT3=2)
  Clock Path Skew:        0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.083ns = ( 9.083 - 5.000 ) 
    Source Clock Delay      (SCD):    4.215ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=562, routed)         1.302     4.215    clk_BUFG
    SLICE_X161Y165       FDRE                                         r  r_dacWRTConfig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y165       FDRE (Prop_fdre_C_Q)         0.223     4.438 r  r_dacWRTConfig_reg[1]/Q
                         net (fo=1, routed)           0.224     4.662    adjustable_clock/divisor[1]
    DSP48_X15Y66         DSP48E1 (Prop_dsp48e1_A[1]_P[1])
                                                      2.737     7.399 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.587     7.986    adjustable_clock/counter3_n_104
    SLICE_X160Y170       LUT1 (Prop_lut1_I0_O)        0.043     8.029 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     8.029    adjustable_clock/clk_out_i_577_n_0
    SLICE_X160Y170       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.285 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     8.285    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X160Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.339 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     8.339    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X160Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.393 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     8.393    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X160Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.447 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     8.447    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X160Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.501 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.007     8.508    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X160Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.562 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.563     9.125    adjustable_clock/counter2[24]
    SLICE_X161Y173       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287     9.412 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     9.412    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X161Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.465 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.007     9.473    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X161Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.526 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     9.526    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X161Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.579 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     9.579    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X161Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.632 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.632    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X161Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.685 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.685    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X161Y179       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     9.824 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.384    10.208    adjustable_clock/counter2[23]
    SLICE_X160Y177       LUT2 (Prop_lut2_I1_O)        0.131    10.339 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000    10.339    adjustable_clock/clk_out_i_698_n_0
    SLICE_X160Y177       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.595 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000    10.595    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X160Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.649 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    10.649    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X160Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.703 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000    10.703    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X160Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.757 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    10.757    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X160Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.811 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    10.811    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X160Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.865 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    10.865    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X160Y183       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    10.998 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.427    11.425    adjustable_clock/counter2[22]
    SLICE_X161Y180       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    11.797 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    11.797    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X161Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.850 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    11.850    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X161Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.903 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    11.903    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X161Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.956 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    11.956    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X161Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.009 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    12.009    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X161Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.062 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    12.062    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X161Y186       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.201 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.275    12.476    adjustable_clock/counter2[21]
    SLICE_X160Y186       LUT2 (Prop_lut2_I1_O)        0.131    12.607 r  adjustable_clock/clk_out_i_705/O
                         net (fo=1, routed)           0.000    12.607    adjustable_clock/clk_out_i_705_n_0
    SLICE_X160Y186       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.863 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    12.863    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X160Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.917 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    12.917    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X160Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.971 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    12.971    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X160Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.025 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    13.025    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X160Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.079 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000    13.079    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X160Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.133 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000    13.133    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X160Y192       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    13.266 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.376    13.642    adjustable_clock/counter2[20]
    SLICE_X161Y192       LUT2 (Prop_lut2_I1_O)        0.128    13.770 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000    13.770    adjustable_clock/clk_out_i_702_n_0
    SLICE_X161Y192       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.037 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000    14.037    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X161Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.090 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000    14.090    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X161Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.143 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000    14.143    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X161Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.196 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000    14.196    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X161Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.249 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    14.249    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X161Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.302 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    14.302    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X161Y198       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.441 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.390    14.831    adjustable_clock/counter2[19]
    SLICE_X161Y201       LUT3 (Prop_lut3_I0_O)        0.131    14.962 r  adjustable_clock/clk_out_i_484/O
                         net (fo=1, routed)           0.000    14.962    adjustable_clock/clk_out_i_484_n_0
    SLICE_X161Y201       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.229 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    15.229    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X161Y202       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.282 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    15.282    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X161Y203       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.335 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.335    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X161Y204       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.388 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000    15.388    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X161Y205       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    15.527 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.292    15.819    adjustable_clock/counter2[18]
    SLICE_X161Y206       LUT2 (Prop_lut2_I1_O)        0.131    15.950 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    15.950    adjustable_clock/clk_out_i_709_n_0
    SLICE_X161Y206       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.217 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    16.217    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X161Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.270 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    16.270    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X161Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.323 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    16.323    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X161Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.376 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    16.376    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X161Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.429 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    16.429    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X161Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.482 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.482    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X161Y212       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.621 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.268    16.889    adjustable_clock/counter2[17]
    SLICE_X160Y212       LUT2 (Prop_lut2_I1_O)        0.131    17.020 r  adjustable_clock/clk_out_i_760/O
                         net (fo=1, routed)           0.000    17.020    adjustable_clock/clk_out_i_760_n_0
    SLICE_X160Y212       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    17.276 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    17.276    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X160Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.330 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    17.330    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X160Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.384 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    17.384    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X160Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.438 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    17.438    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X160Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.492 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    17.492    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X160Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.546 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    17.546    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X160Y218       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.679 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.404    18.083    adjustable_clock/counter2[16]
    SLICE_X161Y216       LUT2 (Prop_lut2_I1_O)        0.128    18.211 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    18.211    adjustable_clock/clk_out_i_757_n_0
    SLICE_X161Y216       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.478 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    18.478    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X161Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.531 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    18.531    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X161Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.584 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    18.584    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X161Y219       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.637 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    18.637    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X161Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.690 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    18.690    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X161Y221       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.743 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    18.743    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X161Y222       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.882 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.356    19.237    adjustable_clock/counter2[15]
    SLICE_X160Y221       LUT2 (Prop_lut2_I1_O)        0.131    19.368 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    19.368    adjustable_clock/clk_out_i_767_n_0
    SLICE_X160Y221       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    19.624 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    19.624    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X160Y222       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.678 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    19.678    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X160Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.732 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    19.732    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X160Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.786 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.007    19.793    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X160Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.847 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    19.847    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X160Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.901 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    19.901    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X160Y227       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.034 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.351    20.385    adjustable_clock/counter2[14]
    SLICE_X161Y225       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    20.757 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    20.757    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X161Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.810 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    20.810    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X161Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.863 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    20.863    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X161Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.916 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    20.916    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X161Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.969 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    20.969    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X161Y230       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.022 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.022    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X161Y231       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.161 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.362    21.524    adjustable_clock/counter2[13]
    SLICE_X160Y230       LUT2 (Prop_lut2_I1_O)        0.131    21.655 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    21.655    adjustable_clock/clk_out_i_774_n_0
    SLICE_X160Y230       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    21.911 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    21.911    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X160Y231       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.965 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    21.965    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X160Y232       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.019 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    22.019    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X160Y233       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.073 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    22.073    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X160Y234       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.127 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    22.127    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X160Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.181 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.181    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X160Y236       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.314 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.315    22.629    adjustable_clock/counter2[12]
    SLICE_X159Y235       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    23.001 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    23.001    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X159Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.054 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    23.054    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X159Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.107 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    23.107    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X159Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.160 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    23.160    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X159Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.213 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    23.213    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X159Y240       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.266 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    23.266    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X159Y241       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    23.405 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.255    23.660    adjustable_clock/counter2[11]
    SLICE_X159Y242       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    24.035 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    24.035    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X159Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.088 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    24.088    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X159Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.141 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    24.141    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X159Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.194 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    24.194    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X159Y246       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.247 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    24.247    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X159Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.300 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    24.300    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X159Y248       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.439 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.380    24.819    adjustable_clock/counter2[10]
    SLICE_X160Y248       LUT2 (Prop_lut2_I1_O)        0.131    24.950 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    24.950    adjustable_clock/clk_out_i_778_n_0
    SLICE_X160Y248       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.206 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    25.206    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X160Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.260 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.001    25.261    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X160Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.315 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    25.315    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X160Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.369 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    25.369    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X160Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.423 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    25.423    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X160Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.477 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    25.477    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X160Y254       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    25.610 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.345    25.955    adjustable_clock/counter2[9]
    SLICE_X161Y252       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    26.327 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    26.327    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X161Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.380 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    26.380    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X161Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.433 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    26.433    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X161Y255       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.486 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    26.486    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X161Y256       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.539 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    26.539    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X161Y257       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.592 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    26.592    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X161Y258       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    26.731 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.447    27.178    adjustable_clock/counter2[8]
    SLICE_X162Y257       LUT2 (Prop_lut2_I1_O)        0.131    27.309 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    27.309    adjustable_clock/clk_out_i_785_n_0
    SLICE_X162Y257       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    27.565 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    27.565    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X162Y258       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.619 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    27.619    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X162Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.673 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    27.673    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X162Y260       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.727 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    27.727    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X162Y261       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.781 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    27.781    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X162Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.835 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    27.835    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X162Y263       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    27.968 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.296    28.264    adjustable_clock/counter2[7]
    SLICE_X162Y264       LUT2 (Prop_lut2_I1_O)        0.128    28.392 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    28.392    adjustable_clock/clk_out_i_796_n_0
    SLICE_X162Y264       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    28.648 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    28.648    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X162Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.702 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    28.702    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X162Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.756 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    28.756    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X162Y267       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.810 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    28.810    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X162Y268       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.864 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    28.864    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X162Y269       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.918 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    28.918    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X162Y270       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    29.051 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.375    29.427    adjustable_clock/counter2[6]
    SLICE_X163Y269       LUT2 (Prop_lut2_I1_O)        0.128    29.555 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    29.555    adjustable_clock/clk_out_i_792_n_0
    SLICE_X163Y269       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    29.822 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    29.822    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X163Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.875 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    29.875    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X163Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.928 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    29.928    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X163Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.981 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    29.981    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X163Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.034 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    30.034    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X163Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.087 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.007    30.094    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X163Y275       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    30.233 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.304    30.537    adjustable_clock/counter2[5]
    SLICE_X162Y275       LUT2 (Prop_lut2_I1_O)        0.131    30.668 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    30.668    adjustable_clock/clk_out_i_804_n_0
    SLICE_X162Y275       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    30.924 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    30.924    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X162Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.978 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    30.978    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X162Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.032 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    31.032    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X162Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.086 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    31.086    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X162Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.140 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    31.140    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X162Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.194 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    31.194    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X162Y281       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.327 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.382    31.709    adjustable_clock/counter2[4]
    SLICE_X163Y281       LUT2 (Prop_lut2_I1_O)        0.128    31.837 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    31.837    adjustable_clock/clk_out_i_800_n_0
    SLICE_X163Y281       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    32.104 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    32.104    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X163Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.157 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    32.157    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X163Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.210 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    32.210    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X163Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.263 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    32.263    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X163Y285       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.316 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    32.316    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X163Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.369 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    32.369    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X163Y287       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    32.508 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.395    32.903    adjustable_clock/counter2[3]
    SLICE_X164Y286       LUT2 (Prop_lut2_I1_O)        0.131    33.034 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    33.034    adjustable_clock/clk_out_i_812_n_0
    SLICE_X164Y286       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    33.290 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    33.290    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X164Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.344 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    33.344    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X164Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.398 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    33.398    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X164Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.452 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    33.452    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X164Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.506 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    33.506    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X164Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.560 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    33.560    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X164Y292       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    33.693 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.453    34.146    adjustable_clock/counter2[2]
    SLICE_X163Y290       LUT2 (Prop_lut2_I1_O)        0.128    34.274 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    34.274    adjustable_clock/clk_out_i_808_n_0
    SLICE_X163Y290       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    34.541 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    34.541    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X163Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.594 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    34.594    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X163Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.647 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    34.647    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X163Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.700 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    34.700    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X163Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.753 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    34.753    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X163Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.806 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    34.806    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X163Y296       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    34.945 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.499    35.444    adjustable_clock/counter2[1]
    SLICE_X162Y292       LUT2 (Prop_lut2_I1_O)        0.131    35.575 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    35.575    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X162Y292       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    35.821 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    35.821    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X162Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.875 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    35.875    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X162Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.929 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    35.929    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X162Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.983 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    35.983    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X162Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.037 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    36.037    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X162Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.091 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.423    36.514    adjustable_clock/counter2[0]
    SLICE_X161Y297       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    36.801 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    36.801    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X161Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.854 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.854    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X161Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.907 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.001    36.908    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X161Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.961 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.961    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X161Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.014 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.014    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X161Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.067 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.067    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X161Y303       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    37.206 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.372    37.578    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X159Y302       LUT3 (Prop_lut3_I2_O)        0.131    37.709 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    37.709    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X159Y302       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    37.976 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.469    38.445    adjustable_clock/clear
    SLICE_X160Y303       FDRE                                         r  adjustable_clock/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=562, routed)         1.415     9.083    adjustable_clock/clk_BUFG
    SLICE_X160Y303       FDRE                                         r  adjustable_clock/counter_reg[23]/C
                         clock pessimism              0.245     9.328    
                         clock uncertainty           -0.035     9.292    
    SLICE_X160Y303       FDRE (Setup_fdre_C_R)       -0.228     9.064    adjustable_clock/counter_reg[23]
  -------------------------------------------------------------------
                         required time                          9.064    
                         arrival time                         -38.445    
  -------------------------------------------------------------------
                         slack                                -29.381    

Slack (VIOLATED) :        -29.378ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        34.227ns  (logic 23.229ns (67.867%)  route 10.998ns (32.133%))
  Logic Levels:           200  (CARRY4=179 DSP48E1=1 LUT1=1 LUT2=17 LUT3=2)
  Clock Path Skew:        0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.083ns = ( 9.083 - 5.000 ) 
    Source Clock Delay      (SCD):    4.215ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=562, routed)         1.302     4.215    clk_BUFG
    SLICE_X161Y165       FDRE                                         r  r_dacWRTConfig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y165       FDRE (Prop_fdre_C_Q)         0.223     4.438 r  r_dacWRTConfig_reg[1]/Q
                         net (fo=1, routed)           0.224     4.662    adjustable_clock/divisor[1]
    DSP48_X15Y66         DSP48E1 (Prop_dsp48e1_A[1]_P[1])
                                                      2.737     7.399 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.587     7.986    adjustable_clock/counter3_n_104
    SLICE_X160Y170       LUT1 (Prop_lut1_I0_O)        0.043     8.029 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     8.029    adjustable_clock/clk_out_i_577_n_0
    SLICE_X160Y170       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.285 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     8.285    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X160Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.339 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     8.339    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X160Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.393 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     8.393    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X160Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.447 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     8.447    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X160Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.501 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.007     8.508    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X160Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.562 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.563     9.125    adjustable_clock/counter2[24]
    SLICE_X161Y173       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287     9.412 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     9.412    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X161Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.465 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.007     9.473    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X161Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.526 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     9.526    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X161Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.579 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     9.579    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X161Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.632 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.632    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X161Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.685 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.685    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X161Y179       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     9.824 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.384    10.208    adjustable_clock/counter2[23]
    SLICE_X160Y177       LUT2 (Prop_lut2_I1_O)        0.131    10.339 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000    10.339    adjustable_clock/clk_out_i_698_n_0
    SLICE_X160Y177       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.595 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000    10.595    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X160Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.649 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    10.649    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X160Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.703 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000    10.703    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X160Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.757 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    10.757    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X160Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.811 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    10.811    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X160Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.865 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    10.865    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X160Y183       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    10.998 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.427    11.425    adjustable_clock/counter2[22]
    SLICE_X161Y180       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    11.797 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    11.797    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X161Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.850 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    11.850    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X161Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.903 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    11.903    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X161Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.956 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    11.956    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X161Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.009 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    12.009    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X161Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.062 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    12.062    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X161Y186       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.201 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.275    12.476    adjustable_clock/counter2[21]
    SLICE_X160Y186       LUT2 (Prop_lut2_I1_O)        0.131    12.607 r  adjustable_clock/clk_out_i_705/O
                         net (fo=1, routed)           0.000    12.607    adjustable_clock/clk_out_i_705_n_0
    SLICE_X160Y186       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.863 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    12.863    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X160Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.917 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    12.917    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X160Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.971 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    12.971    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X160Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.025 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    13.025    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X160Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.079 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000    13.079    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X160Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.133 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000    13.133    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X160Y192       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    13.266 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.376    13.642    adjustable_clock/counter2[20]
    SLICE_X161Y192       LUT2 (Prop_lut2_I1_O)        0.128    13.770 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000    13.770    adjustable_clock/clk_out_i_702_n_0
    SLICE_X161Y192       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.037 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000    14.037    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X161Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.090 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000    14.090    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X161Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.143 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000    14.143    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X161Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.196 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000    14.196    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X161Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.249 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    14.249    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X161Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.302 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    14.302    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X161Y198       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.441 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.390    14.831    adjustable_clock/counter2[19]
    SLICE_X161Y201       LUT3 (Prop_lut3_I0_O)        0.131    14.962 r  adjustable_clock/clk_out_i_484/O
                         net (fo=1, routed)           0.000    14.962    adjustable_clock/clk_out_i_484_n_0
    SLICE_X161Y201       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.229 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    15.229    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X161Y202       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.282 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    15.282    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X161Y203       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.335 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.335    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X161Y204       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.388 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000    15.388    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X161Y205       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    15.527 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.292    15.819    adjustable_clock/counter2[18]
    SLICE_X161Y206       LUT2 (Prop_lut2_I1_O)        0.131    15.950 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    15.950    adjustable_clock/clk_out_i_709_n_0
    SLICE_X161Y206       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.217 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    16.217    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X161Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.270 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    16.270    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X161Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.323 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    16.323    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X161Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.376 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    16.376    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X161Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.429 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    16.429    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X161Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.482 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.482    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X161Y212       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.621 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.268    16.889    adjustable_clock/counter2[17]
    SLICE_X160Y212       LUT2 (Prop_lut2_I1_O)        0.131    17.020 r  adjustable_clock/clk_out_i_760/O
                         net (fo=1, routed)           0.000    17.020    adjustable_clock/clk_out_i_760_n_0
    SLICE_X160Y212       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    17.276 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    17.276    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X160Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.330 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    17.330    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X160Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.384 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    17.384    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X160Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.438 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    17.438    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X160Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.492 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    17.492    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X160Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.546 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    17.546    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X160Y218       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.679 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.404    18.083    adjustable_clock/counter2[16]
    SLICE_X161Y216       LUT2 (Prop_lut2_I1_O)        0.128    18.211 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    18.211    adjustable_clock/clk_out_i_757_n_0
    SLICE_X161Y216       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.478 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    18.478    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X161Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.531 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    18.531    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X161Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.584 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    18.584    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X161Y219       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.637 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    18.637    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X161Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.690 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    18.690    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X161Y221       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.743 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    18.743    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X161Y222       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.882 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.356    19.237    adjustable_clock/counter2[15]
    SLICE_X160Y221       LUT2 (Prop_lut2_I1_O)        0.131    19.368 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    19.368    adjustable_clock/clk_out_i_767_n_0
    SLICE_X160Y221       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    19.624 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    19.624    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X160Y222       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.678 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    19.678    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X160Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.732 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    19.732    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X160Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.786 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.007    19.793    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X160Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.847 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    19.847    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X160Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.901 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    19.901    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X160Y227       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.034 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.351    20.385    adjustable_clock/counter2[14]
    SLICE_X161Y225       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    20.757 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    20.757    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X161Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.810 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    20.810    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X161Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.863 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    20.863    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X161Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.916 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    20.916    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X161Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.969 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    20.969    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X161Y230       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.022 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.022    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X161Y231       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.161 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.362    21.524    adjustable_clock/counter2[13]
    SLICE_X160Y230       LUT2 (Prop_lut2_I1_O)        0.131    21.655 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    21.655    adjustable_clock/clk_out_i_774_n_0
    SLICE_X160Y230       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    21.911 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    21.911    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X160Y231       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.965 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    21.965    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X160Y232       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.019 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    22.019    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X160Y233       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.073 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    22.073    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X160Y234       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.127 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    22.127    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X160Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.181 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.181    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X160Y236       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.314 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.315    22.629    adjustable_clock/counter2[12]
    SLICE_X159Y235       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    23.001 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    23.001    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X159Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.054 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    23.054    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X159Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.107 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    23.107    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X159Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.160 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    23.160    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X159Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.213 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    23.213    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X159Y240       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.266 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    23.266    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X159Y241       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    23.405 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.255    23.660    adjustable_clock/counter2[11]
    SLICE_X159Y242       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    24.035 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    24.035    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X159Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.088 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    24.088    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X159Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.141 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    24.141    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X159Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.194 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    24.194    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X159Y246       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.247 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    24.247    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X159Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.300 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    24.300    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X159Y248       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.439 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.380    24.819    adjustable_clock/counter2[10]
    SLICE_X160Y248       LUT2 (Prop_lut2_I1_O)        0.131    24.950 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    24.950    adjustable_clock/clk_out_i_778_n_0
    SLICE_X160Y248       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.206 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    25.206    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X160Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.260 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.001    25.261    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X160Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.315 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    25.315    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X160Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.369 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    25.369    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X160Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.423 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    25.423    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X160Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.477 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    25.477    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X160Y254       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    25.610 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.345    25.955    adjustable_clock/counter2[9]
    SLICE_X161Y252       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    26.327 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    26.327    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X161Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.380 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    26.380    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X161Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.433 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    26.433    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X161Y255       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.486 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    26.486    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X161Y256       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.539 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    26.539    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X161Y257       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.592 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    26.592    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X161Y258       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    26.731 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.447    27.178    adjustable_clock/counter2[8]
    SLICE_X162Y257       LUT2 (Prop_lut2_I1_O)        0.131    27.309 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    27.309    adjustable_clock/clk_out_i_785_n_0
    SLICE_X162Y257       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    27.565 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    27.565    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X162Y258       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.619 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    27.619    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X162Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.673 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    27.673    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X162Y260       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.727 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    27.727    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X162Y261       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.781 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    27.781    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X162Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.835 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    27.835    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X162Y263       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    27.968 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.296    28.264    adjustable_clock/counter2[7]
    SLICE_X162Y264       LUT2 (Prop_lut2_I1_O)        0.128    28.392 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    28.392    adjustable_clock/clk_out_i_796_n_0
    SLICE_X162Y264       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    28.648 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    28.648    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X162Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.702 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    28.702    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X162Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.756 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    28.756    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X162Y267       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.810 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    28.810    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X162Y268       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.864 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    28.864    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X162Y269       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.918 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    28.918    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X162Y270       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    29.051 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.375    29.427    adjustable_clock/counter2[6]
    SLICE_X163Y269       LUT2 (Prop_lut2_I1_O)        0.128    29.555 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    29.555    adjustable_clock/clk_out_i_792_n_0
    SLICE_X163Y269       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    29.822 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    29.822    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X163Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.875 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    29.875    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X163Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.928 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    29.928    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X163Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.981 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    29.981    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X163Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.034 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    30.034    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X163Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.087 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.007    30.094    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X163Y275       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    30.233 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.304    30.537    adjustable_clock/counter2[5]
    SLICE_X162Y275       LUT2 (Prop_lut2_I1_O)        0.131    30.668 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    30.668    adjustable_clock/clk_out_i_804_n_0
    SLICE_X162Y275       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    30.924 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    30.924    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X162Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.978 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    30.978    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X162Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.032 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    31.032    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X162Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.086 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    31.086    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X162Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.140 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    31.140    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X162Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.194 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    31.194    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X162Y281       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.327 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.382    31.709    adjustable_clock/counter2[4]
    SLICE_X163Y281       LUT2 (Prop_lut2_I1_O)        0.128    31.837 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    31.837    adjustable_clock/clk_out_i_800_n_0
    SLICE_X163Y281       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    32.104 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    32.104    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X163Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.157 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    32.157    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X163Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.210 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    32.210    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X163Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.263 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    32.263    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X163Y285       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.316 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    32.316    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X163Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.369 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    32.369    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X163Y287       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    32.508 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.395    32.903    adjustable_clock/counter2[3]
    SLICE_X164Y286       LUT2 (Prop_lut2_I1_O)        0.131    33.034 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    33.034    adjustable_clock/clk_out_i_812_n_0
    SLICE_X164Y286       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    33.290 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    33.290    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X164Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.344 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    33.344    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X164Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.398 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    33.398    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X164Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.452 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    33.452    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X164Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.506 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    33.506    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X164Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.560 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    33.560    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X164Y292       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    33.693 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.453    34.146    adjustable_clock/counter2[2]
    SLICE_X163Y290       LUT2 (Prop_lut2_I1_O)        0.128    34.274 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    34.274    adjustable_clock/clk_out_i_808_n_0
    SLICE_X163Y290       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    34.541 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    34.541    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X163Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.594 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    34.594    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X163Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.647 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    34.647    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X163Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.700 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    34.700    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X163Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.753 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    34.753    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X163Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.806 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    34.806    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X163Y296       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    34.945 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.499    35.444    adjustable_clock/counter2[1]
    SLICE_X162Y292       LUT2 (Prop_lut2_I1_O)        0.131    35.575 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    35.575    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X162Y292       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    35.821 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    35.821    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X162Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.875 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    35.875    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X162Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.929 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    35.929    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X162Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.983 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    35.983    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X162Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.037 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    36.037    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X162Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.091 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.423    36.514    adjustable_clock/counter2[0]
    SLICE_X161Y297       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    36.801 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    36.801    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X161Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.854 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.854    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X161Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.907 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.001    36.908    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X161Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.961 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.961    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X161Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.014 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.014    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X161Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.067 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.067    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X161Y303       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    37.206 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.372    37.578    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X159Y302       LUT3 (Prop_lut3_I2_O)        0.131    37.709 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    37.709    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X159Y302       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    37.976 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.466    38.442    adjustable_clock/clear
    SLICE_X160Y300       FDRE                                         r  adjustable_clock/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=562, routed)         1.415     9.083    adjustable_clock/clk_BUFG
    SLICE_X160Y300       FDRE                                         r  adjustable_clock/counter_reg[10]/C
                         clock pessimism              0.245     9.328    
                         clock uncertainty           -0.035     9.292    
    SLICE_X160Y300       FDRE (Setup_fdre_C_R)       -0.228     9.064    adjustable_clock/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          9.064    
                         arrival time                         -38.442    
  -------------------------------------------------------------------
                         slack                                -29.378    

Slack (VIOLATED) :        -29.378ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        34.227ns  (logic 23.229ns (67.867%)  route 10.998ns (32.133%))
  Logic Levels:           200  (CARRY4=179 DSP48E1=1 LUT1=1 LUT2=17 LUT3=2)
  Clock Path Skew:        0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.083ns = ( 9.083 - 5.000 ) 
    Source Clock Delay      (SCD):    4.215ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=562, routed)         1.302     4.215    clk_BUFG
    SLICE_X161Y165       FDRE                                         r  r_dacWRTConfig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y165       FDRE (Prop_fdre_C_Q)         0.223     4.438 r  r_dacWRTConfig_reg[1]/Q
                         net (fo=1, routed)           0.224     4.662    adjustable_clock/divisor[1]
    DSP48_X15Y66         DSP48E1 (Prop_dsp48e1_A[1]_P[1])
                                                      2.737     7.399 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.587     7.986    adjustable_clock/counter3_n_104
    SLICE_X160Y170       LUT1 (Prop_lut1_I0_O)        0.043     8.029 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     8.029    adjustable_clock/clk_out_i_577_n_0
    SLICE_X160Y170       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.285 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     8.285    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X160Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.339 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     8.339    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X160Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.393 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     8.393    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X160Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.447 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     8.447    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X160Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.501 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.007     8.508    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X160Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.562 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.563     9.125    adjustable_clock/counter2[24]
    SLICE_X161Y173       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287     9.412 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     9.412    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X161Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.465 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.007     9.473    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X161Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.526 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     9.526    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X161Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.579 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     9.579    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X161Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.632 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.632    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X161Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.685 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.685    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X161Y179       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     9.824 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.384    10.208    adjustable_clock/counter2[23]
    SLICE_X160Y177       LUT2 (Prop_lut2_I1_O)        0.131    10.339 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000    10.339    adjustable_clock/clk_out_i_698_n_0
    SLICE_X160Y177       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.595 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000    10.595    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X160Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.649 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    10.649    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X160Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.703 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000    10.703    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X160Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.757 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    10.757    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X160Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.811 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    10.811    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X160Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.865 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    10.865    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X160Y183       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    10.998 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.427    11.425    adjustable_clock/counter2[22]
    SLICE_X161Y180       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    11.797 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    11.797    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X161Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.850 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    11.850    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X161Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.903 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    11.903    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X161Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.956 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    11.956    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X161Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.009 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    12.009    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X161Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.062 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    12.062    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X161Y186       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.201 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.275    12.476    adjustable_clock/counter2[21]
    SLICE_X160Y186       LUT2 (Prop_lut2_I1_O)        0.131    12.607 r  adjustable_clock/clk_out_i_705/O
                         net (fo=1, routed)           0.000    12.607    adjustable_clock/clk_out_i_705_n_0
    SLICE_X160Y186       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.863 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    12.863    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X160Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.917 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    12.917    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X160Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.971 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    12.971    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X160Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.025 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    13.025    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X160Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.079 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000    13.079    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X160Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.133 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000    13.133    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X160Y192       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    13.266 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.376    13.642    adjustable_clock/counter2[20]
    SLICE_X161Y192       LUT2 (Prop_lut2_I1_O)        0.128    13.770 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000    13.770    adjustable_clock/clk_out_i_702_n_0
    SLICE_X161Y192       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.037 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000    14.037    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X161Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.090 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000    14.090    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X161Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.143 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000    14.143    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X161Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.196 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000    14.196    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X161Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.249 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    14.249    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X161Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.302 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    14.302    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X161Y198       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.441 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.390    14.831    adjustable_clock/counter2[19]
    SLICE_X161Y201       LUT3 (Prop_lut3_I0_O)        0.131    14.962 r  adjustable_clock/clk_out_i_484/O
                         net (fo=1, routed)           0.000    14.962    adjustable_clock/clk_out_i_484_n_0
    SLICE_X161Y201       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.229 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    15.229    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X161Y202       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.282 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    15.282    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X161Y203       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.335 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.335    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X161Y204       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.388 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000    15.388    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X161Y205       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    15.527 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.292    15.819    adjustable_clock/counter2[18]
    SLICE_X161Y206       LUT2 (Prop_lut2_I1_O)        0.131    15.950 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    15.950    adjustable_clock/clk_out_i_709_n_0
    SLICE_X161Y206       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.217 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    16.217    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X161Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.270 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    16.270    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X161Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.323 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    16.323    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X161Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.376 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    16.376    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X161Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.429 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    16.429    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X161Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.482 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.482    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X161Y212       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.621 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.268    16.889    adjustable_clock/counter2[17]
    SLICE_X160Y212       LUT2 (Prop_lut2_I1_O)        0.131    17.020 r  adjustable_clock/clk_out_i_760/O
                         net (fo=1, routed)           0.000    17.020    adjustable_clock/clk_out_i_760_n_0
    SLICE_X160Y212       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    17.276 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    17.276    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X160Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.330 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    17.330    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X160Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.384 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    17.384    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X160Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.438 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    17.438    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X160Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.492 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    17.492    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X160Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.546 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    17.546    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X160Y218       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.679 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.404    18.083    adjustable_clock/counter2[16]
    SLICE_X161Y216       LUT2 (Prop_lut2_I1_O)        0.128    18.211 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    18.211    adjustable_clock/clk_out_i_757_n_0
    SLICE_X161Y216       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.478 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    18.478    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X161Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.531 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    18.531    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X161Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.584 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    18.584    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X161Y219       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.637 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    18.637    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X161Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.690 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    18.690    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X161Y221       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.743 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    18.743    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X161Y222       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.882 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.356    19.237    adjustable_clock/counter2[15]
    SLICE_X160Y221       LUT2 (Prop_lut2_I1_O)        0.131    19.368 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    19.368    adjustable_clock/clk_out_i_767_n_0
    SLICE_X160Y221       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    19.624 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    19.624    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X160Y222       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.678 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    19.678    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X160Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.732 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    19.732    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X160Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.786 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.007    19.793    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X160Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.847 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    19.847    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X160Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.901 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    19.901    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X160Y227       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.034 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.351    20.385    adjustable_clock/counter2[14]
    SLICE_X161Y225       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    20.757 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    20.757    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X161Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.810 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    20.810    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X161Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.863 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    20.863    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X161Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.916 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    20.916    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X161Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.969 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    20.969    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X161Y230       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.022 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.022    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X161Y231       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.161 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.362    21.524    adjustable_clock/counter2[13]
    SLICE_X160Y230       LUT2 (Prop_lut2_I1_O)        0.131    21.655 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    21.655    adjustable_clock/clk_out_i_774_n_0
    SLICE_X160Y230       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    21.911 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    21.911    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X160Y231       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.965 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    21.965    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X160Y232       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.019 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    22.019    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X160Y233       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.073 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    22.073    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X160Y234       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.127 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    22.127    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X160Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.181 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.181    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X160Y236       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.314 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.315    22.629    adjustable_clock/counter2[12]
    SLICE_X159Y235       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    23.001 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    23.001    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X159Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.054 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    23.054    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X159Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.107 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    23.107    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X159Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.160 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    23.160    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X159Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.213 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    23.213    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X159Y240       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.266 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    23.266    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X159Y241       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    23.405 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.255    23.660    adjustable_clock/counter2[11]
    SLICE_X159Y242       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    24.035 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    24.035    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X159Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.088 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    24.088    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X159Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.141 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    24.141    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X159Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.194 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    24.194    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X159Y246       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.247 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    24.247    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X159Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.300 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    24.300    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X159Y248       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.439 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.380    24.819    adjustable_clock/counter2[10]
    SLICE_X160Y248       LUT2 (Prop_lut2_I1_O)        0.131    24.950 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    24.950    adjustable_clock/clk_out_i_778_n_0
    SLICE_X160Y248       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.206 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    25.206    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X160Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.260 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.001    25.261    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X160Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.315 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    25.315    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X160Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.369 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    25.369    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X160Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.423 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    25.423    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X160Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.477 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    25.477    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X160Y254       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    25.610 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.345    25.955    adjustable_clock/counter2[9]
    SLICE_X161Y252       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    26.327 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    26.327    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X161Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.380 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    26.380    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X161Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.433 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    26.433    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X161Y255       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.486 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    26.486    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X161Y256       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.539 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    26.539    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X161Y257       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.592 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    26.592    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X161Y258       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    26.731 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.447    27.178    adjustable_clock/counter2[8]
    SLICE_X162Y257       LUT2 (Prop_lut2_I1_O)        0.131    27.309 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    27.309    adjustable_clock/clk_out_i_785_n_0
    SLICE_X162Y257       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    27.565 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    27.565    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X162Y258       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.619 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    27.619    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X162Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.673 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    27.673    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X162Y260       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.727 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    27.727    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X162Y261       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.781 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    27.781    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X162Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.835 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    27.835    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X162Y263       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    27.968 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.296    28.264    adjustable_clock/counter2[7]
    SLICE_X162Y264       LUT2 (Prop_lut2_I1_O)        0.128    28.392 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    28.392    adjustable_clock/clk_out_i_796_n_0
    SLICE_X162Y264       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    28.648 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    28.648    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X162Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.702 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    28.702    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X162Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.756 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    28.756    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X162Y267       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.810 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    28.810    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X162Y268       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.864 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    28.864    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X162Y269       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.918 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    28.918    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X162Y270       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    29.051 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.375    29.427    adjustable_clock/counter2[6]
    SLICE_X163Y269       LUT2 (Prop_lut2_I1_O)        0.128    29.555 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    29.555    adjustable_clock/clk_out_i_792_n_0
    SLICE_X163Y269       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    29.822 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    29.822    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X163Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.875 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    29.875    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X163Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.928 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    29.928    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X163Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.981 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    29.981    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X163Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.034 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    30.034    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X163Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.087 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.007    30.094    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X163Y275       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    30.233 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.304    30.537    adjustable_clock/counter2[5]
    SLICE_X162Y275       LUT2 (Prop_lut2_I1_O)        0.131    30.668 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    30.668    adjustable_clock/clk_out_i_804_n_0
    SLICE_X162Y275       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    30.924 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    30.924    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X162Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.978 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    30.978    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X162Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.032 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    31.032    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X162Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.086 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    31.086    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X162Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.140 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    31.140    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X162Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.194 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    31.194    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X162Y281       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.327 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.382    31.709    adjustable_clock/counter2[4]
    SLICE_X163Y281       LUT2 (Prop_lut2_I1_O)        0.128    31.837 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    31.837    adjustable_clock/clk_out_i_800_n_0
    SLICE_X163Y281       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    32.104 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    32.104    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X163Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.157 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    32.157    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X163Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.210 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    32.210    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X163Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.263 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    32.263    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X163Y285       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.316 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    32.316    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X163Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.369 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    32.369    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X163Y287       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    32.508 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.395    32.903    adjustable_clock/counter2[3]
    SLICE_X164Y286       LUT2 (Prop_lut2_I1_O)        0.131    33.034 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    33.034    adjustable_clock/clk_out_i_812_n_0
    SLICE_X164Y286       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    33.290 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    33.290    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X164Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.344 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    33.344    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X164Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.398 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    33.398    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X164Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.452 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    33.452    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X164Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.506 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    33.506    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X164Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.560 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    33.560    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X164Y292       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    33.693 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.453    34.146    adjustable_clock/counter2[2]
    SLICE_X163Y290       LUT2 (Prop_lut2_I1_O)        0.128    34.274 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    34.274    adjustable_clock/clk_out_i_808_n_0
    SLICE_X163Y290       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    34.541 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    34.541    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X163Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.594 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    34.594    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X163Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.647 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    34.647    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X163Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.700 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    34.700    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X163Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.753 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    34.753    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X163Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.806 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    34.806    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X163Y296       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    34.945 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.499    35.444    adjustable_clock/counter2[1]
    SLICE_X162Y292       LUT2 (Prop_lut2_I1_O)        0.131    35.575 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    35.575    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X162Y292       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    35.821 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    35.821    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X162Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.875 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    35.875    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X162Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.929 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    35.929    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X162Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.983 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    35.983    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X162Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.037 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    36.037    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X162Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.091 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.423    36.514    adjustable_clock/counter2[0]
    SLICE_X161Y297       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    36.801 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    36.801    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X161Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.854 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.854    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X161Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.907 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.001    36.908    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X161Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.961 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.961    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X161Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.014 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.014    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X161Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.067 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.067    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X161Y303       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    37.206 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.372    37.578    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X159Y302       LUT3 (Prop_lut3_I2_O)        0.131    37.709 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    37.709    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X159Y302       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    37.976 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.466    38.442    adjustable_clock/clear
    SLICE_X160Y300       FDRE                                         r  adjustable_clock/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=562, routed)         1.415     9.083    adjustable_clock/clk_BUFG
    SLICE_X160Y300       FDRE                                         r  adjustable_clock/counter_reg[11]/C
                         clock pessimism              0.245     9.328    
                         clock uncertainty           -0.035     9.292    
    SLICE_X160Y300       FDRE (Setup_fdre_C_R)       -0.228     9.064    adjustable_clock/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          9.064    
                         arrival time                         -38.442    
  -------------------------------------------------------------------
                         slack                                -29.378    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 r_dac_I_lsb_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_I_reg_3/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.118ns (42.978%)  route 0.157ns (57.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=562, routed)         0.582     1.956    clk_BUFG
    SLICE_X148Y170       FDRE                                         r  r_dac_I_lsb_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y170       FDRE (Prop_fdre_C_Q)         0.118     2.074 r  r_dac_I_lsb_reg[7]/Q
                         net (fo=1, routed)           0.157     2.231    signalgen/I_Idata[7]
    RAMB36_X9Y34         RAMB36E1                                     r  signalgen/r_memory_I_reg_3/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=562, routed)         0.807     2.335    signalgen/clk_BUFG
    RAMB36_X9Y34         RAMB36E1                                     r  signalgen/r_memory_I_reg_3/CLKARDCLK
                         clock pessimism             -0.342     1.994    
    RAMB36_X9Y34         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.155     2.149    signalgen/r_memory_I_reg_3
  -------------------------------------------------------------------
                         required time                         -2.149    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 signalgen/memory_idx_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_I_reg_3/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.091ns (30.663%)  route 0.206ns (69.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.955ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=562, routed)         0.581     1.955    signalgen/clk_BUFG
    SLICE_X149Y171       FDRE                                         r  signalgen/memory_idx_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y171       FDRE (Prop_fdre_C_Q)         0.091     2.046 r  signalgen/memory_idx_reg[9]/Q
                         net (fo=15, routed)          0.206     2.252    signalgen/memory_idx_reg_rep[9]
    RAMB36_X9Y34         RAMB36E1                                     r  signalgen/r_memory_I_reg_3/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=562, routed)         0.810     2.338    signalgen/clk_BUFG
    RAMB36_X9Y34         RAMB36E1                                     r  signalgen/r_memory_I_reg_3/CLKBWRCLK
                         clock pessimism             -0.342     1.997    
    RAMB36_X9Y34         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.147     2.144    signalgen/r_memory_I_reg_3
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           2.252    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 signalgen/memory_idx_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_I_reg_3/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.091ns (30.368%)  route 0.209ns (69.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.955ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=562, routed)         0.581     1.955    signalgen/clk_BUFG
    SLICE_X149Y171       FDRE                                         r  signalgen/memory_idx_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y171       FDRE (Prop_fdre_C_Q)         0.091     2.046 r  signalgen/memory_idx_reg[13]/Q
                         net (fo=15, routed)          0.209     2.255    signalgen/memory_idx_reg_rep[13]
    RAMB36_X9Y34         RAMB36E1                                     r  signalgen/r_memory_I_reg_3/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=562, routed)         0.810     2.338    signalgen/clk_BUFG
    RAMB36_X9Y34         RAMB36E1                                     r  signalgen/r_memory_I_reg_3/CLKBWRCLK
                         clock pessimism             -0.342     1.997    
    RAMB36_X9Y34         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.147     2.144    signalgen/r_memory_I_reg_3
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 signalgen/memory_idx_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_I_reg_3/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.091ns (30.407%)  route 0.208ns (69.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.955ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=562, routed)         0.581     1.955    signalgen/clk_BUFG
    SLICE_X149Y171       FDRE                                         r  signalgen/memory_idx_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y171       FDRE (Prop_fdre_C_Q)         0.091     2.046 r  signalgen/memory_idx_reg[11]/Q
                         net (fo=15, routed)          0.208     2.254    signalgen/memory_idx_reg_rep[11]
    RAMB36_X9Y34         RAMB36E1                                     r  signalgen/r_memory_I_reg_3/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=562, routed)         0.810     2.338    signalgen/clk_BUFG
    RAMB36_X9Y34         RAMB36E1                                     r  signalgen/r_memory_I_reg_3/CLKBWRCLK
                         clock pessimism             -0.342     1.997    
    RAMB36_X9Y34         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.145     2.142    signalgen/r_memory_I_reg_3
  -------------------------------------------------------------------
                         required time                         -2.142    
                         arrival time                           2.254    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 signalgen/memory_idx_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_I_reg_3/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.091ns (29.712%)  route 0.215ns (70.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=562, routed)         0.582     1.956    signalgen/clk_BUFG
    SLICE_X149Y170       FDRE                                         r  signalgen/memory_idx_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y170       FDRE (Prop_fdre_C_Q)         0.091     2.047 r  signalgen/memory_idx_reg[5]/Q
                         net (fo=15, routed)          0.215     2.262    signalgen/memory_idx_reg_rep[5]
    RAMB36_X9Y34         RAMB36E1                                     r  signalgen/r_memory_I_reg_3/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=562, routed)         0.810     2.338    signalgen/clk_BUFG
    RAMB36_X9Y34         RAMB36E1                                     r  signalgen/r_memory_I_reg_3/CLKBWRCLK
                         clock pessimism             -0.342     1.997    
    RAMB36_X9Y34         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.147     2.144    signalgen/r_memory_I_reg_3
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 r_dac_I_lsb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_I_reg_2/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.118ns (34.966%)  route 0.219ns (65.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.341ns
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=562, routed)         0.589     1.963    clk_BUFG
    SLICE_X150Y166       FDRE                                         r  r_dac_I_lsb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y166       FDRE (Prop_fdre_C_Q)         0.118     2.081 r  r_dac_I_lsb_reg[5]/Q
                         net (fo=1, routed)           0.219     2.301    signalgen/I_Idata[5]
    RAMB36_X9Y33         RAMB36E1                                     r  signalgen/r_memory_I_reg_2/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=562, routed)         0.813     2.341    signalgen/clk_BUFG
    RAMB36_X9Y33         RAMB36E1                                     r  signalgen/r_memory_I_reg_2/CLKARDCLK
                         clock pessimism             -0.323     2.019    
    RAMB36_X9Y33         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.155     2.174    signalgen/r_memory_I_reg_2
  -------------------------------------------------------------------
                         required time                         -2.174    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 r_dac_Q_lsb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_Q_reg_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.118ns (35.001%)  route 0.219ns (64.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.949ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=562, routed)         0.575     1.949    clk_BUFG
    SLICE_X140Y171       FDRE                                         r  r_dac_Q_lsb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y171       FDRE (Prop_fdre_C_Q)         0.118     2.067 r  r_dac_Q_lsb_reg[0]/Q
                         net (fo=1, routed)           0.219     2.286    signalgen/I_Qdata[0]
    RAMB36_X8Y34         RAMB36E1                                     r  signalgen/r_memory_Q_reg_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=562, routed)         0.797     2.325    signalgen/clk_BUFG
    RAMB36_X8Y34         RAMB36E1                                     r  signalgen/r_memory_Q_reg_0/CLKARDCLK
                         clock pessimism             -0.323     2.003    
    RAMB36_X8Y34         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155     2.158    signalgen/r_memory_Q_reg_0
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 r_dac_Q_msb_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_Q_reg_5/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.100ns (29.080%)  route 0.244ns (70.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.957ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=562, routed)         0.583     1.957    clk_BUFG
    SLICE_X149Y169       FDRE                                         r  r_dac_Q_msb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y169       FDRE (Prop_fdre_C_Q)         0.100     2.057 r  r_dac_Q_msb_reg[3]/Q
                         net (fo=1, routed)           0.244     2.301    signalgen/I_Qdata[11]
    RAMB36_X9Y35         RAMB36E1                                     r  signalgen/r_memory_Q_reg_5/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=562, routed)         0.810     2.338    signalgen/clk_BUFG
    RAMB36_X9Y35         RAMB36E1                                     r  signalgen/r_memory_Q_reg_5/CLKARDCLK
                         clock pessimism             -0.323     2.016    
    RAMB36_X9Y35         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.155     2.171    signalgen/r_memory_Q_reg_5
  -------------------------------------------------------------------
                         required time                         -2.171    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 r_dac_I_msb_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_I_reg_4/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.100ns (30.205%)  route 0.231ns (69.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    1.959ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=562, routed)         0.585     1.959    clk_BUFG
    SLICE_X149Y167       FDRE                                         r  r_dac_I_msb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y167       FDRE (Prop_fdre_C_Q)         0.100     2.059 r  r_dac_I_msb_reg[1]/Q
                         net (fo=1, routed)           0.231     2.290    signalgen/I_Idata[9]
    RAMB36_X9Y32         RAMB36E1                                     r  signalgen/r_memory_I_reg_4/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=562, routed)         0.817     2.345    signalgen/clk_BUFG
    RAMB36_X9Y32         RAMB36E1                                     r  signalgen/r_memory_I_reg_4/CLKARDCLK
                         clock pessimism             -0.342     2.004    
    RAMB36_X9Y32         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.155     2.159    signalgen/r_memory_I_reg_4
  -------------------------------------------------------------------
                         required time                         -2.159    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 signalgen/memory_idx_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_I_reg_2/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.100ns (27.658%)  route 0.262ns (72.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.343ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=562, routed)         0.582     1.956    signalgen/clk_BUFG
    SLICE_X149Y170       FDRE                                         r  signalgen/memory_idx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y170       FDRE (Prop_fdre_C_Q)         0.100     2.056 r  signalgen/memory_idx_reg[4]/Q
                         net (fo=15, routed)          0.262     2.318    signalgen/memory_idx_reg_rep[4]
    RAMB36_X9Y33         RAMB36E1                                     r  signalgen/r_memory_I_reg_2/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=562, routed)         0.815     2.343    signalgen/clk_BUFG
    RAMB36_X9Y33         RAMB36E1                                     r  signalgen/r_memory_I_reg_2/CLKBWRCLK
                         clock pessimism             -0.342     2.002    
    RAMB36_X9Y33         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     2.185    signalgen/r_memory_I_reg_2
  -------------------------------------------------------------------
                         required time                         -2.185    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  0.133    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SYSCLK_P
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { SYSCLK_P }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X8Y33    signalgen/r_memory_I_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X8Y36    signalgen/r_memory_I_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X9Y33    signalgen/r_memory_I_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X9Y34    signalgen/r_memory_I_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X9Y32    signalgen/r_memory_I_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X9Y31    signalgen/r_memory_I_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X8Y34    signalgen/r_memory_Q_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X8Y35    signalgen/r_memory_Q_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X8Y32    signalgen/r_memory_Q_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X9Y37    signalgen/r_memory_Q_reg_3/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X152Y168  FSM_sequential_r_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X152Y168  FSM_sequential_r_state_reg[2]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X153Y170  r_dacDataLength_lsb_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X153Y170  r_dacDataLength_lsb_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X153Y170  r_dacDataLength_lsb_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X153Y170  r_dacDataLength_lsb_reg[3]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X153Y170  r_dacDataLength_lsb_reg[5]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X153Y170  r_dacDataLength_lsb_reg[5]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X153Y170  r_dacDataLength_lsb_reg[7]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X153Y170  r_dacDataLength_lsb_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X153Y168  FSM_sequential_r_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X153Y168  FSM_sequential_r_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X153Y168  FSM_sequential_r_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X153Y168  FSM_sequential_r_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X152Y168  FSM_sequential_r_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X152Y168  FSM_sequential_r_state_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X161Y167  r_dacActiveCore_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X161Y167  r_dacActiveCore_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X161Y167  r_dacActiveCore_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X161Y167  r_dacActiveCore_reg[1]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  SYSCLK_P
  To Clock:  SYSCLK_P

Setup :            0  Failing Endpoints,  Worst Slack        3.886ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.328ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.886ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/clk_out_reg/CLR
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.236ns (28.722%)  route 0.586ns (71.278%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.829ns = ( 8.829 - 5.000 ) 
    Source Clock Delay      (SCD):    4.206ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=562, routed)         1.293     4.206    trx/clk_BUFG
    SLICE_X156Y177       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y177       FDRE (Prop_fdre_C_Q)         0.236     4.442 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.586     5.027    trx/div/AR[0]
    SLICE_X156Y176       FDCE                                         f  trx/div/clk_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=562, routed)         1.161     8.829    trx/div/clk_BUFG
    SLICE_X156Y176       FDCE                                         r  trx/div/clk_out_reg/C
                         clock pessimism              0.354     9.183    
                         clock uncertainty           -0.035     9.147    
    SLICE_X156Y176       FDCE (Recov_fdce_C_CLR)     -0.234     8.913    trx/div/clk_out_reg
  -------------------------------------------------------------------
                         required time                          8.913    
                         arrival time                          -5.027    
  -------------------------------------------------------------------
                         slack                                  3.886    

Slack (MET) :             3.901ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[12]/CLR
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.236ns (32.537%)  route 0.489ns (67.463%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.829ns = ( 8.829 - 5.000 ) 
    Source Clock Delay      (SCD):    4.206ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=562, routed)         1.293     4.206    trx/clk_BUFG
    SLICE_X156Y177       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y177       FDRE (Prop_fdre_C_Q)         0.236     4.442 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.489     4.931    trx/div/AR[0]
    SLICE_X155Y177       FDCE                                         f  trx/div/r_count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=562, routed)         1.161     8.829    trx/div/clk_BUFG
    SLICE_X155Y177       FDCE                                         r  trx/div/r_count_reg[12]/C
                         clock pessimism              0.331     9.160    
                         clock uncertainty           -0.035     9.124    
    SLICE_X155Y177       FDCE (Recov_fdce_C_CLR)     -0.292     8.832    trx/div/r_count_reg[12]
  -------------------------------------------------------------------
                         required time                          8.832    
                         arrival time                          -4.931    
  -------------------------------------------------------------------
                         slack                                  3.901    

Slack (MET) :             3.901ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[4]/CLR
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.236ns (32.537%)  route 0.489ns (67.463%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.829ns = ( 8.829 - 5.000 ) 
    Source Clock Delay      (SCD):    4.206ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=562, routed)         1.293     4.206    trx/clk_BUFG
    SLICE_X156Y177       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y177       FDRE (Prop_fdre_C_Q)         0.236     4.442 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.489     4.931    trx/div/AR[0]
    SLICE_X155Y177       FDCE                                         f  trx/div/r_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=562, routed)         1.161     8.829    trx/div/clk_BUFG
    SLICE_X155Y177       FDCE                                         r  trx/div/r_count_reg[4]/C
                         clock pessimism              0.331     9.160    
                         clock uncertainty           -0.035     9.124    
    SLICE_X155Y177       FDCE (Recov_fdce_C_CLR)     -0.292     8.832    trx/div/r_count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.832    
                         arrival time                          -4.931    
  -------------------------------------------------------------------
                         slack                                  3.901    

Slack (MET) :             3.901ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[5]/CLR
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.236ns (32.537%)  route 0.489ns (67.463%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.829ns = ( 8.829 - 5.000 ) 
    Source Clock Delay      (SCD):    4.206ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=562, routed)         1.293     4.206    trx/clk_BUFG
    SLICE_X156Y177       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y177       FDRE (Prop_fdre_C_Q)         0.236     4.442 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.489     4.931    trx/div/AR[0]
    SLICE_X155Y177       FDCE                                         f  trx/div/r_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=562, routed)         1.161     8.829    trx/div/clk_BUFG
    SLICE_X155Y177       FDCE                                         r  trx/div/r_count_reg[5]/C
                         clock pessimism              0.331     9.160    
                         clock uncertainty           -0.035     9.124    
    SLICE_X155Y177       FDCE (Recov_fdce_C_CLR)     -0.292     8.832    trx/div/r_count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.832    
                         arrival time                          -4.931    
  -------------------------------------------------------------------
                         slack                                  3.901    

Slack (MET) :             3.901ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[6]/CLR
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.236ns (32.537%)  route 0.489ns (67.463%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.829ns = ( 8.829 - 5.000 ) 
    Source Clock Delay      (SCD):    4.206ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=562, routed)         1.293     4.206    trx/clk_BUFG
    SLICE_X156Y177       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y177       FDRE (Prop_fdre_C_Q)         0.236     4.442 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.489     4.931    trx/div/AR[0]
    SLICE_X155Y177       FDCE                                         f  trx/div/r_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=562, routed)         1.161     8.829    trx/div/clk_BUFG
    SLICE_X155Y177       FDCE                                         r  trx/div/r_count_reg[6]/C
                         clock pessimism              0.331     9.160    
                         clock uncertainty           -0.035     9.124    
    SLICE_X155Y177       FDCE (Recov_fdce_C_CLR)     -0.292     8.832    trx/div/r_count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.832    
                         arrival time                          -4.931    
  -------------------------------------------------------------------
                         slack                                  3.901    

Slack (MET) :             3.901ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[7]/CLR
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.236ns (32.537%)  route 0.489ns (67.463%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.829ns = ( 8.829 - 5.000 ) 
    Source Clock Delay      (SCD):    4.206ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=562, routed)         1.293     4.206    trx/clk_BUFG
    SLICE_X156Y177       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y177       FDRE (Prop_fdre_C_Q)         0.236     4.442 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.489     4.931    trx/div/AR[0]
    SLICE_X155Y177       FDCE                                         f  trx/div/r_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=562, routed)         1.161     8.829    trx/div/clk_BUFG
    SLICE_X155Y177       FDCE                                         r  trx/div/r_count_reg[7]/C
                         clock pessimism              0.331     9.160    
                         clock uncertainty           -0.035     9.124    
    SLICE_X155Y177       FDCE (Recov_fdce_C_CLR)     -0.292     8.832    trx/div/r_count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.832    
                         arrival time                          -4.931    
  -------------------------------------------------------------------
                         slack                                  3.901    

Slack (MET) :             3.901ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[8]/CLR
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.236ns (32.537%)  route 0.489ns (67.463%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.829ns = ( 8.829 - 5.000 ) 
    Source Clock Delay      (SCD):    4.206ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=562, routed)         1.293     4.206    trx/clk_BUFG
    SLICE_X156Y177       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y177       FDRE (Prop_fdre_C_Q)         0.236     4.442 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.489     4.931    trx/div/AR[0]
    SLICE_X155Y177       FDCE                                         f  trx/div/r_count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=562, routed)         1.161     8.829    trx/div/clk_BUFG
    SLICE_X155Y177       FDCE                                         r  trx/div/r_count_reg[8]/C
                         clock pessimism              0.331     9.160    
                         clock uncertainty           -0.035     9.124    
    SLICE_X155Y177       FDCE (Recov_fdce_C_CLR)     -0.292     8.832    trx/div/r_count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.832    
                         arrival time                          -4.931    
  -------------------------------------------------------------------
                         slack                                  3.901    

Slack (MET) :             4.083ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[10]/CLR
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.236ns (43.293%)  route 0.309ns (56.707%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.830ns = ( 8.830 - 5.000 ) 
    Source Clock Delay      (SCD):    4.206ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=562, routed)         1.293     4.206    trx/clk_BUFG
    SLICE_X156Y177       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y177       FDRE (Prop_fdre_C_Q)         0.236     4.442 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.309     4.751    trx/div/AR[0]
    SLICE_X155Y178       FDCE                                         f  trx/div/r_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=562, routed)         1.162     8.830    trx/div/clk_BUFG
    SLICE_X155Y178       FDCE                                         r  trx/div/r_count_reg[10]/C
                         clock pessimism              0.331     9.161    
                         clock uncertainty           -0.035     9.125    
    SLICE_X155Y178       FDCE (Recov_fdce_C_CLR)     -0.292     8.833    trx/div/r_count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.833    
                         arrival time                          -4.751    
  -------------------------------------------------------------------
                         slack                                  4.083    

Slack (MET) :             4.083ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[11]/CLR
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.236ns (43.293%)  route 0.309ns (56.707%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.830ns = ( 8.830 - 5.000 ) 
    Source Clock Delay      (SCD):    4.206ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=562, routed)         1.293     4.206    trx/clk_BUFG
    SLICE_X156Y177       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y177       FDRE (Prop_fdre_C_Q)         0.236     4.442 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.309     4.751    trx/div/AR[0]
    SLICE_X155Y178       FDCE                                         f  trx/div/r_count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=562, routed)         1.162     8.830    trx/div/clk_BUFG
    SLICE_X155Y178       FDCE                                         r  trx/div/r_count_reg[11]/C
                         clock pessimism              0.331     9.161    
                         clock uncertainty           -0.035     9.125    
    SLICE_X155Y178       FDCE (Recov_fdce_C_CLR)     -0.292     8.833    trx/div/r_count_reg[11]
  -------------------------------------------------------------------
                         required time                          8.833    
                         arrival time                          -4.751    
  -------------------------------------------------------------------
                         slack                                  4.083    

Slack (MET) :             4.083ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[13]/CLR
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.236ns (43.293%)  route 0.309ns (56.707%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.830ns = ( 8.830 - 5.000 ) 
    Source Clock Delay      (SCD):    4.206ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=562, routed)         1.293     4.206    trx/clk_BUFG
    SLICE_X156Y177       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y177       FDRE (Prop_fdre_C_Q)         0.236     4.442 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.309     4.751    trx/div/AR[0]
    SLICE_X155Y178       FDCE                                         f  trx/div/r_count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=562, routed)         1.162     8.830    trx/div/clk_BUFG
    SLICE_X155Y178       FDCE                                         r  trx/div/r_count_reg[13]/C
                         clock pessimism              0.331     9.161    
                         clock uncertainty           -0.035     9.125    
    SLICE_X155Y178       FDCE (Recov_fdce_C_CLR)     -0.292     8.833    trx/div/r_count_reg[13]
  -------------------------------------------------------------------
                         required time                          8.833    
                         arrival time                          -4.751    
  -------------------------------------------------------------------
                         slack                                  4.083    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[0]/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.107ns (42.602%)  route 0.144ns (57.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    1.959ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=562, routed)         0.585     1.959    trx/clk_BUFG
    SLICE_X156Y177       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y177       FDRE (Prop_fdre_C_Q)         0.107     2.066 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.144     2.210    trx/div/AR[0]
    SLICE_X155Y176       FDCE                                         f  trx/div/r_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=562, routed)         0.781     2.310    trx/div/clk_BUFG
    SLICE_X155Y176       FDCE                                         r  trx/div/r_count_reg[0]/C
                         clock pessimism             -0.323     1.987    
    SLICE_X155Y176       FDCE (Remov_fdce_C_CLR)     -0.105     1.882    trx/div/r_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[1]/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.107ns (42.602%)  route 0.144ns (57.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    1.959ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=562, routed)         0.585     1.959    trx/clk_BUFG
    SLICE_X156Y177       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y177       FDRE (Prop_fdre_C_Q)         0.107     2.066 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.144     2.210    trx/div/AR[0]
    SLICE_X155Y176       FDCE                                         f  trx/div/r_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=562, routed)         0.781     2.310    trx/div/clk_BUFG
    SLICE_X155Y176       FDCE                                         r  trx/div/r_count_reg[1]/C
                         clock pessimism             -0.323     1.987    
    SLICE_X155Y176       FDCE (Remov_fdce_C_CLR)     -0.105     1.882    trx/div/r_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[2]/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.107ns (42.602%)  route 0.144ns (57.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    1.959ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=562, routed)         0.585     1.959    trx/clk_BUFG
    SLICE_X156Y177       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y177       FDRE (Prop_fdre_C_Q)         0.107     2.066 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.144     2.210    trx/div/AR[0]
    SLICE_X155Y176       FDCE                                         f  trx/div/r_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=562, routed)         0.781     2.310    trx/div/clk_BUFG
    SLICE_X155Y176       FDCE                                         r  trx/div/r_count_reg[2]/C
                         clock pessimism             -0.323     1.987    
    SLICE_X155Y176       FDCE (Remov_fdce_C_CLR)     -0.105     1.882    trx/div/r_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[3]/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.107ns (42.602%)  route 0.144ns (57.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    1.959ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=562, routed)         0.585     1.959    trx/clk_BUFG
    SLICE_X156Y177       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y177       FDRE (Prop_fdre_C_Q)         0.107     2.066 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.144     2.210    trx/div/AR[0]
    SLICE_X155Y176       FDCE                                         f  trx/div/r_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=562, routed)         0.781     2.310    trx/div/clk_BUFG
    SLICE_X155Y176       FDCE                                         r  trx/div/r_count_reg[3]/C
                         clock pessimism             -0.323     1.987    
    SLICE_X155Y176       FDCE (Remov_fdce_C_CLR)     -0.105     1.882    trx/div/r_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[10]/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.107ns (41.452%)  route 0.151ns (58.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.313ns
    Source Clock Delay      (SCD):    1.959ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=562, routed)         0.585     1.959    trx/clk_BUFG
    SLICE_X156Y177       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y177       FDRE (Prop_fdre_C_Q)         0.107     2.066 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.151     2.217    trx/div/AR[0]
    SLICE_X155Y178       FDCE                                         f  trx/div/r_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=562, routed)         0.784     2.313    trx/div/clk_BUFG
    SLICE_X155Y178       FDCE                                         r  trx/div/r_count_reg[10]/C
                         clock pessimism             -0.323     1.990    
    SLICE_X155Y178       FDCE (Remov_fdce_C_CLR)     -0.105     1.885    trx/div/r_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[11]/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.107ns (41.452%)  route 0.151ns (58.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.313ns
    Source Clock Delay      (SCD):    1.959ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=562, routed)         0.585     1.959    trx/clk_BUFG
    SLICE_X156Y177       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y177       FDRE (Prop_fdre_C_Q)         0.107     2.066 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.151     2.217    trx/div/AR[0]
    SLICE_X155Y178       FDCE                                         f  trx/div/r_count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=562, routed)         0.784     2.313    trx/div/clk_BUFG
    SLICE_X155Y178       FDCE                                         r  trx/div/r_count_reg[11]/C
                         clock pessimism             -0.323     1.990    
    SLICE_X155Y178       FDCE (Remov_fdce_C_CLR)     -0.105     1.885    trx/div/r_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[13]/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.107ns (41.452%)  route 0.151ns (58.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.313ns
    Source Clock Delay      (SCD):    1.959ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=562, routed)         0.585     1.959    trx/clk_BUFG
    SLICE_X156Y177       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y177       FDRE (Prop_fdre_C_Q)         0.107     2.066 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.151     2.217    trx/div/AR[0]
    SLICE_X155Y178       FDCE                                         f  trx/div/r_count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=562, routed)         0.784     2.313    trx/div/clk_BUFG
    SLICE_X155Y178       FDCE                                         r  trx/div/r_count_reg[13]/C
                         clock pessimism             -0.323     1.990    
    SLICE_X155Y178       FDCE (Remov_fdce_C_CLR)     -0.105     1.885    trx/div/r_count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[9]/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.107ns (41.452%)  route 0.151ns (58.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.313ns
    Source Clock Delay      (SCD):    1.959ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=562, routed)         0.585     1.959    trx/clk_BUFG
    SLICE_X156Y177       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y177       FDRE (Prop_fdre_C_Q)         0.107     2.066 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.151     2.217    trx/div/AR[0]
    SLICE_X155Y178       FDCE                                         f  trx/div/r_count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=562, routed)         0.784     2.313    trx/div/clk_BUFG
    SLICE_X155Y178       FDCE                                         r  trx/div/r_count_reg[9]/C
                         clock pessimism             -0.323     1.990    
    SLICE_X155Y178       FDCE (Remov_fdce_C_CLR)     -0.105     1.885    trx/div/r_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[12]/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.107ns (30.631%)  route 0.242ns (69.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.312ns
    Source Clock Delay      (SCD):    1.959ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=562, routed)         0.585     1.959    trx/clk_BUFG
    SLICE_X156Y177       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y177       FDRE (Prop_fdre_C_Q)         0.107     2.066 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.242     2.308    trx/div/AR[0]
    SLICE_X155Y177       FDCE                                         f  trx/div/r_count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=562, routed)         0.783     2.312    trx/div/clk_BUFG
    SLICE_X155Y177       FDCE                                         r  trx/div/r_count_reg[12]/C
                         clock pessimism             -0.323     1.989    
    SLICE_X155Y177       FDCE (Remov_fdce_C_CLR)     -0.105     1.884    trx/div/r_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[4]/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.107ns (30.631%)  route 0.242ns (69.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.312ns
    Source Clock Delay      (SCD):    1.959ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=562, routed)         0.585     1.959    trx/clk_BUFG
    SLICE_X156Y177       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y177       FDRE (Prop_fdre_C_Q)         0.107     2.066 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.242     2.308    trx/div/AR[0]
    SLICE_X155Y177       FDCE                                         f  trx/div/r_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=562, routed)         0.783     2.312    trx/div/clk_BUFG
    SLICE_X155Y177       FDCE                                         r  trx/div/r_count_reg[4]/C
                         clock pessimism             -0.323     1.989    
    SLICE_X155Y177       FDCE (Remov_fdce_C_CLR)     -0.105     1.884    trx/div/r_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.424    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            56 Endpoints
Min Delay            56 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SYSCLK_N
                            (input port)
  Destination:            DACCLK_N[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.940ns  (logic 2.476ns (35.674%)  route 4.465ns (64.326%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=562, routed)         2.599     5.511    clk_BUFG
    L31                  OBUFDS (Prop_obufds_I_OB)    1.429     6.940 r  OBUFDS_DACCLK[7]/OB
                         net (fo=0)                   0.000     6.940    DACCLK_N[7]
    K32                                                               r  DACCLK_N[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_N
                            (input port)
  Destination:            DACCLK_P[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.940ns  (logic 2.476ns (35.674%)  route 4.465ns (64.326%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=562, routed)         2.599     5.511    clk_BUFG
    L31                  OBUFDS (Prop_obufds_I_O)     1.429     6.940 r  OBUFDS_DACCLK[7]/O
                         net (fo=0)                   0.000     6.940    DACCLK_P[7]
    L31                                                               r  DACCLK_P[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_N
                            (input port)
  Destination:            DATACLK_N[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.911ns  (logic 2.441ns (35.326%)  route 4.470ns (64.674%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=562, routed)         2.604     5.516    clk_BUFG
    M28                  OBUFDS (Prop_obufds_I_OB)    1.395     6.911 r  OBUFDS_DATACLK[7]/OB
                         net (fo=0)                   0.000     6.911    DATACLK_N[7]
    M29                                                               r  DATACLK_N[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_N
                            (input port)
  Destination:            DATACLK_P[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.911ns  (logic 2.441ns (35.326%)  route 4.470ns (64.674%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=562, routed)         2.604     5.516    clk_BUFG
    M28                  OBUFDS (Prop_obufds_I_O)     1.395     6.911 r  OBUFDS_DATACLK[7]/O
                         net (fo=0)                   0.000     6.911    DATACLK_P[7]
    M28                                                               r  DATACLK_P[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_N
                            (input port)
  Destination:            DATACLK_N[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.825ns  (logic 2.388ns (34.996%)  route 4.437ns (65.004%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=562, routed)         2.571     5.483    clk_BUFG
    N38                  OBUFDS (Prop_obufds_I_OB)    1.342     6.825 r  OBUFDS_DATACLK[4]/OB
                         net (fo=0)                   0.000     6.825    DATACLK_N[4]
    M39                                                               r  DATACLK_N[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_N
                            (input port)
  Destination:            DATACLK_P[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.825ns  (logic 2.388ns (34.996%)  route 4.437ns (65.004%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=562, routed)         2.571     5.483    clk_BUFG
    N38                  OBUFDS (Prop_obufds_I_O)     1.342     6.825 r  OBUFDS_DATACLK[4]/O
                         net (fo=0)                   0.000     6.825    DATACLK_P[4]
    N38                                                               r  DATACLK_P[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_N
                            (input port)
  Destination:            DACCLK_N[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.806ns  (logic 2.496ns (36.677%)  route 4.310ns (63.323%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=562, routed)         2.444     5.356    clk_BUFG
    J37                  OBUFDS (Prop_obufds_I_OB)    1.449     6.806 r  OBUFDS_DACCLK[5]/OB
                         net (fo=0)                   0.000     6.806    DACCLK_N[5]
    J38                                                               r  DACCLK_N[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_N
                            (input port)
  Destination:            DACCLK_P[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.806ns  (logic 2.496ns (36.677%)  route 4.310ns (63.323%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=562, routed)         2.444     5.356    clk_BUFG
    J37                  OBUFDS (Prop_obufds_I_O)     1.449     6.806 r  OBUFDS_DACCLK[5]/O
                         net (fo=0)                   0.000     6.806    DACCLK_P[5]
    J37                                                               r  DACCLK_P[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_N
                            (input port)
  Destination:            DATACLK_N[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.803ns  (logic 2.504ns (36.800%)  route 4.300ns (63.200%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=562, routed)         2.434     5.346    clk_BUFG
    F36                  OBUFDS (Prop_obufds_I_OB)    1.457     6.803 r  OBUFDS_DATACLK[6]/OB
                         net (fo=0)                   0.000     6.803    DATACLK_N[6]
    F37                                                               r  DATACLK_N[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_N
                            (input port)
  Destination:            DATACLK_P[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.803ns  (logic 2.504ns (36.800%)  route 4.300ns (63.200%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=562, routed)         2.434     5.346    clk_BUFG
    F36                  OBUFDS (Prop_obufds_I_O)     1.457     6.803 r  OBUFDS_DATACLK[6]/O
                         net (fo=0)                   0.000     6.803    DATACLK_P[6]
    F36                                                               r  DATACLK_P[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ODDR_DACData1[0]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.822ns  (logic 0.822ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y288        ODDR                         0.000     0.000 f  ODDR_DACData1[0]/C
    OLOGIC_X0Y288        ODDR (Prop_oddr_C_Q)         0.228     0.228 r  ODDR_DACData1[0]/Q
                         net (fo=1, routed)           0.000     0.228    w_DACData1_toDIFF[0]
    P32                  OBUFDS (Prop_obufds_I_OB)    0.594     0.822 r  OBUFDS_DACData1[0]/OB
                         net (fo=0)                   0.000     0.822    DACData1_N[0]
    P33                                                               r  DACData1_N[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[0]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.822ns  (logic 0.822ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y288        ODDR                         0.000     0.000 f  ODDR_DACData1[0]/C
    OLOGIC_X0Y288        ODDR (Prop_oddr_C_Q)         0.228     0.228 r  ODDR_DACData1[0]/Q
                         net (fo=1, routed)           0.000     0.228    w_DACData1_toDIFF[0]
    P32                  OBUFDS (Prop_obufds_I_O)     0.594     0.822 r  OBUFDS_DACData1[0]/O
                         net (fo=0)                   0.000     0.822    DACData1_P[0]
    P32                                                               r  DACData1_P[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[1]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.849ns  (logic 0.849ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y274        ODDR                         0.000     0.000 f  ODDR_DACData1[1]/C
    OLOGIC_X0Y274        ODDR (Prop_oddr_C_Q)         0.228     0.228 r  ODDR_DACData1[1]/Q
                         net (fo=1, routed)           0.000     0.228    w_DACData1_toDIFF[1]
    U36                  OBUFDS (Prop_obufds_I_OB)    0.621     0.849 r  OBUFDS_DACData1[1]/OB
                         net (fo=0)                   0.000     0.849    DACData1_N[1]
    T37                                                               r  DACData1_N[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[1]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.849ns  (logic 0.849ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y274        ODDR                         0.000     0.000 f  ODDR_DACData1[1]/C
    OLOGIC_X0Y274        ODDR (Prop_oddr_C_Q)         0.228     0.228 r  ODDR_DACData1[1]/Q
                         net (fo=1, routed)           0.000     0.228    w_DACData1_toDIFF[1]
    U36                  OBUFDS (Prop_obufds_I_O)     0.621     0.849 r  OBUFDS_DACData1[1]/O
                         net (fo=0)                   0.000     0.849    DACData1_P[1]
    U36                                                               r  DACData1_P[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[6]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.855ns  (logic 0.855ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y190        ODDR                         0.000     0.000 f  ODDR_DACData1[6]/C
    OLOGIC_X0Y190        ODDR (Prop_oddr_C_Q)         0.228     0.228 r  ODDR_DACData1[6]/Q
                         net (fo=1, routed)           0.000     0.228    w_DACData1_toDIFF[6]
    AC35                 OBUFDS (Prop_obufds_I_OB)    0.627     0.855 r  OBUFDS_DACData1[6]/OB
                         net (fo=0)                   0.000     0.855    DACData1_N[6]
    AC36                                                              r  DACData1_N[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[6]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.855ns  (logic 0.855ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y190        ODDR                         0.000     0.000 f  ODDR_DACData1[6]/C
    OLOGIC_X0Y190        ODDR (Prop_oddr_C_Q)         0.228     0.228 r  ODDR_DACData1[6]/Q
                         net (fo=1, routed)           0.000     0.228    w_DACData1_toDIFF[6]
    AC35                 OBUFDS (Prop_obufds_I_O)     0.627     0.855 r  OBUFDS_DACData1[6]/O
                         net (fo=0)                   0.000     0.855    DACData1_P[6]
    AC35                                                              r  DACData1_P[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[5]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.862ns  (logic 0.862ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y278        ODDR                         0.000     0.000 f  ODDR_DACData1[5]/C
    OLOGIC_X0Y278        ODDR (Prop_oddr_C_Q)         0.228     0.228 r  ODDR_DACData1[5]/Q
                         net (fo=1, routed)           0.000     0.228    w_DACData1_toDIFF[5]
    U37                  OBUFDS (Prop_obufds_I_OB)    0.634     0.862 r  OBUFDS_DACData1[5]/OB
                         net (fo=0)                   0.000     0.862    DACData1_N[5]
    U38                                                               r  DACData1_N[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[5]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.862ns  (logic 0.862ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y278        ODDR                         0.000     0.000 f  ODDR_DACData1[5]/C
    OLOGIC_X0Y278        ODDR (Prop_oddr_C_Q)         0.228     0.228 r  ODDR_DACData1[5]/Q
                         net (fo=1, routed)           0.000     0.228    w_DACData1_toDIFF[5]
    U37                  OBUFDS (Prop_obufds_I_O)     0.634     0.862 r  OBUFDS_DACData1[5]/O
                         net (fo=0)                   0.000     0.862    DACData1_P[5]
    U37                                                               r  DACData1_P[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[8]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.865ns  (logic 0.865ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y280        ODDR                         0.000     0.000 f  ODDR_DACData1[8]/C
    OLOGIC_X0Y280        ODDR (Prop_oddr_C_Q)         0.228     0.228 r  ODDR_DACData1[8]/Q
                         net (fo=1, routed)           0.000     0.228    w_DACData1_toDIFF[8]
    R38                  OBUFDS (Prop_obufds_I_OB)    0.637     0.865 r  OBUFDS_DACData1[8]/OB
                         net (fo=0)                   0.000     0.865    DACData1_N[8]
    R39                                                               r  DACData1_N[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[8]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.865ns  (logic 0.865ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y280        ODDR                         0.000     0.000 f  ODDR_DACData1[8]/C
    OLOGIC_X0Y280        ODDR (Prop_oddr_C_Q)         0.228     0.228 r  ODDR_DACData1[8]/Q
                         net (fo=1, routed)           0.000     0.228    w_DACData1_toDIFF[8]
    R38                  OBUFDS (Prop_obufds_I_O)     0.637     0.865 r  OBUFDS_DACData1[8]/O
                         net (fo=0)                   0.000     0.865    DACData1_P[8]
    R38                                                               r  DACData1_P[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  SYSCLK_P
  To Clock:  

Max Delay           257 Endpoints
Min Delay           257 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 trx/dataSend_reg/C
                            (rising edge-triggered cell FDSE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            USB_UART_RX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.704ns  (logic 2.334ns (30.297%)  route 5.370ns (69.703%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=562, routed)         1.289     4.202    trx/clk_BUFG
    SLICE_X154Y175       FDSE                                         r  trx/dataSend_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y175       FDSE (Prop_fdse_C_Q)         0.259     4.461 r  trx/dataSend_reg/Q
                         net (fo=1, routed)           5.370     9.831    w_datasend_rx
    AU36                 OBUF (Prop_obuf_I_O)         2.075    11.906 r  UART_Buffer/O
                         net (fo=0)                   0.000    11.906    USB_UART_RX
    AU36                                                              r  USB_UART_RX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData7[3]/C
                            (falling edge-triggered cell ODDR clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData7_N[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.682ns  (logic 1.682ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P fall edge)
                                                      2.500     2.500 f  
    E19                                               0.000     2.500 f  SYSCLK_P (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     3.454 f  IBUFGDS_inst/O
                         net (fo=2, routed)           2.432     5.886    adjustable_clock/clk
    SLICE_X158Y167       LUT3 (Prop_lut3_I0_O)        0.043     5.929 f  adjustable_clock/ODDR_DACData7[11]_i_1/O
                         net (fo=12, routed)          4.095    10.024    adjustable_clock_n_0
    OLOGIC_X0Y316        ODDR                                         f  ODDR_DACData7[3]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y316        ODDR (Prop_oddr_C_Q)         0.366    10.390 r  ODDR_DACData7[3]/Q
                         net (fo=1, routed)           0.000    10.390    w_DACData7_toDIFF[3]
    K37                  OBUFDS (Prop_obufds_I_OB)    1.316    11.706 r  OBUFDS_DACData7[3]/OB
                         net (fo=0)                   0.000    11.706    DACData7_N[3]
    K38                                                               r  DACData7_N[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData7[3]/C
                            (falling edge-triggered cell ODDR clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData7_P[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.682ns  (logic 1.682ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P fall edge)
                                                      2.500     2.500 f  
    E19                                               0.000     2.500 f  SYSCLK_P (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     3.454 f  IBUFGDS_inst/O
                         net (fo=2, routed)           2.432     5.886    adjustable_clock/clk
    SLICE_X158Y167       LUT3 (Prop_lut3_I0_O)        0.043     5.929 f  adjustable_clock/ODDR_DACData7[11]_i_1/O
                         net (fo=12, routed)          4.095    10.024    adjustable_clock_n_0
    OLOGIC_X0Y316        ODDR                                         f  ODDR_DACData7[3]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y316        ODDR (Prop_oddr_C_Q)         0.366    10.390 r  ODDR_DACData7[3]/Q
                         net (fo=1, routed)           0.000    10.390    w_DACData7_toDIFF[3]
    K37                  OBUFDS (Prop_obufds_I_O)     1.316    11.706 r  OBUFDS_DACData7[3]/O
                         net (fo=0)                   0.000    11.706    DACData7_P[3]
    K37                                                               r  DACData7_P[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData7[2]/C
                            (falling edge-triggered cell ODDR clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData7_N[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.706ns  (logic 1.706ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P fall edge)
                                                      2.500     2.500 f  
    E19                                               0.000     2.500 f  SYSCLK_P (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     3.454 f  IBUFGDS_inst/O
                         net (fo=2, routed)           2.432     5.886    adjustable_clock/clk
    SLICE_X158Y167       LUT3 (Prop_lut3_I0_O)        0.043     5.929 f  adjustable_clock/ODDR_DACData7[11]_i_1/O
                         net (fo=12, routed)          3.998     9.927    adjustable_clock_n_0
    OLOGIC_X0Y314        ODDR                                         f  ODDR_DACData7[2]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y314        ODDR (Prop_oddr_C_Q)         0.366    10.293 r  ODDR_DACData7[2]/Q
                         net (fo=1, routed)           0.000    10.293    w_DACData7_toDIFF[2]
    M36                  OBUFDS (Prop_obufds_I_OB)    1.340    11.633 r  OBUFDS_DACData7[2]/OB
                         net (fo=0)                   0.000    11.633    DACData7_N[2]
    L37                                                               r  DACData7_N[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData7[2]/C
                            (falling edge-triggered cell ODDR clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData7_P[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.706ns  (logic 1.706ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P fall edge)
                                                      2.500     2.500 f  
    E19                                               0.000     2.500 f  SYSCLK_P (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     3.454 f  IBUFGDS_inst/O
                         net (fo=2, routed)           2.432     5.886    adjustable_clock/clk
    SLICE_X158Y167       LUT3 (Prop_lut3_I0_O)        0.043     5.929 f  adjustable_clock/ODDR_DACData7[11]_i_1/O
                         net (fo=12, routed)          3.998     9.927    adjustable_clock_n_0
    OLOGIC_X0Y314        ODDR                                         f  ODDR_DACData7[2]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y314        ODDR (Prop_oddr_C_Q)         0.366    10.293 r  ODDR_DACData7[2]/Q
                         net (fo=1, routed)           0.000    10.293    w_DACData7_toDIFF[2]
    M36                  OBUFDS (Prop_obufds_I_O)     1.340    11.633 r  OBUFDS_DACData7[2]/O
                         net (fo=0)                   0.000    11.633    DACData7_P[2]
    M36                                                               r  DACData7_P[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_ledval_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GPIO_LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.074ns  (logic 2.317ns (32.753%)  route 4.757ns (67.247%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=562, routed)         1.293     4.206    clk_BUFG
    SLICE_X146Y166       FDSE                                         r  r_ledval_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y166       FDSE (Prop_fdse_C_Q)         0.259     4.465 r  r_ledval_reg[4]/Q
                         net (fo=1, routed)           4.757     9.222    GPIO_LED_OBUF[4]
    AR35                 OBUF (Prop_obuf_I_O)         2.058    11.280 r  GPIO_LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.280    GPIO_LED[4]
    AR35                                                              r  GPIO_LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signalgen/r_memory_I_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData1[5]/D1
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.723ns  (logic 1.800ns (26.775%)  route 4.923ns (73.225%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=562, routed)         1.325     4.237    signalgen/clk_BUFG
    RAMB36_X9Y33         RAMB36E1                                     r  signalgen/r_memory_I_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y33         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.800     6.037 r  signalgen/r_memory_I_reg_2/DOBDO[1]
                         net (fo=2, routed)           4.923    10.960    w_DACData_I[5]
    OLOGIC_X0Y278        ODDR                                         r  ODDR_DACData1[5]/D1
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signalgen/r_memory_I_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData1[9]/D1
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.622ns  (logic 1.800ns (27.183%)  route 4.822ns (72.817%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=562, routed)         1.330     4.242    signalgen/clk_BUFG
    RAMB36_X9Y32         RAMB36E1                                     r  signalgen/r_memory_I_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y32         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.800     6.042 r  signalgen/r_memory_I_reg_4/DOBDO[1]
                         net (fo=2, routed)           4.822    10.864    w_DACData_I[9]
    OLOGIC_X0Y270        ODDR                                         r  ODDR_DACData1[9]/D1
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signalgen/r_memory_Q_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData1[5]/D2
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.426ns  (logic 1.800ns (28.012%)  route 4.626ns (71.988%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=562, routed)         1.319     4.231    signalgen/clk_BUFG
    RAMB36_X8Y32         RAMB36E1                                     r  signalgen/r_memory_Q_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y32         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.800     6.031 r  signalgen/r_memory_Q_reg_2/DOBDO[1]
                         net (fo=2, routed)           4.626    10.657    w_DACData_Q[5]
    OLOGIC_X0Y278        ODDR                                         r  ODDR_DACData1[5]/D2
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_ledval_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GPIO_LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.363ns  (logic 2.390ns (37.557%)  route 3.973ns (62.443%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=562, routed)         1.293     4.206    clk_BUFG
    SLICE_X146Y166       FDSE                                         r  r_ledval_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y166       FDSE (Prop_fdse_C_Q)         0.259     4.465 r  r_ledval_reg[7]/Q
                         net (fo=1, routed)           3.973     8.438    GPIO_LED_OBUF[7]
    AU39                 OBUF (Prop_obuf_I_O)         2.131    10.569 r  GPIO_LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.569    GPIO_LED[7]
    AU39                                                              r  GPIO_LED[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SYSCLK_P
                            (clock source 'SYSCLK_P'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACCLK_N[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.765ns  (logic 1.048ns (37.891%)  route 1.718ns (62.109%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=562, routed)         0.806     2.180    clk_BUFG
    AA29                 OBUFDS (Prop_obufds_I_OB)    0.586     2.765 r  OBUFDS_DACCLK[1]/OB
                         net (fo=0)                   0.000     2.765    DACCLK_N[1]
    AA30                                                              r  DACCLK_N[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_P
                            (clock source 'SYSCLK_P'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACCLK_P[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.765ns  (logic 1.048ns (37.891%)  route 1.718ns (62.109%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=562, routed)         0.806     2.180    clk_BUFG
    AA29                 OBUFDS (Prop_obufds_I_O)     0.586     2.765 r  OBUFDS_DACCLK[1]/O
                         net (fo=0)                   0.000     2.765    DACCLK_P[1]
    AA29                                                              r  DACCLK_P[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_P
                            (clock source 'SYSCLK_P'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACCLK_N[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.769ns  (logic 1.059ns (38.258%)  route 1.710ns (61.742%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=562, routed)         0.798     2.172    clk_BUFG
    AA34                 OBUFDS (Prop_obufds_I_OB)    0.597     2.769 r  OBUFDS_DACCLK[2]/OB
                         net (fo=0)                   0.000     2.769    DACCLK_N[2]
    AA35                                                              r  DACCLK_N[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_P
                            (clock source 'SYSCLK_P'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACCLK_P[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.769ns  (logic 1.059ns (38.258%)  route 1.710ns (61.742%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=562, routed)         0.798     2.172    clk_BUFG
    AA34                 OBUFDS (Prop_obufds_I_O)     0.597     2.769 r  OBUFDS_DACCLK[2]/O
                         net (fo=0)                   0.000     2.769    DACCLK_P[2]
    AA34                                                              r  DACCLK_P[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_P
                            (clock source 'SYSCLK_P'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACCLK_N[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.790ns  (logic 1.081ns (38.755%)  route 1.709ns (61.245%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=562, routed)         0.797     2.171    clk_BUFG
    AE32                 OBUFDS (Prop_obufds_I_OB)    0.619     2.790 r  OBUFDS_DACCLK[0]/OB
                         net (fo=0)                   0.000     2.790    DACCLK_N[0]
    AE33                                                              r  DACCLK_N[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_P
                            (clock source 'SYSCLK_P'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACCLK_P[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.790ns  (logic 1.081ns (38.755%)  route 1.709ns (61.245%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=562, routed)         0.797     2.171    clk_BUFG
    AE32                 OBUFDS (Prop_obufds_I_O)     0.619     2.790 r  OBUFDS_DACCLK[0]/O
                         net (fo=0)                   0.000     2.790    DACCLK_P[0]
    AE32                                                              r  DACCLK_P[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_P
                            (clock source 'SYSCLK_P'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DATACLK_N[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.823ns  (logic 1.131ns (40.075%)  route 1.692ns (59.925%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=562, routed)         0.780     2.154    clk_BUFG
    AC40                 OBUFDS (Prop_obufds_I_OB)    0.669     2.823 r  OBUFDS_DATACLK[2]/OB
                         net (fo=0)                   0.000     2.823    DATACLK_N[2]
    AC41                                                              r  DATACLK_N[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_P
                            (clock source 'SYSCLK_P'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DATACLK_P[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.823ns  (logic 1.131ns (40.075%)  route 1.692ns (59.925%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=562, routed)         0.780     2.154    clk_BUFG
    AC40                 OBUFDS (Prop_obufds_I_O)     0.669     2.823 r  OBUFDS_DATACLK[2]/O
                         net (fo=0)                   0.000     2.823    DATACLK_P[2]
    AC40                                                              r  DATACLK_P[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_P
                            (clock source 'SYSCLK_P'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DATACLK_N[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.842ns  (logic 1.062ns (37.383%)  route 1.780ns (62.617%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=562, routed)         0.868     2.242    clk_BUFG
    N33                  OBUFDS (Prop_obufds_I_OB)    0.600     2.842 r  OBUFDS_DATACLK[0]/OB
                         net (fo=0)                   0.000     2.842    DATACLK_N[0]
    N34                                                               r  DATACLK_N[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_P
                            (clock source 'SYSCLK_P'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DATACLK_P[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.842ns  (logic 1.062ns (37.383%)  route 1.780ns (62.617%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=562, routed)         0.868     2.242    clk_BUFG
    N33                  OBUFDS (Prop_obufds_I_O)     0.600     2.842 r  OBUFDS_DATACLK[0]/O
                         net (fo=0)                   0.000     2.842    DATACLK_P[0]
    N33                                                               r  DATACLK_P[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  SYSCLK_P

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 USB_UART_TX
                            (input port)
  Destination:            rcv/r_DataR_reg/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.923ns  (logic 0.636ns (10.737%)  route 5.287ns (89.263%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU33                                              0.000     0.000 r  USB_UART_TX (IN)
                         net (fo=0)                   0.000     0.000    USB_UART_TX
    AU33                 IBUF (Prop_ibuf_I_O)         0.636     0.636 r  USB_UART_TX_IBUF_inst/O
                         net (fo=1, routed)           5.287     5.923    rcv/dataRcv
    SLICE_X150Y163       FDRE                                         r  rcv/r_DataR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     2.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.668 r  clk_BUFG_inst/O
                         net (fo=562, routed)         1.169     3.837    rcv/clk_BUFG
    SLICE_X150Y163       FDRE                                         r  rcv/r_DataR_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 USB_UART_TX
                            (input port)
  Destination:            rcv/r_DataR_reg/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.251ns  (logic 0.143ns (4.385%)  route 3.108ns (95.615%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.319ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU33                                              0.000     0.000 r  USB_UART_TX (IN)
                         net (fo=0)                   0.000     0.000    USB_UART_TX
    AU33                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  USB_UART_TX_IBUF_inst/O
                         net (fo=1, routed)           3.108     3.251    rcv/dataRcv
    SLICE_X150Y163       FDRE                                         r  rcv/r_DataR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=562, routed)         0.790     2.319    rcv/clk_BUFG
    SLICE_X150Y163       FDRE                                         r  rcv/r_DataR_reg/C





